From c264ada363b11f56cf5f951a6959bc2235f60ddd Mon Sep 17 00:00:00 2001
From: Sidraya Jayagond <sidraya.bj@pathparntertech.com>
Date: Wed, 30 Jun 2021 16:25:02 +0530
Subject: [PATCH 16/29] v4l: vxd-dec: Add firmware inteface headers

This patch includes IMG D5520 registers and firmware
headers and utility to decode the registers.

Signed-off-by: Amit Makani <amit.makani@ti.com>
Signed-off-by: Sidraya Jayagond <sidraya.bj@pathparntertech.com>
---
 .../vxe-vxd/decoder/h264fw_data_shared.h      |  753 +++
 .../platform/vxe-vxd/decoder/img_msvdx_cmds.h | 5600 +++++++++++++++++
 .../vxe-vxd/decoder/img_msvdx_core_regs.h     | 2333 +++++++
 .../vxe-vxd/decoder/img_msvdx_mtx_regs.h      |  400 ++
 .../vxe-vxd/decoder/img_msvdx_vdmc_regs.h     | 1023 +++
 .../vxe-vxd/decoder/img_msvdx_vec_regs.h      | 3037 +++++++++
 .../vxe-vxd/decoder/img_pvdec_core_regs.h     | 1273 ++++
 .../vxe-vxd/decoder/img_pvdec_entropy_regs.h  | 1301 ++++
 .../vxe-vxd/decoder/img_pvdec_pixel_regs.h    | 1769 ++++++
 .../vxe-vxd/decoder/img_pvdec_test_regs.h     |  959 +++
 .../vxe-vxd/decoder/img_vdec_fw_msg.h         | 1830 ++++++
 .../vxe-vxd/decoder/img_video_bus4_mmu_regs.h | 1104 ++++
 .../media/platform/vxe-vxd/decoder/mem_io.h   |  130 +
 .../platform/vxe-vxd/decoder/pvdec_int.h      |   66 +
 .../media/platform/vxe-vxd/decoder/reg_io2.h  |   87 +
 .../platform/vxe-vxd/decoder/vdecfw_share.h   |   32 +
 .../platform/vxe-vxd/decoder/vdecfw_shared.h  | 1067 ++++
 17 files changed, 22764 insertions(+)
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/h264fw_data_shared.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_msvdx_cmds.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_msvdx_core_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_msvdx_mtx_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_msvdx_vdmc_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_msvdx_vec_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_pvdec_core_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_pvdec_entropy_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_pvdec_pixel_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_pvdec_test_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_vdec_fw_msg.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/img_video_bus4_mmu_regs.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/mem_io.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/pvdec_int.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/reg_io2.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/vdecfw_share.h
 create mode 100644 drivers/media/platform/vxe-vxd/decoder/vdecfw_shared.h

diff --git a/drivers/media/platform/vxe-vxd/decoder/h264fw_data_shared.h b/drivers/media/platform/vxe-vxd/decoder/h264fw_data_shared.h
new file mode 100644
index 000000000000..0febc3db6a27
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/h264fw_data_shared.h
@@ -0,0 +1,753 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Public data structures for the h264 parser firmware module
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+#ifdef USE_SHARING
+#endif
+
+#ifndef _H264FW_DATA_H_
+#define _H264FW_DATA_H_
+
+#include "vdecfw_share.h"
+#include "vdecfw_shared.h"
+
+#define H264_MAX_SPS_COUNT 32
+#define H264_MAX_PPS_COUNT 256
+
+#define H264_SCALING_LISTS_NUM_CHROMA_IDC_NON_3 (8)
+#define H264_SCALING_LISTS_NUM_CHROMA_IDC_3 (12)
+#define MAX_PIC_SCALING_LIST (12)
+
+/* Maximum number of alternative CPB specifications in the stream */
+#define H264_MAXIMUMVALUEOFCPB_CNT 32
+
+/*
+ * The maximum DPB size is related to the number of MVC views supported
+ * The size is defined in H.10.2 for the H.264 spec.
+ * If the number of views needs to be changed the DPB size should be too
+ * The limits are as follows:
+ * NumViews: 1, 2, 4, 8, 16
+ * MaxDpbFrames: 16, 16, 32, 48, 64
+ */
+
+#define H264FW_MAX_NUM_VIEWS 1
+#define H264FW_MAX_DPB_SIZE 16
+#define H264FW_MAX_NUM_MVC_REFS 1
+
+/* Number of H264 VLC table configuration registers */
+#define H264FW_NUM_VLC_REG 22
+
+/* Maximum value for num_ref_frames_in_pic_order_cnt_cycle */
+#define H264FW_MAX_CYCLE_REF_FRAMES 256
+
+/* 4x4 scaling list size */
+#define H264FW_4X4_SIZE 16
+/* 8x8 scaling list size */
+#define H264FW_8X8_SIZE 64
+/* Number of 4x4 scaling lists */
+#define H264FW_NUM_4X4_LISTS 6
+/* Number of 8x8 scaling lists */
+#define H264FW_NUM_8X8_LISTS 6
+
+/* Number of reference picture lists */
+#define H264FW_MAX_REFPIC_LISTS 2
+
+/*
+ * The maximum number of slice groups
+ * remove if slice group map is prepared on the host
+ */
+#define H264FW_MAX_SLICE_GROUPS 8
+
+/* The maximum number of planes for 4:4:4 separate colour plane streams */
+#define H264FW_MAX_PLANES 3
+
+#define H264_MAX_SGM_SIZE 8196
+
+#define IS_H264_HIGH_PROFILE(profile_idc, type) \
+	({ \
+		type __profile_idc = profile_idc; \
+		(__profile_idc == H264_PROFILE_HIGH) || \
+		(__profile_idc == H264_PROFILE_HIGH10) || \
+		(__profile_idc == H264_PROFILE_HIGH422) || \
+		(__profile_idc == H264_PROFILE_HIGH444) || \
+		(__profile_idc == H264_PROFILE_CAVLC444) || \
+		(__profile_idc == H264_PROFILE_MVC_HIGH) || \
+		(__profile_idc == H264_PROFILE_MVC_STEREO); })  \
+
+/* This type describes the H.264 NAL unit types */
+enum h264_enaltype {
+	H264FW_NALTYPE_SLICE               = 1,
+	H264FW_NALTYPE_IDRSLICE            = 5,
+	H264FW_NALTYPE_SEI                 = 6,
+	H264FW_NALTYPE_SPS                 = 7,
+	H264FW_NALTYPE_PPS                 = 8,
+	H264FW_NALTYPE_AUD                 = 9,
+	H264FW_NALTYPE_EOSEQ               = 10,
+	H264FW_NALTYPE_EOSTR               = 11,
+	H264FW_NALTYPE_PREFIX              = 14,
+	H264FW_NALTYPE_SUBSET_SPS          = 15,
+	H264FW_NALTYPE_AUXILIARY_SLICE     = 19,
+	H264FW_NALTYPE_EXTSLICE            = 20,
+	H264FW_NALTYPE_EXTSLICE_DEPTH_VIEW = 21,
+	H264FW_NALTYPE_FORCE32BITS         = 0x7FFFFFFFU
+};
+
+/* AVC Profile IDC definitions */
+enum h264_eprofileidc {
+	H264_PROFILE_CAVLC444    = 44,
+	H264_PROFILE_BASELINE    = 66,
+	H264_PROFILE_MAIN        = 77,
+	H264_PROFILE_SCALABLE    = 83,
+	H264_PROFILE_EXTENDED    = 88,
+	H264_PROFILE_HIGH        = 100,
+	H264_PROFILE_HIGH10      = 110,
+	H264_PROFILE_MVC_HIGH    = 118,
+	H264_PROFILE_HIGH422     = 122,
+	H264_PROFILE_MVC_STEREO  = 128,
+	H264_PROFILE_HIGH444     = 244,
+	H264_PROFILE_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* This type defines the constraint set flags */
+enum h264fw_econstraint_flag {
+	H264FW_CONSTRAINT_BASELINE_SHIFT   = 7,
+	H264FW_CONSTRAINT_MAIN_SHIFT       = 6,
+	H264FW_CONSTRAINT_EXTENDED_SHIFT   = 5,
+	H264FW_CONSTRAINT_INTRA_SHIFT      = 4,
+	H264FW_CONSTRAINT_MULTIHIGH_SHIFT  = 3,
+	H264FW_CONSTRAINT_STEREOHIGH_SHIFT = 2,
+	H264FW_CONSTRAINT_RESERVED6_SHIFT  = 1,
+	H264FW_CONSTRAINT_RESERVED7_SHIFT  = 0,
+	H264FW_CONSTRAINT_FORCE32BITS      = 0x7FFFFFFFU
+};
+
+/*
+ * This enum describes the reference status of an H.264 picture.
+ *
+ * Unpaired fields should have all eRefStatusX set to the same value
+ *
+ * For Frame, Mbaff, and Pair types individual fields and frame ref status
+ * should be set accordingly.
+ *
+ * eRefStatusFrame eRefStatusTop eRefStatusBottom
+ * UNUSED UNUSED UNUSED
+ * SHORTTERM SHORTTERM SHORTTERM
+ * LONGTERM LONGTERM LONGTERM
+ *
+ * UNUSED SHORT/LONGTERM UNUSED
+ * UNUSED UNUSED SHORT/LONGTERM
+ *
+ * SHORTTERM LONGTERM SHORTTERM
+ * SHORTTERM SHORTTERM LONGTERM
+ * - NB: It is not clear from the spec if the Frame should be marked as short
+ * or long term in this case
+ */
+enum h264fw_ereference {
+	H264FW_REF_UNUSED      = 0,
+	H264FW_REF_SHORTTERM,
+	H264FW_REF_LONGTERM,
+	H264FW_REF_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* This type defines the picture structure. */
+enum h264fw_epicture_type {
+	H264FW_TYPE_NONE = 0,
+	H264FW_TYPE_TOP,
+	H264FW_TYPE_BOTTOM,
+	H264FW_TYPE_FRAME,
+	H264FW_TYPE_MBAFF,
+	H264FW_TYPE_PAIR,
+	H264FW_TYPE_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/*
+ * This describes the SPS header data required by the H264 firmware that should
+ * be supplied by the Host.
+ */
+struct h264fw_sequence_ps {
+	/* syntax elements from SPS */
+
+	/* syntax element from bitstream - 8 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, profile_idc);
+	/* syntax element from bitstream - 2 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, chroma_format_idc);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, separate_colour_plane_flag);
+	/* syntax element from bitstream - 3 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, bit_depth_luma_minus8);
+	/* syntax element from bitstream - 3 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, bit_depth_chroma_minus8);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, delta_pic_order_always_zero_flag);
+	/* syntax element from bitstream - 4+ bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, log2_max_pic_order_cnt_lsb);
+
+	/* syntax element from bitstream - 5 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, max_num_ref_frames);
+	/* syntax element from bitstream - 4+ bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, log2_max_frame_num);
+	/* syntax element from bitstream - 2 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, pic_order_cnt_type);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, frame_mbs_only_flag);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, gaps_in_frame_num_value_allowed_flag);
+
+	/*
+	 * set0--7 flags as they occur in the bitstream
+	 * (including reserved values)
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, constraint_set_flags);
+	/* syntax element from bitstream - 8 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, level_idc);
+	/* syntax element from bitstream - 8 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, num_ref_frames_in_pic_order_cnt_cycle);
+
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, mb_adaptive_frame_field_flag);
+	/* syntax element from bitstream - 32 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, offset_for_non_ref_pic);
+	/* syntax element from bitstream - 32 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, offset_for_top_to_bottom_field);
+
+	/* syntax element from bitstream */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, pic_width_in_mbs_minus1);
+	/* syntax element from bitstream */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, pic_height_in_map_units_minus1);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, direct_8x8_inference_flag);
+	/* syntax element from bitstream */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, qpprime_y_zero_transform_bypass_flag);
+
+	/* syntax element from bitstream - 32 bit each */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, offset_for_ref_frame[H264FW_MAX_CYCLE_REF_FRAMES]);
+
+	/* From VUI information */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, num_reorder_frames);
+	/*
+	 * From VUI/MVC SEI, 0 indicates not set, any actual 0
+	 * value will be inferred by the firmware
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, max_dec_frame_buffering);
+
+	/* From SPS MVC Extension - for the current view_id */
+
+	/* Number of views in this stream */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, num_views);
+	/* a Map in order of VOIdx of view_id's */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned short, view_ids[H264FW_MAX_NUM_VIEWS]);
+
+	/* Disable VDMC horizontal/vertical filtering */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, disable_vdmc_filt);
+	/* Disable CABAC 4:4:4 4x4 transform as not available */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, transform4x4_mb_not_available);
+
+	/* anchor reference list */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned short,
+			anchor_inter_view_reference_id_list[2][H264FW_MAX_NUM_VIEWS]
+			[H264FW_MAX_NUM_MVC_REFS]);
+	/* nonanchor reference list */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned short,
+			non_anchor_inter_view_reference_id_list[2][H264FW_MAX_NUM_VIEWS]
+			[H264FW_MAX_NUM_MVC_REFS]);
+	/* number of elements in aui16AnchorInterViewReferenceIndiciesLX[] */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned short,
+			num_anchor_refsx[2][H264FW_MAX_NUM_VIEWS]);
+	/* number of elements in aui16NonAnchorInterViewReferenceIndiciesLX[] */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned short,
+			num_non_anchor_refsx[2][H264FW_MAX_NUM_VIEWS]);
+};
+
+/*
+ * This structure represents HRD parameters.
+ */
+struct h264fw_hrd {
+	/* cpb_cnt_minus1; */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, cpb_cnt_minus1);
+	/* bit_rate_scale; */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, bit_rate_scale);
+	/* cpb_size_scale; */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, cpb_size_scale);
+	/* bit_rate_value_minus1 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			bit_rate_value_minus1[H264_MAXIMUMVALUEOFCPB_CNT]);
+	/* cpb_size_value_minus1 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			cpb_size_value_minus1[H264_MAXIMUMVALUEOFCPB_CNT]);
+	/* cbr_flag */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			cbr_flag[H264_MAXIMUMVALUEOFCPB_CNT]);
+	/* initial_cpb_removal_delay_length_minus1; */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			initial_cpb_removal_delay_length_minus1);
+	/* cpb_removal_delay_length_minus1; */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			cpb_removal_delay_length_minus1);
+	/* dpb_output_delay_length_minus1; */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			dpb_output_delay_length_minus1);
+	/* time_offset_length; */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, time_offset_length);
+};
+
+/*
+ * This structure represents the VUI parameters data.
+ */
+struct h264fw_vui {
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, aspect_ratio_info_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, aspect_ratio_idc);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned short, sar_width);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned short, sar_height);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, overscan_info_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, overscan_appropriate_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, video_signal_type_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, video_format);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, video_full_range_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, colour_description_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, colour_primaries);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, transfer_characteristics);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, matrix_coefficients);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, chroma_location_info_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, chroma_sample_loc_type_top_field);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, chroma_sample_loc_type_bottom_field);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, timing_info_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, num_units_in_tick);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, time_scale);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, fixed_frame_rate_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, nal_hrd_parameters_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			struct h264fw_hrd, nal_hrd_params);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, vcl_hrd_parameters_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			struct h264fw_hrd, vcl_hrd_params);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, low_delay_hrd_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, pic_struct_present_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, bitstream_restriction_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, motion_vectors_over_pic_boundaries_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, max_bytes_per_pic_denom);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, max_bits_per_mb_denom);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, log2_max_mv_length_vertical);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, log2_max_mv_length_horizontal);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, num_reorder_frames);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, max_dec_frame_buffering);
+};
+
+/*
+ * This describes the HW specific SPS header data required by the H264
+ * firmware that should be supplied by the Host.
+ */
+struct h264fw_ddsequence_ps {
+	/* Value for CR_VEC_ENTDEC_FE_CONTROL */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, regentdec_control);
+
+	/* NB: This register should contain the 4-bit SGM flag */
+
+	/* Value for CR_VEC_H264_FE_SPS0 & CR_VEC_H264_BE_SPS0 combined */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int, reg_sps0);
+	/* Value of CR_VEC_H264_BE_INTRA_8x8 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, reg_beintra);
+	/* Value of CR_VEC_H264_FE_CABAC444 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, reg_fecaabac444);
+
+	/* Treat CABAC 4:4:4 4x4 transform as not available */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			transform4x4_mb_notavialbale);
+	/* Disable VDMC horizontal/vertical filtering */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			disable_vdmcfilt);
+};
+
+/*
+ * This describes the PPS header data required by the H264 firmware that should
+ * be supplied by the Host.
+ */
+struct h264fw_picture_ps {
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			deblocking_filter_control_present_flag);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			transform_8x8_mode_flag);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			entropy_coding_mode_flag);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			redundant_pic_cnt_present_flag);
+
+	/* syntax element from bitstream - 2 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			weighted_bipred_idc);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			weighted_pred_flag);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			pic_order_present_flag);
+
+	/* 26 + syntax element from bitstream - 7 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char, pic_init_qp);
+	/* syntax element from bitstream - 1 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			constrained_intra_pred_flag);
+	/* syntax element from bitstream - 5 bit each */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			num_ref_lx_active_minus1[H264FW_MAX_REFPIC_LISTS]);
+
+	/* syntax element from bitstream - 3 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			slice_group_map_type);
+	/* syntax element from bitstream - 3 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			num_slice_groups_minus1);
+	/* syntax element from bitstream - 13 bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned short,
+			slice_group_change_rate_minus1);
+
+	/* syntax element from bitstream */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, int,
+			chroma_qp_index_offset);
+	/* syntax element from bitstream */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, int,
+			second_chroma_qp_index_offset);
+
+	/*
+	 * scaling lists are derived from both SPS and PPS information
+	 * but will change whenever the PPS changes
+	 * The derived set of tables are associated here with the PPS
+	 * NB: These are in H.264 order
+	 */
+
+	/* derived from SPS and PPS - 8 bit each */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			scalinglist4x4[H264FW_NUM_4X4_LISTS][H264FW_4X4_SIZE]);
+	/* derived from SPS and PPS - 8 bit each */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			scalinglist8x8[H264FW_NUM_8X8_LISTS][H264FW_8X8_SIZE]);
+};
+
+/*
+ * This describes the HW specific PPS header data required by the H264
+ * firmware that should be supplied by the Host.
+ */
+struct h264fw_dd_picture_ps {
+	/* Value for MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			vdmc_mode_config);
+	/* Value for CR_VEC_H264_FE_PPS0 & CR_VEC_H264_BE_PPS0 combined */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int, reg_pps0);
+
+	/*
+	 * Scaling lists are derived from both SPS and PPS information
+	 * but will change whenever the PPS changes. The derived set of tables
+	 * are associated here with the PPS, but this will become invalid if
+	 * the SPS changes and will have to be recalculated.
+	 * These tables MUST be aligned on a 32-bit boundary
+	 * NB: These are in MSVDX order
+	 */
+
+	/* derived from SPS and PPS - 8 bit each */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			scalinglist4x4[H264FW_NUM_4X4_LISTS][H264FW_4X4_SIZE]);
+	/* derived from SPS and PPS - 8 bit each */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			scalinglist8x8[H264FW_NUM_8X8_LISTS][H264FW_8X8_SIZE]);
+};
+
+/*
+ * This describes the H.264 parser component "Header data", shown in the
+ * Firmware Memory Layout diagram. This data is required by the H264 firmware
+ * and should be supplied by the Host.
+ */
+struct h264fw_header_data {
+	struct vdecfw_image_buffer primary;
+	struct vdecfw_image_buffer alternate;
+
+	/* Output control: rotation, scaling, oold, etc. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			pic_cmds[VDECFW_CMD_MAX]);
+	/* Macroblock parameters base address for the picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			mbparams_base_address);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			mbparams_size_per_plane);
+	/* Buffers for context preload for colour plane switching (6.x.x) */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			preload_buffer_base_address[H264FW_MAX_PLANES]);
+	/* Base address of active slice group map */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			slicegroupmap_base_address);
+
+	/* do second pass Intra Deblock on frame */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char, do_old);
+	/* set to IMG_FALSE to disable second-pass deblock */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			two_pass_flag);
+	/* set to IMG_TRUE to disable MVC */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			disable_mvc);
+	/*
+	 * Do we have second PPS in uipSecondPPSInfoSource provided
+	 * for the second field.
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			second_pps);
+};
+
+/* This describes an H.264 picture. It is part of the Context data */
+struct h264fw_picture {
+	/* Primary (reconstructed) picture buffers */
+	struct vdecfw_image_buffer primary;
+	/* Secondary (alternative) picture buffers */
+	struct vdecfw_image_buffer alternate;
+	/* Macroblock parameters base address for the picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, mbparams_base_address);
+
+	/* Unique ID for this picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, transaction_id);
+	/* Picture type */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum h264fw_epicture_type, pricture_type);
+
+	/* Reference status of the picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum h264fw_ereference, ref_status_bottom);
+	/* Reference status of the picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum h264fw_ereference, ref_status_top);
+	/* Reference status of the picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum h264fw_ereference, ref_status_frame);
+
+	/* Frame Number */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, frame_number);
+	/* Short term reference info */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, frame_number_wrap);
+	/* long term reference number - should be 8-bit */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, longterm_frame_idx);
+
+	/* Top field order count for this picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, top_field_order_count);
+	/* Bottom field order count for this picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, bottom_field_order_count);
+
+	/* MVC view_id */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned short, view_id);
+
+	/*
+	 * When picture is in the DPB Offset to use into
+	 * the MSVDX DPB reg table when the current
+	 * picture is the same view as this.
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, view_dpb_offset);
+	/* Flags for this picture for the display process */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, display_flags);
+
+	/* IMG_FALSE if sent to display, or otherwise not needed for display */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, needed_for_output);
+};
+
+/* This structure describes frame data for POC calculation */
+struct h264fw_poc_picture_data {
+	/* type 0,1,2 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, mmco_5_flag);
+
+	/* type 0 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, bottom_field_flag);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned short, pic_order_cnt_lsb);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, top_field_order_count);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, pic_order_count_msb);
+
+	/* type 1,2 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, short, frame_num);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, int, frame_num_offset);
+
+	/* output */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, bottom_filed_order_count);
+};
+
+/*
+ * This structure describes picture data for determining
+ * Complementary Field Pairs
+ */
+struct h264fw_last_pic_data {
+	/* Unique ID for this picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, transaction_id);
+	/* Picture type */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum h264fw_epicture_type, picture_type);
+	/* Reference status of the picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum h264fw_ereference, ref_status_frame);
+	/* Frame Number */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, frame_number);
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, luma_recon);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, chroma_recon);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, chroma_2_recon);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, luma_alter);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, chroma_alter);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, chroma_2_alter);
+
+	struct vdecfw_image_buffer primary;
+	struct vdecfw_image_buffer alternate;
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, mbparams_base_address);
+	/* Top field order count for this picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, top_field_order_count);
+	/* Bottom field order count for this picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, bottom_field_order_count);
+};
+
+/*
+ * This describes the H.264 parser component "Context data", shown in the
+ * Firmware Memory Layout diagram. This data is the state preserved across
+ * pictures. It is loaded and saved by the Firmware, but requires the host to
+ * provide buffer(s) for this.
+ */
+struct h264fw_context_data {
+	struct h264fw_picture dpb[H264FW_MAX_DPB_SIZE];
+	/*
+	 * Inter-view reference components - also used as detail of the previous
+	 * picture for any particular view, can be used to determine
+	 * complemetary field pairs
+	 */
+	struct h264fw_picture interview_prediction_ref[H264FW_MAX_NUM_VIEWS];
+	/* previous ref pic for type0, previous pic for type1&2 */
+	struct h264fw_poc_picture_data prev_poc_pic_data[H264FW_MAX_NUM_VIEWS];
+	/* previous picture information to detect complementary field pairs */
+	struct h264fw_last_pic_data last_pic_data[H264FW_MAX_NUM_VIEWS];
+	struct h264fw_last_pic_data
+		last_displayed_pic_data[H264FW_MAX_NUM_VIEWS];
+
+	/* previous reference frame number for each view */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned short,
+			prev_ref_frame_num[H264FW_MAX_NUM_VIEWS]);
+	/* Bitmap of used slots in each view DPB */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned short,
+			dpb_bitmap[H264FW_MAX_NUM_VIEWS]);
+
+	/* DPB size */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int, dpb_size);
+	/* Number of pictures in DPB */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			dpb_fullness);
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned char,
+			prev_display_flags);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, int, prev_display);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, int, prev_release);
+	/* Sequence Parameter Set data */
+	struct h264fw_sequence_ps sps;
+	/* Picture Parameter Set data */
+	struct h264fw_picture_ps pps;
+	/* Picture Parameter Set data for second field if in the same buffer */
+	struct h264fw_picture_ps second_pps;
+
+	/* Set if stream is MVC */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, int, mvc);
+	/* DPB long term reference information */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, int,
+			max_longterm_frame_idx[H264FW_MAX_NUM_VIEWS]);
+};
+
+#endif /* _H264FW_DATA_H_ */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_msvdx_cmds.h b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_cmds.h
new file mode 100644
index 000000000000..c46e0a80c8eb
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_cmds.h
@@ -0,0 +1,5600 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG MSVDX core Registers
+ * This file contains the MSVDX_CORE_REGS_H Definitions
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_MSVDX_CMDS_H
+#define _IMG_MSVDX_CMDS_H
+
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_OFFSET          (0x0060)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_STRIDE          (4)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_NO_ENTRIES              (4)
+
+/* MSVDX_CMDS, HORIZONTAL_LUMA_COEFFICIENTS, HOR_LUMA_COEFF_3 */
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_MASK           (0xFF000000)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_LSBMASK                (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_SHIFT          (24)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_LENGTH         (8)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_DEFAULT                (0)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_3_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, HORIZONTAL_LUMA_COEFFICIENTS, HOR_LUMA_COEFF_2 */
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_MASK           (0x00FF0000)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_LSBMASK                (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_SHIFT          (16)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_LENGTH         (8)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_DEFAULT                (0)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, HORIZONTAL_LUMA_COEFFICIENTS, HOR_LUMA_COEFF_1 */
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_MASK           (0x0000FF00)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_LSBMASK                (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_SHIFT          (8)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_LENGTH         (8)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_DEFAULT                (0)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, HORIZONTAL_LUMA_COEFFICIENTS, HOR_LUMA_COEFF_0 */
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_MASK           (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_LSBMASK                (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_SHIFT          (0)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_LENGTH         (8)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_DEFAULT                (0)
+#define MSVDX_CMDS_HORIZONTAL_LUMA_COEFFICIENTS_HOR_LUMA_COEFF_0_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_OFFSET            (0x0070)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_STRIDE            (4)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_NO_ENTRIES                (4)
+
+/* MSVDX_CMDS, VERTICAL_LUMA_COEFFICIENTS, VER_LUMA_COEFF_3 */
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_MASK             (0xFF000000)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_LSBMASK          (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_SHIFT            (24)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_LENGTH           (8)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_DEFAULT          (0)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_3_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VERTICAL_LUMA_COEFFICIENTS, VER_LUMA_COEFF_2 */
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_MASK             (0x00FF0000)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_LSBMASK          (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_SHIFT            (16)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_LENGTH           (8)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_DEFAULT          (0)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_2_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VERTICAL_LUMA_COEFFICIENTS, VER_LUMA_COEFF_1 */
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_MASK             (0x0000FF00)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_LSBMASK          (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_SHIFT            (8)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_LENGTH           (8)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_DEFAULT          (0)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VERTICAL_LUMA_COEFFICIENTS, VER_LUMA_COEFF_0 */
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_MASK             (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_LSBMASK          (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_SHIFT            (0)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_LENGTH           (8)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_DEFAULT          (0)
+#define MSVDX_CMDS_VERTICAL_LUMA_COEFFICIENTS_VER_LUMA_COEFF_0_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_OFFSET                (0x0080)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_STRIDE                (4)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_NO_ENTRIES            (4)
+
+/* MSVDX_CMDS, HORIZONTAL_CHROMA_COEFFICIENTS, HOR_CHROMA_COEFF_3 */
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_MASK               (0xFF000000)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_LSBMASK            (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_SHIFT              (24)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_LENGTH             (8)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_DEFAULT            (0)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_3_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, HORIZONTAL_CHROMA_COEFFICIENTS, HOR_CHROMA_COEFF_2 */
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_MASK               (0x00FF0000)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_LSBMASK            (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_SHIFT              (16)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_LENGTH             (8)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_DEFAULT            (0)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_2_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, HORIZONTAL_CHROMA_COEFFICIENTS, HOR_CHROMA_COEFF_1 */
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_MASK               (0x0000FF00)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_LSBMASK            (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_SHIFT              (8)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_LENGTH             (8)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_DEFAULT            (0)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_1_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, HORIZONTAL_CHROMA_COEFFICIENTS, HOR_CHROMA_COEFF_0 */
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_MASK               (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_LSBMASK            (0x000000FF)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_SHIFT              (0)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_LENGTH             (8)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_DEFAULT            (0)
+#define MSVDX_CMDS_HORIZONTAL_CHROMA_COEFFICIENTS_HOR_CHROMA_COEFF_0_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_OFFSET          (0x0090)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_STRIDE          (4)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_NO_ENTRIES              (4)
+
+/* MSVDX_CMDS, VERTICAL_CHROMA_COEFFICIENTS, VER_CHROMA_COEFF_3 */
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_MASK         (0xFF000000)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_LSBMASK              (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_SHIFT                (24)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_LENGTH               (8)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_DEFAULT              (0)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_3_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, VERTICAL_CHROMA_COEFFICIENTS, VER_CHROMA_COEFF_2 */
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_MASK         (0x00FF0000)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_LSBMASK              (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_SHIFT                (16)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_LENGTH               (8)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_DEFAULT              (0)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, VERTICAL_CHROMA_COEFFICIENTS, VER_CHROMA_COEFF_1 */
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_MASK         (0x0000FF00)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_LSBMASK              (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_SHIFT                (8)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_LENGTH               (8)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_DEFAULT              (0)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, VERTICAL_CHROMA_COEFFICIENTS, VER_CHROMA_COEFF_0 */
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_MASK         (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_LSBMASK              (0x000000FF)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_SHIFT                (0)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_LENGTH               (8)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_DEFAULT              (0)
+#define MSVDX_CMDS_VERTICAL_CHROMA_COEFFICIENTS_VER_CHROMA_COEFF_0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_OFFSET              (0x0100)
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_STRIDE              (4)
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_NO_ENTRIES          (32)
+
+/* MSVDX_CMDS, REFERENCE_PICTURE_BASE_ADDRESSES, REF_BASE_ADDR */
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_MASK          (0xFFFFFFC0)
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_LSBMASK               (0x03FFFFFF)
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_SHIFT         (6)
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_LENGTH                (26)
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_DEFAULT               (0)
+#define MSVDX_CMDS_REFERENCE_PICTURE_BASE_ADDRESSES_REF_BASE_ADDR_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_OFFSET              (0x00C0)
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_STRIDE              (4)
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_NO_ENTRIES          (16)
+
+/*
+ * MSVDX_CMDS, CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES,
+ * CHROMA2_REF_BASE_ADDR
+ */
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_MASK \
+	( \
+		0xFFFFFFC0)
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_SHIFT         (6)
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_LENGTH \
+	( \
+		26)
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_CHROMA2_REFERENCE_PICTURE_BASE_ADDRESSES_CHROMA2_REF_BASE_ADDR_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_OFFSET               (0x0200)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_STRIDE               (4)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_NO_ENTRIES           (32)
+
+/* MSVDX_CMDS, H264_WEIGHTED_FACTORS_A, CR_WEIGHT_A */
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_MASK             (0x07FC0000)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_LSBMASK          (0x000001FF)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_SHIFT            (18)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_LENGTH           (9)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_DEFAULT          (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CR_WEIGHT_A_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_FACTORS_A, CB_WEIGHT_A */
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_MASK             (0x0003FE00)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_LSBMASK          (0x000001FF)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_SHIFT            (9)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_LENGTH           (9)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_DEFAULT          (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_CB_WEIGHT_A_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_FACTORS_A, Y_WEIGHT_A */
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_MASK              (0x000001FF)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_LSBMASK           (0x000001FF)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_SHIFT             (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_LENGTH            (9)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_DEFAULT           (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_A_Y_WEIGHT_A_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_OFFSET                (0x0280)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_STRIDE                (4)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_NO_ENTRIES            (32)
+
+/* MSVDX_CMDS, H264_WEIGHTED_OFFSET_A, CR_OFFSET_A */
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_MASK              (0x00FF0000)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_SHIFT             (16)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_LENGTH            (8)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_DEFAULT           (0)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CR_OFFSET_A_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_OFFSET_A, CB_OFFSET_A */
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_MASK              (0x0000FF00)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_SHIFT             (8)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_LENGTH            (8)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_DEFAULT           (0)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_CB_OFFSET_A_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_OFFSET_A, Y_OFFSET_A */
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_MASK               (0x000000FF)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_LSBMASK            (0x000000FF)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_SHIFT              (0)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_LENGTH             (8)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_DEFAULT            (0)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_A_Y_OFFSET_A_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_OFFSET            (0x0E80)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_STRIDE            (4)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_NO_ENTRIES                (32)
+
+/* MSVDX_CMDS, HEVC_EXT_WEIGHTED_OFFSET_A, HEVC_EXT_CR_OFFSET_A */
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CR_OFFSET_A_MASK         (0x3FF00000)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CR_OFFSET_A_LSBMASK              (0x000003FF)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CR_OFFSET_A_SHIFT                (20)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CR_OFFSET_A_LENGTH               (10)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CR_OFFSET_A_DEFAULT              (0)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CR_OFFSET_A_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_EXT_WEIGHTED_OFFSET_A, HEVC_EXT_CB_OFFSET_A */
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CB_OFFSET_A_MASK         (0x000FFC00)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CB_OFFSET_A_LSBMASK              (0x000003FF)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CB_OFFSET_A_SHIFT                (10)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CB_OFFSET_A_LENGTH               (10)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CB_OFFSET_A_DEFAULT              (0)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_CB_OFFSET_A_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_EXT_WEIGHTED_OFFSET_A, HEVC_EXT_Y_OFFSET_A */
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_Y_OFFSET_A_MASK          (0x000003FF)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_Y_OFFSET_A_LSBMASK               (0x000003FF)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_Y_OFFSET_A_SHIFT         (0)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_Y_OFFSET_A_LENGTH                (10)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_Y_OFFSET_A_DEFAULT               (0)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_A_HEVC_EXT_Y_OFFSET_A_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_OFFSET               (0x0300)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_STRIDE               (4)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_NO_ENTRIES           (32)
+
+/* MSVDX_CMDS, H264_WEIGHTED_FACTORS_B, CR_WEIGHT_B */
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_MASK             (0x07FC0000)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_LSBMASK          (0x000001FF)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_SHIFT            (18)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_LENGTH           (9)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_DEFAULT          (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CR_WEIGHT_B_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_FACTORS_B, CB_WEIGHT_B */
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_MASK             (0x0003FE00)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_LSBMASK          (0x000001FF)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_SHIFT            (9)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_LENGTH           (9)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_DEFAULT          (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_CB_WEIGHT_B_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_FACTORS_B, Y_WEIGHT_B */
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_MASK              (0x000001FF)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_LSBMASK           (0x000001FF)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_SHIFT             (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_LENGTH            (9)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_DEFAULT           (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTORS_B_Y_WEIGHT_B_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_OFFSET                (0x0380)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_STRIDE                (4)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_NO_ENTRIES            (32)
+
+/* MSVDX_CMDS, H264_WEIGHTED_OFFSET_B, CR_OFFSET_B */
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_MASK              (0x00FF0000)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_SHIFT             (16)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_LENGTH            (8)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_DEFAULT           (0)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CR_OFFSET_B_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_OFFSET_B, CB_OFFSET_B */
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_MASK              (0x0000FF00)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_SHIFT             (8)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_LENGTH            (8)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_DEFAULT           (0)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_CB_OFFSET_B_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_OFFSET_B, Y_OFFSET_B */
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_MASK               (0x000000FF)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_LSBMASK            (0x000000FF)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_SHIFT              (0)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_LENGTH             (8)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_DEFAULT            (0)
+#define MSVDX_CMDS_H264_WEIGHTED_OFFSET_B_Y_OFFSET_B_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_OFFSET            (0x0F80)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_STRIDE            (4)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_NO_ENTRIES                (32)
+
+/* MSVDX_CMDS, HEVC_EXT_WEIGHTED_OFFSET_B, HEVC_EXT_CR_OFFSET_B */
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CR_OFFSET_B_MASK         (0x3FF00000)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CR_OFFSET_B_LSBMASK              (0x000003FF)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CR_OFFSET_B_SHIFT                (20)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CR_OFFSET_B_LENGTH               (10)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CR_OFFSET_B_DEFAULT              (0)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CR_OFFSET_B_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_EXT_WEIGHTED_OFFSET_B, HEVC_EXT_CB_OFFSET_B */
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CB_OFFSET_B_MASK         (0x000FFC00)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CB_OFFSET_B_LSBMASK              (0x000003FF)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CB_OFFSET_B_SHIFT                (10)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CB_OFFSET_B_LENGTH               (10)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CB_OFFSET_B_DEFAULT              (0)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_CB_OFFSET_B_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_EXT_WEIGHTED_OFFSET_B, HEVC_EXT_Y_OFFSET_B */
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_Y_OFFSET_B_MASK          (0x000003FF)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_Y_OFFSET_B_LSBMASK               (0x000003FF)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_Y_OFFSET_B_SHIFT         (0)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_Y_OFFSET_B_LENGTH                (10)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_Y_OFFSET_B_DEFAULT               (0)
+#define MSVDX_CMDS_HEVC_EXT_WEIGHTED_OFFSET_B_HEVC_EXT_Y_OFFSET_B_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_OFFSET                (0x041C)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_STRIDE                (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_NO_ENTRIES            (5)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION, INTRA_PRED_BLOCK_SIZE */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_MASK            (0x00070000)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_LSBMASK         (0x00000007)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_SHIFT           (16)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_LENGTH          (3)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_DEFAULT         (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_BLOCK_SIZE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION, INTRA_PRED_MODE3 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_MASK         (0x0000F000)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_LSBMASK              (0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_SHIFT                (12)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_LENGTH               (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_DEFAULT              (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE3_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION, INTRA_PRED_MODE2 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_MASK         (0x00000F00)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_LSBMASK              (0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_SHIFT                (8)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_LENGTH               (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_DEFAULT              (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION, INTRA_PRED_MODE1 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_MASK         (0x000000F0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_LSBMASK              (0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_SHIFT                (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_LENGTH               (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_DEFAULT              (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION, INTRA_PRED_MODE0 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_MASK         (0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_LSBMASK              (0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_SHIFT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_LENGTH               (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_DEFAULT              (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_INTRA_PRED_MODE0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_OFFSET          (0x049C)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_STRIDE          (4)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_NO_ENTRIES              (5)
+
+/* MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION, PVDEC_INTRA_CHROMA */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_CHROMA_MASK         (0x80000000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_CHROMA_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_CHROMA_SHIFT                (31)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_CHROMA_LENGTH               (1)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_CHROMA_DEFAULT              (0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_CHROMA_SIGNED_FIELD (IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION,
+ * PVDEC_DISABLE_INTRA_BOUNDARY_FILTER
+ */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_DISABLE_INTRA_BOUNDARY_FILTER_MASK \
+	( \
+		0x40000000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_DISABLE_INTRA_BOUNDARY_FILTER_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_DISABLE_INTRA_BOUNDARY_FILTER_SHIFT \
+	( \
+		30)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_DISABLE_INTRA_BOUNDARY_FILTER_LENGTH \
+	( \
+		1)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_DISABLE_INTRA_BOUNDARY_FILTER_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_DISABLE_INTRA_BOUNDARY_FILTER_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION, PVDEC_NEIGHBOUR_INTER */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_NEIGHBOUR_INTER_MASK              (0x30000000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_NEIGHBOUR_INTER_LSBMASK           (0x00000003)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_NEIGHBOUR_INTER_SHIFT             (28)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_NEIGHBOUR_INTER_LENGTH            (2)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_NEIGHBOUR_INTER_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_NEIGHBOUR_INTER_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION, PVDEC_INTRA_PRED_BLOCK_SIZE */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_BLOCK_SIZE_MASK \
+	( \
+		0x07000000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_BLOCK_SIZE_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_BLOCK_SIZE_SHIFT               (24)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_BLOCK_SIZE_LENGTH              (3)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_BLOCK_SIZE_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_BLOCK_SIZE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+enum MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_BLOCK_SIZE_ENUM {
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_PCM_8X8     = 0x7,
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_PCM_32X32   = 0x6,
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_LOSS_8X8    = 0x5,
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_32X32       = 0x4,
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_PCM_16X16   = 0x3,
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_4X4         = 0x2,
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_8X8         = 0x1,
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_16X16       = 0x0,
+	MSVDX_CMDS_PVDEC_INTRA_PRED_BLOCK_SIZE_INTRA_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION, PVDEC_INTRA_PRED_MODE3 */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE3_MASK             (0x00FC0000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE3_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE3_SHIFT            (18)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE3_LENGTH           (6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE3_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE3_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION, PVDEC_INTRA_PRED_MODE2 */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE2_MASK             (0x0003F000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE2_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE2_SHIFT            (12)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE2_LENGTH           (6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE2_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE2_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION, PVDEC_INTRA_PRED_MODE1 */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE1_MASK             (0x00000FC0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE1_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE1_SHIFT            (6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE1_LENGTH           (6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION, PVDEC_INTRA_PRED_MODE0 */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE0_MASK             (0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE0_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE0_SHIFT            (0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE0_LENGTH           (6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE0_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_PVDEC_INTRA_PRED_MODE0_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_OFFSET            (0x04DC)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_STRIDE            (4)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_NO_ENTRIES                (5)
+
+/* MSVDX_CMDS, VP9_INTRA_BLOCK_PREDICTION, VP9_LUMA_TX_SIZE_INTRA */
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTRA_MASK               (0x30000000)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTRA_LSBMASK            (0x00000003)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTRA_SHIFT              (28)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTRA_LENGTH             (2)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTRA_DEFAULT            (0)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTRA_SIGNED_FIELD       (IMG_FALSE)
+
+enum MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTRA_ENUM {
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTRA_LUMA_32X32       = 0x3,
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTRA_LUMA_16X16       = 0x2,
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTRA_LUMA_8X8         = 0x1,
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTRA_LUMA_4X4         = 0x0,
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTRA_LUMA_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* MSVDX_CMDS, VP9_INTRA_BLOCK_PREDICTION, VP9_INTRA_PRED_BLOCK_SIZE */
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_BLOCK_SIZE_MASK            (0x0F000000)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_BLOCK_SIZE_LSBMASK         (0x0000000F)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_BLOCK_SIZE_SHIFT           (24)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_BLOCK_SIZE_LENGTH          (4)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_BLOCK_SIZE_DEFAULT         (0)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_BLOCK_SIZE_SIGNED_FIELD    (IMG_FALSE)
+
+enum MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_BLOCK_SIZE_ENUM {
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_VP9_16X32            = 0xd,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_VP9_32X16            = 0xc,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_HEVC_12X16_VP9_32X32 = 0xb,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_HEVC_4X16_VP9_32X64  = 0xa,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_HEVC_16X12_VP9_64X32 = 0x9,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_HEVC_16X4_VP9_64X64  = 0x8,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_PB_4X4               = 0x6,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_PB_4X8               = 0x5,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_PB_8X4               = 0x4,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_PB_8X8               = 0x3,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_PB_8X16              = 0x2,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_PB_16X8              = 0x1,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_PB_16X16             = 0x0,
+	MSVDX_CMDS_VP9_INTRA_PRED_BLOCK_SIZE_FORCE32BITS          = 0x7FFFFFFFU
+};
+
+/* MSVDX_CMDS, VP9_INTRA_BLOCK_PREDICTION, VP9_INTRA_PRED_MODE3 */
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE3_MASK         (0x00FC0000)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE3_LSBMASK              (0x0000003F)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE3_SHIFT                (18)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE3_LENGTH               (6)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE3_DEFAULT              (0)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE3_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_INTRA_BLOCK_PREDICTION, VP9_INTRA_PRED_MODE2 */
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE2_MASK         (0x0003F000)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE2_LSBMASK              (0x0000003F)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE2_SHIFT                (12)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE2_LENGTH               (6)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE2_DEFAULT              (0)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_INTRA_BLOCK_PREDICTION, VP9_INTRA_PRED_MODE1 */
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE1_MASK         (0x00000FC0)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE1_LSBMASK              (0x0000003F)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE1_SHIFT                (6)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE1_LENGTH               (6)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE1_DEFAULT              (0)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_INTRA_BLOCK_PREDICTION, VP9_INTRA_PRED_MODE0 */
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE0_MASK         (0x0000003F)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE0_LSBMASK              (0x0000003F)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE0_SHIFT                (0)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE0_LENGTH               (6)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE0_DEFAULT              (0)
+#define MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE0_SIGNED_FIELD (IMG_FALSE)
+
+enum MSVDX_CMDS_VP9_INTRA_BLOCK_PREDICTION_VP9_INTRA_PRED_MODE0_ENUM {
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_TM_PRED     = 0x9,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_D63_PRED    = 0x8,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_D207_PRED   = 0x7,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_D153_PRED   = 0x6,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_D117_PRED   = 0x5,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_D135_PRED   = 0x4,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_D45_PRED    = 0x3,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_H_PRED      = 0x2,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_V_PRED      = 0x1,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_DC_PRED     = 0x0,
+	MSVDX_CMDS_VP9_INTRA_PRED_MODE0_FORCE32BITS = 0x7FFFFFFFU
+};
+
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_OFFSET                (0x0430)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_STRIDE                (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_NO_ENTRIES            (4)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, VP9_LUMA_TX_SIZE_INTER */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTER_MASK           (0xC0000000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTER_LSBMASK                (0x00000003)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTER_SHIFT          (30)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTER_LENGTH         (2)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTER_DEFAULT                (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTER_SIGNED_FIELD   (IMG_FALSE)
+
+enum MSVDX_CMDS_INTER_BLOCK_PREDICTION_VP9_LUMA_TX_SIZE_INTER_ENUM {
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTER_LUMA_32X32       = 0x3,
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTER_LUMA_16X16       = 0x2,
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTER_LUMA_8X8         = 0x1,
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTER_LUMA_4X4         = 0x0,
+	MSVDX_CMDS_VP9_LUMA_TX_SIZE_INTER_LUMA_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, WEIGHT_INDEX_B */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_MASK           (0x3E000000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_LSBMASK                (0x0000001F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_SHIFT          (25)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_LENGTH         (5)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_DEFAULT                (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_B_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, WEIGHT_INDEX_A */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_MASK           (0x01F00000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_LSBMASK                (0x0000001F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_SHIFT          (20)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_LENGTH         (5)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_DEFAULT                (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_WEIGHT_INDEX_A_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, INTER_PRED_BLOCK_SIZE */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_MASK            (0x000F0000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_LSBMASK         (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_SHIFT           (16)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_LENGTH          (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_DEFAULT         (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_SIGNED_FIELD    (IMG_FALSE)
+
+enum MSVDX_CMDS_INTER_BLOCK_PREDICTION_INTER_PRED_BLOCK_SIZE_ENUM {
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_VP9_16X32            = 0xd,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_VP9_32X16            = 0xc,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_HEVC_12X16_VP9_32X32 = 0xb,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_HEVC_4X16_VP9_32X64  = 0xa,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_HEVC_16X12_VP9_64X32 = 0x9,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_HEVC_16X4_VP9_64X64  = 0x8,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_PB_4X4               = 0x6,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_PB_4X8               = 0x5,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_PB_8X4               = 0x4,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_PB_8X8               = 0x3,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_PB_8X16              = 0x2,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_PB_16X8              = 0x1,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_PB_16X16             = 0x0,
+	MSVDX_CMDS_INTER_PRED_BLOCK_SIZE_FORCE32BITS          = 0x7FFFFFFFU
+};
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, REF_B_INTERLACED */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_MASK         (0x00004000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_SHIFT                (14)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_LENGTH               (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_DEFAULT              (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_B_INTERLACED_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, REF_INDEX_B_VALID */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_MASK                (0x00002000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_SHIFT               (13)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_LENGTH              (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_DEFAULT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_VALID_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, REF_INDEX_FIELD_B */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_MASK                (0x00001000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_SHIFT               (12)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_LENGTH              (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_DEFAULT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_B_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, REF_INDEX_B */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_MASK              (0x00000F00)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_LSBMASK           (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_SHIFT             (8)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_LENGTH            (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_DEFAULT           (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_B_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, REF_A_INTERLACED */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_MASK         (0x00000040)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_SHIFT                (6)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_LENGTH               (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_DEFAULT              (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_A_INTERLACED_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, REF_INDEX_A_VALID */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_MASK                (0x00000020)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_SHIFT               (5)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_LENGTH              (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_DEFAULT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_VALID_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, REF_INDEX_FIELD_A */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_MASK                (0x00000010)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_SHIFT               (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_LENGTH              (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_DEFAULT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_FIELD_A_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION, REF_INDEX_A */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_MASK              (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_LSBMASK           (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_SHIFT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_LENGTH            (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_DEFAULT           (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_REF_INDEX_A_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_MOTION_VECTOR_OFFSET         (0x0500)
+#define MSVDX_CMDS_MOTION_VECTOR_STRIDE         (4)
+#define MSVDX_CMDS_MOTION_VECTOR_NO_ENTRIES             (32)
+
+/* MSVDX_CMDS, MOTION_VECTOR, CHROMA_CORRECTION_Y */
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_MASK               (0xC0000000)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_LSBMASK            (0x00000003)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_SHIFT              (30)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_LENGTH             (2)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_DEFAULT            (0)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_Y_SIGNED_FIELD       (IMG_TRUE)
+
+/* MSVDX_CMDS, MOTION_VECTOR, CHROMA_CORRECTION_X */
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_MASK               (0x30000000)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_LSBMASK            (0x00000003)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_SHIFT              (28)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_LENGTH             (2)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_DEFAULT            (0)
+#define MSVDX_CMDS_MOTION_VECTOR_CHROMA_CORRECTION_X_SIGNED_FIELD       (IMG_TRUE)
+
+/* MSVDX_CMDS, MOTION_VECTOR, MV_Y */
+#define MSVDX_CMDS_MOTION_VECTOR_MV_Y_MASK              (0x0FFFC000)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_Y_LSBMASK           (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_Y_SHIFT             (14)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_Y_LENGTH            (14)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_Y_DEFAULT           (0)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_Y_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, MOTION_VECTOR, MV_X */
+#define MSVDX_CMDS_MOTION_VECTOR_MV_X_MASK              (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_X_LSBMASK           (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_X_SHIFT             (0)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_X_LENGTH            (14)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_X_DEFAULT           (0)
+#define MSVDX_CMDS_MOTION_VECTOR_MV_X_SIGNED_FIELD      (IMG_TRUE)
+
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_OFFSET           (0x0580)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_STRIDE           (4)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_NO_ENTRIES               (32)
+
+/* MSVDX_CMDS, PVDEC_MOTION_VECTOR, PVDEC_MV_Y */
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_Y_MASK          (0xFFFF0000)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_Y_LSBMASK               (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_Y_SHIFT         (16)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_Y_LENGTH                (16)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_Y_DEFAULT               (0)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_Y_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, PVDEC_MOTION_VECTOR, PVDEC_MV_X */
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_X_MASK          (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_X_LSBMASK               (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_X_SHIFT         (0)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_X_LENGTH                (16)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_X_DEFAULT               (0)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_PVDEC_MV_X_SIGNED_FIELD  (IMG_TRUE)
+
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_OFFSET         (0x061C)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_STRIDE         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_NO_ENTRIES             (5)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE1, INTRA_PRED_BLOCK_SIZE_ABOVE1 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_MASK \
+	( \
+		0x00070000)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_SHIFT             (16)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_LENGTH            (3)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_DEFAULT           (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_BLOCK_SIZE_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE1, INTRA_PRED_MODE3_ABOVE1 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_MASK           (0x0000F000)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_SHIFT          (12)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_LENGTH         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE3_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE1, INTRA_PRED_MODE2_ABOVE1 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_MASK           (0x00000F00)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_SHIFT          (8)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_LENGTH         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE2_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE1, INTRA_PRED_MODE1_ABOVE1 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_MASK           (0x000000F0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_SHIFT          (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_LENGTH         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE1_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE1, INTRA_PRED_MODE0_ABOVE1 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_MASK           (0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_SHIFT          (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_LENGTH         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE1_INTRA_PRED_MODE0_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_OFFSET           (0x069C)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_STRIDE           (4)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_NO_ENTRIES               (5)
+
+/*
+ * MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1,
+ * PVDEC_INTRA_PRED_BLOCK_SIZE_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_BLOCK_SIZE_ABOVE1_MASK \
+	( \
+		0x07000000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_BLOCK_SIZE_ABOVE1_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_BLOCK_SIZE_ABOVE1_SHIFT \
+	( \
+		24)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_BLOCK_SIZE_ABOVE1_LENGTH \
+	( \
+		3)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_BLOCK_SIZE_ABOVE1_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_BLOCK_SIZE_ABOVE1_SIGNED_FIELD \
+	( \
+	  IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1,
+ * PVDEC_INTRA_PRED_MODE3_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE3_ABOVE1_MASK \
+	( \
+		0x00FC0000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE3_ABOVE1_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE3_ABOVE1_SHIFT \
+	( \
+		18)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE3_ABOVE1_LENGTH \
+	( \
+		6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE3_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE3_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1,
+ * PVDEC_INTRA_PRED_MODE2_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE2_ABOVE1_MASK \
+	( \
+		0x0003F000)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE2_ABOVE1_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE2_ABOVE1_SHIFT \
+	( \
+		12)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE2_ABOVE1_LENGTH \
+	( \
+		6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE2_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE2_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1,
+ * PVDEC_INTRA_PRED_MODE1_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE1_ABOVE1_MASK \
+	( \
+		0x00000FC0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE1_ABOVE1_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE1_ABOVE1_SHIFT \
+	( \
+		6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE1_ABOVE1_LENGTH \
+	( \
+		6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE1_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE1_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1,
+ * PVDEC_INTRA_PRED_MODE0_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE0_ABOVE1_MASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE0_ABOVE1_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE0_ABOVE1_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE0_ABOVE1_LENGTH \
+	( \
+		6)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE0_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_INTRA_BLOCK_PREDICTION_ABOVE1_PVDEC_INTRA_PRED_MODE0_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_OFFSET         (0x0630)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_STRIDE         (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_NO_ENTRIES             (4)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE1, INTER_PRED_BLOCK_SIZE_ABOVE1 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_MASK \
+	( \
+		0x000F0000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_SHIFT             (16)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_LENGTH            (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_DEFAULT           (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_INTER_PRED_BLOCK_SIZE_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE1, REF_INDEX_B_VALID_ABOVE1 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_MASK          (0x00002000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_SHIFT         (13)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_LENGTH                (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_VALID_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE1, REF_INDEX_FIELD_B_ABOVE1 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_MASK          (0x00001000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_SHIFT         (12)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_LENGTH                (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_B_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE1, REF_INDEX_B_ABOVE1 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_MASK                (0x00000F00)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_LSBMASK             (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_SHIFT               (8)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_LENGTH              (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_B_ABOVE1_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE1, REF_INDEX_A_VALID_ABOVE1 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_MASK          (0x00000020)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_SHIFT         (5)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_LENGTH                (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_VALID_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE1, REF_INDEX_FIELD_A_ABOVE1 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_MASK          (0x00000010)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_SHIFT         (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_LENGTH                (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_FIELD_A_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE1, REF_INDEX_A_ABOVE1 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_MASK                (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_LSBMASK             (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_SHIFT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_LENGTH              (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE1_REF_INDEX_A_ABOVE1_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_OFFSET          (0x0700)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_STRIDE          (4)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_NO_ENTRIES              (32)
+
+/* MSVDX_CMDS, MOTION_VECTOR_ABOVE1, MV_Y_ABOVE1 */
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_MASK                (0x0FFFC000)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_LSBMASK             (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_SHIFT               (14)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_LENGTH              (14)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_Y_ABOVE1_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MOTION_VECTOR_ABOVE1, MV_X_ABOVE1 */
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_MASK                (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_LSBMASK             (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_SHIFT               (0)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_LENGTH              (14)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE1_MV_X_ABOVE1_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_OFFSET            (0x0780)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_STRIDE            (4)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_NO_ENTRIES                (32)
+
+/* MSVDX_CMDS, PVDEC_MOTION_VECTOR_ABOVE1, PVDEC_MV_Y_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_Y_ABOVE1_MASK            (0xFFFF0000)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_Y_ABOVE1_LSBMASK         (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_Y_ABOVE1_SHIFT           (16)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_Y_ABOVE1_LENGTH          (16)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_Y_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_Y_ABOVE1_SIGNED_FIELD    (IMG_TRUE)
+
+/* MSVDX_CMDS, PVDEC_MOTION_VECTOR_ABOVE1, PVDEC_MV_X_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_X_ABOVE1_MASK            (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_X_ABOVE1_LSBMASK         (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_X_ABOVE1_SHIFT           (0)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_X_ABOVE1_LENGTH          (16)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_X_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_MOTION_VECTOR_ABOVE1_PVDEC_MV_X_ABOVE1_SIGNED_FIELD    (IMG_TRUE)
+
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_OFFSET         (0x081C)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_STRIDE         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_NO_ENTRIES             (5)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE2, INTRA_PRED_BLOCK_SIZE_ABOVE2 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_MASK \
+	( \
+		0x00070000)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_SHIFT             (16)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_LENGTH            (3)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_DEFAULT           (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_BLOCK_SIZE_ABOVE2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE2, INTRA_PRED_MODE3_ABOVE2 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_MASK           (0x0000F000)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_SHIFT          (12)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_LENGTH         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE3_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE2, INTRA_PRED_MODE2_ABOVE2 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_MASK           (0x00000F00)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_SHIFT          (8)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_LENGTH         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE2_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE2, INTRA_PRED_MODE1_ABOVE2 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_MASK           (0x000000F0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_SHIFT          (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_LENGTH         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE1_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, INTRA_BLOCK_PREDICTION_ABOVE2, INTRA_PRED_MODE0_ABOVE2 */
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_MASK           (0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_SHIFT          (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_LENGTH         (4)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_INTRA_BLOCK_PREDICTION_ABOVE2_INTRA_PRED_MODE0_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_OFFSET         (0x0830)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_STRIDE         (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_NO_ENTRIES             (4)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE2, INTER_PRED_BLOCK_SIZE_ABOVE2 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_MASK \
+	( \
+		0x000F0000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_SHIFT             (16)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_LENGTH            (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_DEFAULT           (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_INTER_PRED_BLOCK_SIZE_ABOVE2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE2, REF_INDEX_B_VALID_ABOVE2 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_MASK          (0x00002000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_SHIFT         (13)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_LENGTH                (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_DEFAULT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_VALID_ABOVE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE2, REF_INDEX_FIELD_B_ABOVE2 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_MASK          (0x00001000)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_SHIFT         (12)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_LENGTH                (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_DEFAULT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_B_ABOVE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE2, REF_INDEX_B_ABOVE2 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_MASK                (0x00000F00)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_LSBMASK             (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_SHIFT               (8)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_LENGTH              (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_DEFAULT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_B_ABOVE2_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE2, REF_INDEX_A_VALID_ABOVE2 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_MASK          (0x00000020)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_SHIFT         (5)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_LENGTH                (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_DEFAULT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_VALID_ABOVE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE2, REF_INDEX_FIELD_A_ABOVE2 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_MASK          (0x00000010)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_SHIFT         (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_LENGTH                (1)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_DEFAULT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_FIELD_A_ABOVE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, INTER_BLOCK_PREDICTION_ABOVE2, REF_INDEX_A_ABOVE2 */
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_MASK                (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_LSBMASK             (0x0000000F)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_SHIFT               (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_LENGTH              (4)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_DEFAULT             (0)
+#define MSVDX_CMDS_INTER_BLOCK_PREDICTION_ABOVE2_REF_INDEX_A_ABOVE2_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_OFFSET          (0x0900)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_STRIDE          (4)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_NO_ENTRIES              (32)
+
+/* MSVDX_CMDS, MOTION_VECTOR_ABOVE2, MV_Y_ABOVE2 */
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_MASK                (0x0FFFC000)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_LSBMASK             (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_SHIFT               (14)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_LENGTH              (14)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_DEFAULT             (0)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_Y_ABOVE2_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MOTION_VECTOR_ABOVE2, MV_X_ABOVE2 */
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_MASK                (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_LSBMASK             (0x00003FFF)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_SHIFT               (0)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_LENGTH              (14)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_DEFAULT             (0)
+#define MSVDX_CMDS_MOTION_VECTOR_ABOVE2_MV_X_ABOVE2_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_OFFSET           (0x0F40)
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_STRIDE           (4)
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_NO_ENTRIES               (16)
+
+/* MSVDX_CMDS, EXTRA_REFERENCE_POC, REFERENCE_PICTURE_ORDER_COUNT */
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_REFERENCE_PICTURE_ORDER_COUNT_MASK               (0xFFFFFFFF)
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_REFERENCE_PICTURE_ORDER_COUNT_LSBMASK            (0xFFFFFFFF)
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_REFERENCE_PICTURE_ORDER_COUNT_SHIFT              (0)
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_REFERENCE_PICTURE_ORDER_COUNT_LENGTH             (32)
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_REFERENCE_PICTURE_ORDER_COUNT_DEFAULT            (0)
+#define MSVDX_CMDS_EXTRA_REFERENCE_POC_REFERENCE_PICTURE_ORDER_COUNT_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_OFFSET          (0x0000)
+
+/* MSVDX_CMDS, DISPLAY_PICTURE_SIZE, DISPLAY_PICTURE_HEIGHT */
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_MASK             (0x00FFF000)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_LSBMASK          (0x00000FFF)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_SHIFT            (12)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_LENGTH           (12)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_DEFAULT          (0)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_HEIGHT_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, DISPLAY_PICTURE_SIZE, DISPLAY_PICTURE_WIDTH */
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_MASK              (0x00000FFF)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_LSBMASK           (0x00000FFF)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_SHIFT             (0)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_LENGTH            (12)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_DEFAULT           (0)
+#define MSVDX_CMDS_DISPLAY_PICTURE_SIZE_DISPLAY_PICTURE_WIDTH_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_OFFSET            (0x00B0)
+
+/* MSVDX_CMDS, PVDEC_DISPLAY_PICTURE_SIZE, PVDEC_DISPLAY_PICTURE_HEIGHT_MIN1 */
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_HEIGHT_MIN1_MASK \
+	( \
+		0xFFFF0000)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_HEIGHT_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_HEIGHT_MIN1_SHIFT           (16)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_HEIGHT_MIN1_LENGTH          (16)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_HEIGHT_MIN1_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_HEIGHT_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_DISPLAY_PICTURE_SIZE, PVDEC_DISPLAY_PICTURE_WIDTH_MIN1 */
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_WIDTH_MIN1_MASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_WIDTH_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_WIDTH_MIN1_SHIFT            (0)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_WIDTH_MIN1_LENGTH           (16)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_WIDTH_MIN1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_DISPLAY_PICTURE_SIZE_PVDEC_DISPLAY_PICTURE_WIDTH_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_OFFSET            (0x0004)
+
+/* MSVDX_CMDS, CODED_PICTURE_SIZE, CODED_PICTURE_HEIGHT */
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_MASK         (0x00FFF000)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_LSBMASK              (0x00000FFF)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_SHIFT                (12)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_LENGTH               (12)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_DEFAULT              (0)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_HEIGHT_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, CODED_PICTURE_SIZE, CODED_PICTURE_WIDTH */
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_MASK          (0x00000FFF)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_LSBMASK               (0x00000FFF)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_SHIFT         (0)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_LENGTH                (12)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_DEFAULT               (0)
+#define MSVDX_CMDS_CODED_PICTURE_SIZE_CODED_PICTURE_WIDTH_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_OFFSET              (0x00B4)
+
+/* MSVDX_CMDS, PVDEC_CODED_PICTURE_SIZE, PVDEC_CODED_PICTURE_HEIGHT_MIN1 */
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_HEIGHT_MIN1_MASK \
+	( \
+		0xFFFF0000)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_HEIGHT_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_HEIGHT_MIN1_SHIFT               (16)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_HEIGHT_MIN1_LENGTH              (16)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_HEIGHT_MIN1_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_HEIGHT_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_CODED_PICTURE_SIZE, PVDEC_CODED_PICTURE_WIDTH_MIN1 */
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_WIDTH_MIN1_MASK         (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_WIDTH_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_WIDTH_MIN1_SHIFT                (0)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_WIDTH_MIN1_LENGTH               (16)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_WIDTH_MIN1_DEFAULT              (0)
+#define MSVDX_CMDS_PVDEC_CODED_PICTURE_SIZE_PVDEC_CODED_PICTURE_WIDTH_MIN1_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_OPERATING_MODE_OFFSET                (0x0008)
+
+/* MSVDX_CMDS, OPERATING_MODE, VDMC_4WAY_CACHE_ENABLE */
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_4WAY_CACHE_ENABLE_MASK           (0x80000000)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_4WAY_CACHE_ENABLE_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_4WAY_CACHE_ENABLE_SHIFT          (31)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_4WAY_CACHE_ENABLE_LENGTH         (1)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_4WAY_CACHE_ENABLE_DEFAULT                (0)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_4WAY_CACHE_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, VDMC_INTRA_CACHE */
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_INTRA_CACHE_MASK         (0x40000000)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_INTRA_CACHE_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_INTRA_CACHE_SHIFT                (30)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_INTRA_CACHE_LENGTH               (1)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_INTRA_CACHE_DEFAULT              (0)
+#define MSVDX_CMDS_OPERATING_MODE_VDMC_INTRA_CACHE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, RPR_ENABLE */
+#define MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_MASK               (0x20000000)
+#define MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_SHIFT              (29)
+#define MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_LENGTH             (1)
+#define MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_DEFAULT            (0)
+#define MSVDX_CMDS_OPERATING_MODE_RPR_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, USE_EXT_ROW_STRIDE */
+#define MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_MASK               (0x10000000)
+#define MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_SHIFT              (28)
+#define MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_LENGTH             (1)
+#define MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_DEFAULT            (0)
+#define MSVDX_CMDS_OPERATING_MODE_USE_EXT_ROW_STRIDE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, CHROMA_INTERLEAVED */
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_MASK               (0x08000000)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_SHIFT              (27)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_LENGTH             (1)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_DEFAULT            (0)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_INTERLEAVED_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, ROW_STRIDE */
+#define MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_MASK               (0x07000000)
+#define MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_LSBMASK            (0x00000007)
+#define MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_SHIFT              (24)
+#define MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_LENGTH             (3)
+#define MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_DEFAULT            (0)
+#define MSVDX_CMDS_OPERATING_MODE_ROW_STRIDE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, CODEC_PROFILE */
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_MASK            (0x00300000)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_LSBMASK         (0x00000003)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_SHIFT           (20)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_LENGTH          (2)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_DEFAULT         (0)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_PROFILE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, CODEC_MODE */
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_MASK               (0x000F0000)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_LSBMASK            (0x0000000F)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_SHIFT              (16)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_LENGTH             (4)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_DEFAULT            (0)
+#define MSVDX_CMDS_OPERATING_MODE_CODEC_MODE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, ASYNC_MODE */
+#define MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_MASK               (0x00006000)
+#define MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_LSBMASK            (0x00000003)
+#define MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_SHIFT              (13)
+#define MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_LENGTH             (2)
+#define MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_DEFAULT            (0)
+#define MSVDX_CMDS_OPERATING_MODE_ASYNC_MODE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, CHROMA_FORMAT */
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_MASK            (0x00001000)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_SHIFT           (12)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_LENGTH          (1)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_DEFAULT         (0)
+#define MSVDX_CMDS_OPERATING_MODE_CHROMA_FORMAT_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, INTERLACED */
+#define MSVDX_CMDS_OPERATING_MODE_INTERLACED_MASK               (0x00000800)
+#define MSVDX_CMDS_OPERATING_MODE_INTERLACED_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_OPERATING_MODE_INTERLACED_SHIFT              (11)
+#define MSVDX_CMDS_OPERATING_MODE_INTERLACED_LENGTH             (1)
+#define MSVDX_CMDS_OPERATING_MODE_INTERLACED_DEFAULT            (0)
+#define MSVDX_CMDS_OPERATING_MODE_INTERLACED_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, OVERLAP */
+#define MSVDX_CMDS_OPERATING_MODE_OVERLAP_MASK          (0x00000400)
+#define MSVDX_CMDS_OPERATING_MODE_OVERLAP_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_OPERATING_MODE_OVERLAP_SHIFT         (10)
+#define MSVDX_CMDS_OPERATING_MODE_OVERLAP_LENGTH                (1)
+#define MSVDX_CMDS_OPERATING_MODE_OVERLAP_DEFAULT               (0)
+#define MSVDX_CMDS_OPERATING_MODE_OVERLAP_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, PIC_CONDOVER */
+#define MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_MASK             (0x00000300)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_LSBMASK          (0x00000003)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_SHIFT            (8)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_LENGTH           (2)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_DEFAULT          (0)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_CONDOVER_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, DEBLOCK_STRENGTH */
+#define MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_MASK         (0x000000E0)
+#define MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_LSBMASK              (0x00000007)
+#define MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_SHIFT                (5)
+#define MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_LENGTH               (3)
+#define MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_DEFAULT              (0)
+#define MSVDX_CMDS_OPERATING_MODE_DEBLOCK_STRENGTH_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, OPERATING_MODE, PIC_QUANT */
+#define MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_MASK                (0x0000001F)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_LSBMASK             (0x0000001F)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_SHIFT               (0)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_LENGTH              (5)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_DEFAULT             (0)
+#define MSVDX_CMDS_OPERATING_MODE_PIC_QUANT_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_OFFSET          (0x00A0)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_VDMC_4WAY_CACHE_ENABLE */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_4WAY_CACHE_ENABLE_MASK               (0x80000000)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_4WAY_CACHE_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_4WAY_CACHE_ENABLE_SHIFT              (31)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_4WAY_CACHE_ENABLE_LENGTH             (1)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_4WAY_CACHE_ENABLE_DEFAULT            (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_4WAY_CACHE_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_VDMC_INTRA_CACHE */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_INTRA_CACHE_MASK             (0x40000000)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_INTRA_CACHE_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_INTRA_CACHE_SHIFT            (30)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_INTRA_CACHE_LENGTH           (1)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_INTRA_CACHE_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_VDMC_INTRA_CACHE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, CTU_SIZE */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_CTU_SIZE_MASK           (0x30000000)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_CTU_SIZE_LSBMASK                (0x00000003)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_CTU_SIZE_SHIFT          (28)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_CTU_SIZE_LENGTH         (2)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_CTU_SIZE_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_CTU_SIZE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_CHROMA_INTERLEAVED */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_INTERLEAVED_MASK           (0x08000000)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_INTERLEAVED_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_INTERLEAVED_SHIFT          (27)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_INTERLEAVED_LENGTH         (1)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_INTERLEAVED_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_INTERLEAVED_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_PIC_PARAMS */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_PIC_PARAMS_MASK           (0x03C00000)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_PIC_PARAMS_LSBMASK                (0x0000000F)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_PIC_PARAMS_SHIFT          (22)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_PIC_PARAMS_LENGTH         (4)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_PIC_PARAMS_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_PIC_PARAMS_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_CODEC_PROFILE */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_PROFILE_MASK                (0x00300000)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_PROFILE_LSBMASK             (0x00000003)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_PROFILE_SHIFT               (20)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_PROFILE_LENGTH              (2)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_PROFILE_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_PROFILE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_CODEC_MODE */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_MODE_MASK           (0x000F0000)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_MODE_LSBMASK                (0x0000000F)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_MODE_SHIFT          (16)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_MODE_LENGTH         (4)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_MODE_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CODEC_MODE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_ASYNC_MODE */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_ASYNC_MODE_MASK           (0x00006000)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_ASYNC_MODE_LSBMASK                (0x00000003)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_ASYNC_MODE_SHIFT          (13)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_ASYNC_MODE_LENGTH         (2)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_ASYNC_MODE_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_ASYNC_MODE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_BIT_DEPTH_CHROMA_MINUS8 */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_CHROMA_MINUS8_MASK              (0x00000700)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_CHROMA_MINUS8_LSBMASK           (0x00000007)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_CHROMA_MINUS8_SHIFT             (8)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_CHROMA_MINUS8_LENGTH            (3)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_CHROMA_MINUS8_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_CHROMA_MINUS8_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_BIT_DEPTH_LUMA_MINUS8 */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_LUMA_MINUS8_MASK                (0x00000070)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_LUMA_MINUS8_LSBMASK             (0x00000007)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_LUMA_MINUS8_SHIFT               (4)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_LUMA_MINUS8_LENGTH              (3)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_LUMA_MINUS8_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_BIT_DEPTH_LUMA_MINUS8_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_MEMORY_PACKING */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_MEMORY_PACKING_MASK               (0x00000008)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_MEMORY_PACKING_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_MEMORY_PACKING_SHIFT              (3)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_MEMORY_PACKING_LENGTH             (1)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_MEMORY_PACKING_DEFAULT            (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_MEMORY_PACKING_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_OPERATING_MODE, PVDEC_CHROMA_FORMAT_IDC */
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_FORMAT_IDC_MASK            (0x00000003)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_FORMAT_IDC_LSBMASK         (0x00000003)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_FORMAT_IDC_SHIFT           (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_FORMAT_IDC_LENGTH          (2)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_FORMAT_IDC_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_OPERATING_MODE_PVDEC_CHROMA_FORMAT_IDC_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CMDS_EXT_OP_MODE_OFFSET           (0x01A8)
+
+/* MSVDX_CMDS, EXT_OP_MODE, BIT_DEPTH_CHROMA_MINUS8 */
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_MASK             (0x00003000)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_LSBMASK          (0x00000003)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_SHIFT            (12)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_LENGTH           (2)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_DEFAULT          (0)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_CHROMA_MINUS8_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, EXT_OP_MODE, BIT_DEPTH_LUMA_MINUS8 */
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_MASK               (0x00000300)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_LSBMASK            (0x00000003)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_SHIFT              (8)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_LENGTH             (2)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_DEFAULT            (0)
+#define MSVDX_CMDS_EXT_OP_MODE_BIT_DEPTH_LUMA_MINUS8_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, EXT_OP_MODE, CONFORM_MBAFF_422_CONSTR_IPRED */
+#define MSVDX_CMDS_EXT_OP_MODE_CONFORM_MBAFF_422_CONSTR_IPRED_MASK              (0x00000080)
+#define MSVDX_CMDS_EXT_OP_MODE_CONFORM_MBAFF_422_CONSTR_IPRED_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_EXT_OP_MODE_CONFORM_MBAFF_422_CONSTR_IPRED_SHIFT             (7)
+#define MSVDX_CMDS_EXT_OP_MODE_CONFORM_MBAFF_422_CONSTR_IPRED_LENGTH            (1)
+#define MSVDX_CMDS_EXT_OP_MODE_CONFORM_MBAFF_422_CONSTR_IPRED_DEFAULT           (0)
+#define MSVDX_CMDS_EXT_OP_MODE_CONFORM_MBAFF_422_CONSTR_IPRED_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, EXT_OP_MODE, MEMORY_PACKING */
+#define MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_MASK              (0x00000008)
+#define MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_SHIFT             (3)
+#define MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_LENGTH            (1)
+#define MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_DEFAULT           (0)
+#define MSVDX_CMDS_EXT_OP_MODE_MEMORY_PACKING_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, EXT_OP_MODE, CHROMA_FORMAT_IDC */
+#define MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_MASK           (0x00000003)
+#define MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_LSBMASK                (0x00000003)
+#define MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_SHIFT          (0)
+#define MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_LENGTH         (2)
+#define MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_DEFAULT                (0)
+#define MSVDX_CMDS_EXT_OP_MODE_CHROMA_FORMAT_IDC_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_OFFSET             (0x000C)
+
+/*
+ * MSVDX_CMDS, LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES,
+ * LUMA_RECON_BASE_ADDR
+ */
+#define MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_MASK \
+	( \
+		0xFFFFFFC0)
+#define MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_SHIFT         (6)
+#define MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_LENGTH \
+	( \
+		26)
+#define MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_LUMA_RECON_BASE_ADDR_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_OFFSET           (0x0010)
+
+/*
+ * MSVDX_CMDS, CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES,
+ * CHROMA_RECON_BASE_ADDR
+ */
+#define MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_MASK \
+	( \
+		0xFFFFFFC0)
+#define MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_SHIFT \
+	( \
+		6)
+#define MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_LENGTH \
+	( \
+		26)
+#define MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA_RECON_BASE_ADDR_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_OFFSET          (0x01B0)
+
+/*
+ * MSVDX_CMDS, CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES,
+ * CHROMA2_RECON_BASE_ADDR
+ */
+#define MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_MASK \
+	( \
+		0xFFFFFFC0)
+#define MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_SHIFT \
+	( \
+		6)
+#define MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_LENGTH \
+	( \
+		26)
+#define MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_CMDS_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES_CHROMA2_RECON_BASE_ADDR_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_OFFSET              (0x01C4)
+
+/*
+ * MSVDX_CMDS, CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS,
+ * CHROMA2_ALT_BASE_ADDR
+ */
+#define MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_MASK \
+	( \
+		0xFFFFFFC0)
+#define MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_SHIFT         (6)
+#define MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_LENGTH \
+	( \
+		26)
+#define MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS_CHROMA2_ALT_BASE_ADDR_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_OFFSET         (0x0014)
+
+/* MSVDX_CMDS, AUX_MSB_BUFFER_BASE_ADDRESSES, AUX_MSB_BUFFER_BASE_ADDR */
+#define MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_MASK          (0xFFFFFFC0)
+#define MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_SHIFT         (6)
+#define MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_LENGTH                (26)
+#define MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_DEFAULT               (0)
+#define MSVDX_CMDS_AUX_MSB_BUFFER_BASE_ADDRESSES_AUX_MSB_BUFFER_BASE_ADDR_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_OFFSET             (0x0018)
+
+/* MSVDX_CMDS, INTRA_BUFFER_BASE_ADDRESS, INTRA_BASE_ADDR */
+#define MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_MASK               (0xFFFFFFC0)
+#define MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_LSBMASK            (0x03FFFFFF)
+#define MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_SHIFT              (6)
+#define MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_LENGTH             (26)
+#define MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_DEFAULT            (0)
+#define MSVDX_CMDS_INTRA_BUFFER_BASE_ADDRESS_INTRA_BASE_ADDR_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_OFFSET                (0x001C)
+
+/* MSVDX_CMDS, MC_CACHE_CONFIGURATION, CONFIG_REF_CHROMA_ADJUST */
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_CHROMA_ADJUST_MASK         (0x01000000)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_CHROMA_ADJUST_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_CHROMA_ADJUST_SHIFT                (24)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_CHROMA_ADJUST_LENGTH               (1)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_CHROMA_ADJUST_DEFAULT              (0)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_CHROMA_ADJUST_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MC_CACHE_CONFIGURATION, CONFIG_REF_OFFSET */
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_MASK                (0x00FFF000)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_LSBMASK             (0x00000FFF)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_SHIFT               (12)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_LENGTH              (12)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_DEFAULT             (0)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_REF_OFFSET_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MC_CACHE_CONFIGURATION, CONFIG_ROW_OFFSET */
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_MASK                (0x0000003F)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_SHIFT               (0)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_LENGTH              (6)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_DEFAULT             (0)
+#define MSVDX_CMDS_MC_CACHE_CONFIGURATION_CONFIG_ROW_OFFSET_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_OFFSET          (0x0020)
+
+/* MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_PARAMETER, VC1_LUMSHIFT2 */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_MASK              (0x00FC0000)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_SHIFT             (18)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_LENGTH            (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_DEFAULT           (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT2_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_PARAMETER, VC1_LUMSCALE2 */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_MASK              (0x0003F000)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_SHIFT             (12)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_LENGTH            (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_DEFAULT           (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE2_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_PARAMETER, VC1_LUMSHIFT1 */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_MASK              (0x00000FC0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_SHIFT             (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_LENGTH            (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_DEFAULT           (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSHIFT1_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_PARAMETER, VC1_LUMSCALE1 */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_MASK              (0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_SHIFT             (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_LENGTH            (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_DEFAULT           (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PARAMETER_VC1_LUMSCALE1_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_OFFSET           (0x0034)
+
+/* MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_BACKWARD, VC1_LUMSHIFT_PREV */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_MASK           (0x00FC0000)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_SHIFT          (18)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_LENGTH         (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_DEFAULT                (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_PREV_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_BACKWARD, VC1_LUMSCALE_PREV */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_MASK           (0x0003F000)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_SHIFT          (12)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_LENGTH         (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_DEFAULT                (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_PREV_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_BACKWARD, VC1_LUMSHIFT_BACK */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_MASK           (0x00000FC0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_SHIFT          (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_LENGTH         (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_DEFAULT                (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSHIFT_BACK_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_BACKWARD, VC1_LUMSCALE_BACK */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_MASK           (0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_SHIFT          (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_LENGTH         (6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_DEFAULT                (0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_BACKWARD_VC1_LUMSCALE_BACK_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_OFFSET            (0x0038)
+
+/*
+ * MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM,
+ * VC1_LUMSHIFT_PREV_BOT
+ */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_MASK \
+	( \
+		0x00000FC0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_SHIFT \
+	( \
+		6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_LENGTH \
+	( \
+		6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSHIFT_PREV_BOT_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM,
+ * VC1_LUMSCALE_PREV_BOT
+ */
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_MASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_LENGTH \
+	( \
+		6)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VC1_INTENSITY_COMPENSATION_PREVIOUS_BOTTOM_VC1_LUMSCALE_PREV_BOT_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_OFFSET              (0x0024)
+
+/* MSVDX_CMDS, H264_WEIGHTED_FACTOR_DENOMINATOR, C_LOG2_WEIGHT_DENOM */
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_MASK            (0x00000070)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_LSBMASK         (0x00000007)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_SHIFT           (4)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_LENGTH          (3)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_DEFAULT         (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_C_LOG2_WEIGHT_DENOM_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_WEIGHTED_FACTOR_DENOMINATOR, Y_LOG2_WEIGHT_DENOM */
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_MASK            (0x00000007)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_LSBMASK         (0x00000007)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_SHIFT           (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_LENGTH          (3)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_DEFAULT         (0)
+#define MSVDX_CMDS_H264_WEIGHTED_FACTOR_DENOMINATOR_Y_LOG2_WEIGHT_DENOM_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_OFFSET           (0x0028)
+
+/* MSVDX_CMDS, VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS, LUMA_RANGE_BASE_ADDR */
+#define MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_MASK \
+	( \
+		0xFFFFFFC0)
+#define MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_SHIFT               (6)
+#define MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_LENGTH              (26)
+#define MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_DEFAULT             (0)
+#define MSVDX_CMDS_VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS_LUMA_RANGE_BASE_ADDR_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_OFFSET         (0x002C)
+
+/* MSVDX_CMDS, VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS, CHROMA_RANGE_BASE_ADDR */
+#define MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_MASK \
+	( \
+		0xFFFFFFC0)
+#define MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_SHIFT           (6)
+#define MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_LENGTH          (26)
+#define MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_DEFAULT         (0)
+#define MSVDX_CMDS_VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS_CHROMA_RANGE_BASE_ADDR_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_OFFSET               (0x0030)
+
+/* MSVDX_CMDS, VC1_RANGE_MAPPING_FLAGS, CHROMA_RANGE_MAP_FLAG */
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_MASK           (0x00000080)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_SHIFT          (7)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_LENGTH         (1)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_DEFAULT                (0)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_FLAG_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_RANGE_MAPPING_FLAGS, CHROMA_RANGE_MAP */
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_MASK                (0x00000070)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_LSBMASK             (0x00000007)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_SHIFT               (4)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_LENGTH              (3)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_DEFAULT             (0)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_CHROMA_RANGE_MAP_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_RANGE_MAPPING_FLAGS, LUMA_RANGE_MAP_FLAG */
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_MASK             (0x00000008)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_SHIFT            (3)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_LENGTH           (1)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_FLAG_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_RANGE_MAPPING_FLAGS, LUMA_RANGE_MAP */
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_MASK          (0x00000007)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_LSBMASK               (0x00000007)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_SHIFT         (0)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_LENGTH                (3)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_DEFAULT               (0)
+#define MSVDX_CMDS_VC1_RANGE_MAPPING_FLAGS_LUMA_RANGE_MAP_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_OFFSET           (0x003C)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, EXT_ROT_ROW_STRIDE */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_MASK          (0xFFC00000)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_LSBMASK \
+	( \
+		0x000003FF)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_SHIFT         (22)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_LENGTH                (10)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_DEFAULT               (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, EXT_ROT_ROW_STRIDE_MSBS */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_MSBS_MASK \
+	( \
+		0x001C0000)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_MSBS_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_MSBS_SHIFT            (18)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_MSBS_LENGTH           (3)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_MSBS_DEFAULT          (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_EXT_ROT_ROW_STRIDE_MSBS_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, ALT_PIC_COMPRESSED */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PIC_COMPRESSED_MASK          (0x00001000)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PIC_COMPRESSED_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PIC_COMPRESSED_SHIFT         (12)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PIC_COMPRESSED_LENGTH                (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PIC_COMPRESSED_DEFAULT               (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PIC_COMPRESSED_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, PACKED_422_OUTPUT */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_MASK           (0x00000800)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_SHIFT          (11)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_LENGTH         (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_DEFAULT                (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_PACKED_422_OUTPUT_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, USE_AUX_LINE_BUF */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_MASK            (0x00000400)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_SHIFT           (10)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_LENGTH          (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_DEFAULT         (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_AUX_LINE_BUF_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, SCALE_INPUT_SIZE_SEL */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_MASK \
+	( \
+		0x00000200)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_SHIFT               (9)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_LENGTH              (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_DEFAULT             (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_INPUT_SIZE_SEL_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, USE_EXT_ROT_ROW_STRIDE */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_MASK \
+	( \
+		0x00000100)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_SHIFT             (8)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_LENGTH            (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_DEFAULT           (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_USE_EXT_ROT_ROW_STRIDE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, SCALE_ENABLE */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_MASK                (0x00000080)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_SHIFT               (7)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_LENGTH              (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_DEFAULT             (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_SCALE_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, ROTATION_ROW_STRIDE */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_MASK         (0x00000070)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_SHIFT                (4)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_LENGTH               (3)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_DEFAULT              (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_ROW_STRIDE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, ALT_PICTURE_ENABLE */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_MASK          (0x00000008)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_SHIFT         (3)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_LENGTH                (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_DEFAULT               (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ALT_PICTURE_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, RECON_WRITE_DISABLE */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_MASK         (0x00000004)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_SHIFT                (2)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_LENGTH               (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_DEFAULT              (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_RECON_WRITE_DISABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_PICTURE_ROTATION, ROTATION_MODE */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_MASK               (0x00000003)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_LSBMASK            (0x00000003)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_SHIFT              (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_LENGTH             (2)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_DEFAULT            (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_PICTURE_ROTATION_ROTATION_MODE_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_OFFSET           (0x0040)
+
+/* MSVDX_CMDS, EXTENDED_ROW_STRIDE, RPR_ROW_STRIDE */
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_MASK              (0xFFC00000)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_LSBMASK           (0x000003FF)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_SHIFT             (22)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_LENGTH            (10)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_DEFAULT           (0)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_RPR_ROW_STRIDE_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, EXTENDED_ROW_STRIDE, EXT_ROW_STRIDE */
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_MASK              (0x0003FFC0)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_LSBMASK           (0x00000FFF)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_SHIFT             (6)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_LENGTH            (12)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_DEFAULT           (0)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_EXT_ROW_STRIDE_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, EXTENDED_ROW_STRIDE, REF_PIC_COMPRESSED */
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_COMPRESSED_MASK          (0x00000002)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_COMPRESSED_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_COMPRESSED_SHIFT         (1)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_COMPRESSED_LENGTH                (1)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_COMPRESSED_DEFAULT               (0)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_COMPRESSED_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, EXTENDED_ROW_STRIDE, REF_PIC_MMU_TILED */
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_MMU_TILED_MASK           (0x00000001)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_MMU_TILED_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_MMU_TILED_SHIFT          (0)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_MMU_TILED_LENGTH         (1)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_MMU_TILED_DEFAULT                (0)
+#define MSVDX_CMDS_EXTENDED_ROW_STRIDE_REF_PIC_MMU_TILED_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_OFFSET             (0x01AC)
+
+/* MSVDX_CMDS, CHROMA_ROW_STRIDE, ALT_CHROMA_ROW_STRIDE */
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_MASK         (0xFFC00000)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_LSBMASK              (0x000003FF)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_SHIFT                (22)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_LENGTH               (10)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_DEFAULT              (0)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, CHROMA_ROW_STRIDE, ALT_CHROMA_ROW_STRIDE_MSBS */
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_MSBS_MASK            (0x001C0000)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_MSBS_LSBMASK         (0x00000007)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_MSBS_SHIFT           (18)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_MSBS_LENGTH          (3)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_MSBS_DEFAULT         (0)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_ALT_CHROMA_ROW_STRIDE_MSBS_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, CHROMA_ROW_STRIDE, CHROMA_ROW_STRIDE */
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_MASK             (0x0003FFC0)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_LSBMASK          (0x00000FFF)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_SHIFT            (6)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_LENGTH           (12)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_DEFAULT          (0)
+#define MSVDX_CMDS_CHROMA_ROW_STRIDE_CHROMA_ROW_STRIDE_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_OFFSET              (0x004C)
+
+/* MSVDX_CMDS, RPR_PICTURE_SIZE, RPR_INDEX */
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_MASK              (0xF0000000)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_LSBMASK           (0x0000000F)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_SHIFT             (28)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_LENGTH            (4)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_DEFAULT           (0)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_INDEX_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, RPR_PICTURE_SIZE, RPR_PICTURE_HEIGHT */
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_MASK             (0x00FFF000)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_LSBMASK          (0x00000FFF)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_SHIFT            (12)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_LENGTH           (12)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_DEFAULT          (0)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_HEIGHT_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, RPR_PICTURE_SIZE, RPR_PICTURE_WIDTH */
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_MASK              (0x00000FFF)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_LSBMASK           (0x00000FFF)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_SHIFT             (0)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_LENGTH            (12)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_DEFAULT           (0)
+#define MSVDX_CMDS_RPR_PICTURE_SIZE_RPR_PICTURE_WIDTH_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_OFFSET           (0x0050)
+
+/* MSVDX_CMDS, SCALED_DISPLAY_SIZE, SCALE_DISPLAY_HEIGHT */
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_MASK                (0x00FFF000)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_LSBMASK             (0x00000FFF)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_SHIFT               (12)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_LENGTH              (12)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_DEFAULT             (0)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_HEIGHT_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, SCALED_DISPLAY_SIZE, SCALE_DISPLAY_WIDTH */
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_MASK         (0x00000FFF)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_LSBMASK              (0x00000FFF)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_SHIFT                (0)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_LENGTH               (12)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_DEFAULT              (0)
+#define MSVDX_CMDS_SCALED_DISPLAY_SIZE_SCALE_DISPLAY_WIDTH_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_OFFSET             (0x00B8)
+
+/* MSVDX_CMDS, PVDEC_SCALED_DISPLAY_SIZE, PVDEC_SCALE_DISPLAY_HEIGHT */
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_HEIGHT_MASK            (0xFFFF0000)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_HEIGHT_LSBMASK         (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_HEIGHT_SHIFT           (16)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_HEIGHT_LENGTH          (16)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_HEIGHT_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_HEIGHT_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_SCALED_DISPLAY_SIZE, PVDEC_SCALE_DISPLAY_WIDTH */
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_WIDTH_MASK             (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_WIDTH_LSBMASK          (0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_WIDTH_SHIFT            (0)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_WIDTH_LENGTH           (16)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_WIDTH_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_SCALED_DISPLAY_SIZE_PVDEC_SCALE_DISPLAY_WIDTH_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_OFFSET              (0x0054)
+
+/* MSVDX_CMDS, HORIZONTAL_SCALE_CONTROL, HORIZONTAL_INITIAL_POS */
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_MASK         (0xFFFF0000)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_LSBMASK              (0x0000FFFF)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_SHIFT                (16)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_LENGTH               (16)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_DEFAULT              (0)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_INITIAL_POS_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, HORIZONTAL_SCALE_CONTROL, HORIZONTAL_SCALE_PITCH */
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_MASK         (0x0000FFFF)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_LSBMASK              (0x0000FFFF)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_SHIFT                (0)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_LENGTH               (16)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_DEFAULT              (0)
+#define MSVDX_CMDS_HORIZONTAL_SCALE_CONTROL_HORIZONTAL_SCALE_PITCH_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_OFFSET                (0x0058)
+
+/* MSVDX_CMDS, VERTICAL_SCALE_CONTROL, VERTICAL_INITIAL_POS */
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_MASK             (0xFFFF0000)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_LSBMASK          (0x0000FFFF)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_SHIFT            (16)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_LENGTH           (16)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_DEFAULT          (0)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_INITIAL_POS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VERTICAL_SCALE_CONTROL, VERTICAL_SCALE_PITCH */
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_MASK             (0x0000FFFF)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_LSBMASK          (0x0000FFFF)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_SHIFT            (0)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_LENGTH           (16)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_DEFAULT          (0)
+#define MSVDX_CMDS_VERTICAL_SCALE_CONTROL_VERTICAL_SCALE_PITCH_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_OFFSET            (0x01B4)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, ALT_BIT_DEPTH_CHROMA_MINUS8 */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_MASK          (0x00007000)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_SHIFT         (12)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_LENGTH                (3)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_DEFAULT               (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_CHROMA_MINUS8_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, ALT_BIT_DEPTH_LUMA_MINUS8 */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_MASK            (0x00000700)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_LSBMASK         (0x00000007)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_SHIFT           (8)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_LENGTH          (3)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_DEFAULT         (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_BIT_DEPTH_LUMA_MINUS8_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, SCALE_LUMA_BIFILTER_HORIZ */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_MASK            (0x00000080)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_SHIFT           (7)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_LENGTH          (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_DEFAULT         (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_HORIZ_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, SCALE_LUMA_BIFILTER_VERT */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_MASK             (0x00000040)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_SHIFT            (6)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_LENGTH           (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_DEFAULT          (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_LUMA_BIFILTER_VERT_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, SCALE_CHROMA_BIFILTER_HORIZ */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_MASK          (0x00000020)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_SHIFT         (5)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_LENGTH                (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_DEFAULT               (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_HORIZ_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, SCALE_CHROMA_BIFILTER_VERT */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_MASK           (0x00000010)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_SHIFT          (4)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_LENGTH         (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_DEFAULT                (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_BIFILTER_VERT_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, ALT_MEMORY_PACKING */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_MASK           (0x00000008)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_SHIFT          (3)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_LENGTH         (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_DEFAULT                (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_MEMORY_PACKING_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, SCALE_CHROMA_RESAMP_ONLY */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_MASK             (0x00000004)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_SHIFT            (2)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_LENGTH           (1)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_DEFAULT          (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_SCALE_CHROMA_RESAMP_ONLY_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, ALTERNATIVE_OUTPUT_CONTROL, ALT_OUTPUT_FORMAT */
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_MASK            (0x00000003)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_LSBMASK         (0x00000003)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_SHIFT           (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_LENGTH          (2)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_DEFAULT         (0)
+#define MSVDX_CMDS_ALTERNATIVE_OUTPUT_CONTROL_ALT_OUTPUT_FORMAT_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_OFFSET             (0x01B8)
+
+/* MSVDX_CMDS, SCALE_OUTPUT_SIZE, SCALE_OUTPUT_HEIGHT_MIN1 */
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_MASK              (0xFFFF0000)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_LSBMASK           (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_SHIFT             (16)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_LENGTH            (16)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_DEFAULT           (0)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_HEIGHT_MIN1_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, SCALE_OUTPUT_SIZE, SCALE_OUTPUT_WIDTH_MIN1 */
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_MASK               (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_LSBMASK            (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_SHIFT              (0)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_LENGTH             (16)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_DEFAULT            (0)
+#define MSVDX_CMDS_SCALE_OUTPUT_SIZE_SCALE_OUTPUT_WIDTH_MIN1_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_OFFSET               (0x01BC)
+
+/* MSVDX_CMDS, SCALE_HORIZONTAL_CHROMA, CHROMA_HORIZONTAL_INITIAL */
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_MASK               (0xFFFF0000)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_LSBMASK            (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_SHIFT              (16)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_LENGTH             (16)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_DEFAULT            (0)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_INITIAL_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, SCALE_HORIZONTAL_CHROMA, CHROMA_HORIZONTAL_PITCH */
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_MASK         (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_LSBMASK              (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_SHIFT                (0)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_LENGTH               (16)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_DEFAULT              (0)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_CHROMA_HORIZONTAL_PITCH_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_OFFSET         (0x01C0)
+
+/* MSVDX_CMDS, SCALE_VERTICAL_CHROMA, CHROMA_VERTICAL_INITIAL */
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_MASK           (0xFFFF0000)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_LSBMASK                (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_SHIFT          (16)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_LENGTH         (16)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_DEFAULT                (0)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_INITIAL_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, SCALE_VERTICAL_CHROMA, CHROMA_VERTICAL_PITCH */
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_MASK             (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_LSBMASK          (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_SHIFT            (0)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_LENGTH           (16)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_DEFAULT          (0)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_CHROMA_VERTICAL_PITCH_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_VP6_FILTER_SELECT_OFFSET             (0x005C)
+
+/* MSVDX_CMDS, VP6_FILTER_SELECT, VP6_USE_LOOPFILTER */
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_MASK            (0x00200000)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_SHIFT           (21)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_LENGTH          (1)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_DEFAULT         (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_USE_LOOPFILTER_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, VP6_FILTER_SELECT, VP6_1_FLAG */
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_MASK            (0x00100000)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_SHIFT           (20)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_LENGTH          (1)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_DEFAULT         (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_VP6_1_FLAG_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, VP6_FILTER_SELECT, DCT_Q_MASK */
+#define MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_MASK            (0x000FC000)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_LSBMASK         (0x0000003F)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_SHIFT           (14)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_LENGTH          (6)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_DEFAULT         (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_DCT_Q_MASK_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, VP6_FILTER_SELECT, AUTO_SELECT_PM_FLAG */
+#define MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_MASK           (0x00002000)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_SHIFT          (13)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_LENGTH         (1)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_DEFAULT                (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_AUTO_SELECT_PM_FLAG_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, VP6_FILTER_SELECT, PRED_FILT_VAR_THRESH */
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_MASK          (0x00001F00)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_LSBMASK               (0x0000001F)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_SHIFT         (8)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_LENGTH                (5)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_DEFAULT               (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_VAR_THRESH_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, VP6_FILTER_SELECT, PRED_FILT_MV_SIZE_THRESH */
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_MASK              (0x000000E0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_LSBMASK           (0x00000007)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_SHIFT             (5)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_LENGTH            (3)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_DEFAULT           (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILT_MV_SIZE_THRESH_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP6_FILTER_SELECT, BICUBIC_BILINEAR_FILT_FLAG */
+#define MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_MASK            (0x00000010)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_SHIFT           (4)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_LENGTH          (1)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_DEFAULT         (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_BICUBIC_BILINEAR_FILT_FLAG_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, VP6_FILTER_SELECT, PRED_FILTER_ALPHA */
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_MASK             (0x0000000F)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_LSBMASK          (0x0000000F)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_SHIFT            (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_LENGTH           (4)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_DEFAULT          (0)
+#define MSVDX_CMDS_VP6_FILTER_SELECT_PRED_FILTER_ALPHA_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_OFFSET         (0x00A4)
+
+/* MSVDX_CMDS, HEVC_CHROMA_QP_OFFSET, PIC_CR_QP_OFFSET */
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CR_QP_OFFSET_MASK          (0x00001F00)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CR_QP_OFFSET_LSBMASK               (0x0000001F)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CR_QP_OFFSET_SHIFT         (8)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CR_QP_OFFSET_LENGTH                (5)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CR_QP_OFFSET_DEFAULT               (0)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CR_QP_OFFSET_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_CHROMA_QP_OFFSET, PIC_CB_QP_OFFSET */
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CB_QP_OFFSET_MASK          (0x0000001F)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CB_QP_OFFSET_LSBMASK               (0x0000001F)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CB_QP_OFFSET_SHIFT         (0)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CB_QP_OFFSET_LENGTH                (5)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CB_QP_OFFSET_DEFAULT               (0)
+#define MSVDX_CMDS_HEVC_CHROMA_QP_OFFSET_PIC_CB_QP_OFFSET_SIGNED_FIELD  (IMG_TRUE)
+
+#define MSVDX_CMDS_RPR_AX_INITIAL_OFFSET                (0x0180)
+
+/* MSVDX_CMDS, RPR_AX_INITIAL, AX_INITIAL */
+#define MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_MASK               (0x001FFFFF)
+#define MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_LSBMASK            (0x001FFFFF)
+#define MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_SHIFT              (0)
+#define MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_LENGTH             (21)
+#define MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_DEFAULT            (0)
+#define MSVDX_CMDS_RPR_AX_INITIAL_AX_INITIAL_SIGNED_FIELD       (IMG_TRUE)
+
+#define MSVDX_CMDS_RPR_AX_INCREMENT_OFFSET              (0x0184)
+
+/* MSVDX_CMDS, RPR_AX_INCREMENT, AX_INCREMENT */
+#define MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_MASK           (0x003FFFFF)
+#define MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_LSBMASK                (0x003FFFFF)
+#define MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_SHIFT          (0)
+#define MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_LENGTH         (22)
+#define MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_DEFAULT                (0)
+#define MSVDX_CMDS_RPR_AX_INCREMENT_AX_INCREMENT_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_RPR_AY_INITIAL_OFFSET                (0x0188)
+
+/* MSVDX_CMDS, RPR_AY_INITIAL, AY_INITIAL */
+#define MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_MASK               (0x001FFFFF)
+#define MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_LSBMASK            (0x001FFFFF)
+#define MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_SHIFT              (0)
+#define MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_LENGTH             (21)
+#define MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_DEFAULT            (0)
+#define MSVDX_CMDS_RPR_AY_INITIAL_AY_INITIAL_SIGNED_FIELD       (IMG_TRUE)
+
+#define MSVDX_CMDS_RPR_AY_INCREMENT_OFFSET              (0x018C)
+
+/* MSVDX_CMDS, RPR_AY_INCREMENT, AY_INCREMENT */
+#define MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_MASK           (0x003FFFFF)
+#define MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_LSBMASK                (0x003FFFFF)
+#define MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_SHIFT          (0)
+#define MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_LENGTH         (22)
+#define MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_DEFAULT                (0)
+#define MSVDX_CMDS_RPR_AY_INCREMENT_AY_INCREMENT_SIGNED_FIELD   (IMG_TRUE)
+
+#define MSVDX_CMDS_SCALE_LUMA_POS_OFFSET                (0x0190)
+
+/* MSVDX_CMDS, SCALE_LUMA_POS, SCALE_V_LUMA_POS */
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_MASK         (0xFFFF0000)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_LSBMASK              (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_SHIFT                (16)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_LENGTH               (16)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_DEFAULT              (0)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_V_LUMA_POS_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, SCALE_LUMA_POS, SCALE_H_LUMA_POS */
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_MASK         (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_LSBMASK              (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_SHIFT                (0)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_LENGTH               (16)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_DEFAULT              (0)
+#define MSVDX_CMDS_SCALE_LUMA_POS_SCALE_H_LUMA_POS_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_OFFSET           (0x0194)
+
+/* MSVDX_CMDS, SCALE_HORIZONTAL_LUMA_ACCUM, SCALE_H_LUMA_ACCUM */
+#define MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_MASK          (0x1FFFFFFF)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_LSBMASK               (0x1FFFFFFF)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_SHIFT         (0)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_LENGTH                (29)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_DEFAULT               (0)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_LUMA_ACCUM_SCALE_H_LUMA_ACCUM_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_OFFSET             (0x0198)
+
+/* MSVDX_CMDS, SCALE_VERTICAL_LUMA_ACCUM, SCALE_V_LUMA_ACCUM */
+#define MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_MASK            (0x1FFFFFFF)
+#define MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_LSBMASK         (0x1FFFFFFF)
+#define MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_SHIFT           (0)
+#define MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_LENGTH          (29)
+#define MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_DEFAULT         (0)
+#define MSVDX_CMDS_SCALE_VERTICAL_LUMA_ACCUM_SCALE_V_LUMA_ACCUM_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALE_CHROMA_POS_OFFSET              (0x019C)
+
+/* MSVDX_CMDS, SCALE_CHROMA_POS, SCALE_V_CHROMA_POS */
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_MASK             (0xFFFF0000)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_LSBMASK          (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_SHIFT            (16)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_LENGTH           (16)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_DEFAULT          (0)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_V_CHROMA_POS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, SCALE_CHROMA_POS, SCALE_H_CHROMA_POS */
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_MASK             (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_LSBMASK          (0x0000FFFF)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_SHIFT            (0)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_LENGTH           (16)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_DEFAULT          (0)
+#define MSVDX_CMDS_SCALE_CHROMA_POS_SCALE_H_CHROMA_POS_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_OFFSET         (0x01A0)
+
+/* MSVDX_CMDS, SCALE_HORIZONTAL_CHROMA_ACCUM, SCALE_H_CHROMA_ACCUM */
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_MASK              (0x1FFFFFFF)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_LSBMASK           (0x1FFFFFFF)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_SHIFT             (0)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_LENGTH            (29)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_DEFAULT           (0)
+#define MSVDX_CMDS_SCALE_HORIZONTAL_CHROMA_ACCUM_SCALE_H_CHROMA_ACCUM_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_OFFSET           (0x01A4)
+
+/* MSVDX_CMDS, SCALE_VERTICAL_CHROMA_ACCUM, SCALE_V_CHROMA_ACCUM */
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_MASK                (0x1FFFFFFF)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_LSBMASK             (0x1FFFFFFF)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_SHIFT               (0)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_LENGTH              (29)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_DEFAULT             (0)
+#define MSVDX_CMDS_SCALE_VERTICAL_CHROMA_ACCUM_SCALE_V_CHROMA_ACCUM_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_OFFSET              (0x01E8)
+
+/* MSVDX_CMDS, MULTICORE_OPERATING_MODE, STALL_ON_ROW_COUNT */
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_MASK             (0x80000000)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_SHIFT            (31)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_LENGTH           (1)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_DEFAULT          (0)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_STALL_ON_ROW_COUNT_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, MULTICORE_OPERATING_MODE, FENCE_AT_END_OF_ROW */
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_MASK            (0x40000000)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_SHIFT           (30)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_LENGTH          (1)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_DEFAULT         (0)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_FENCE_AT_END_OF_ROW_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MULTICORE_OPERATING_MODE, SYNC_CORE_ORDINAL */
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_MASK              (0x03000000)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_LSBMASK           (0x00000003)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_SHIFT             (24)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_LENGTH            (2)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_DEFAULT           (0)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_SYNC_CORE_ORDINAL_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, MULTICORE_OPERATING_MODE, PICTURE_NUMBER_SYNC */
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_MASK            (0x00F00000)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_LSBMASK         (0x0000000F)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_SHIFT           (20)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_LENGTH          (4)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_DEFAULT         (0)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_SYNC_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MULTICORE_OPERATING_MODE, PICTURE_NUMBER_CURR */
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_MASK            (0x000F0000)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_LSBMASK         (0x0000000F)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_SHIFT           (16)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_LENGTH          (4)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_DEFAULT         (0)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_PICTURE_NUMBER_CURR_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MULTICORE_OPERATING_MODE, MBLK_ROW_OFFSET */
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_MASK                (0x000000FF)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_LSBMASK             (0x000000FF)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_SHIFT               (0)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_LENGTH              (8)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_DEFAULT             (0)
+#define MSVDX_CMDS_MULTICORE_OPERATING_MODE_MBLK_ROW_OFFSET_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_OFFSET          (0x01EC)
+
+/* MSVDX_CMDS, AUX_LINE_BUFFER_BASE_ADDRESS, AUX_LINE_BUF_BASE_ADDR */
+#define MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_MASK             (0xFFFFFFC0)
+#define MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_LSBMASK          (0x03FFFFFF)
+#define MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_SHIFT            (6)
+#define MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_LENGTH           (26)
+#define MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_DEFAULT          (0)
+#define MSVDX_CMDS_AUX_LINE_BUFFER_BASE_ADDRESS_AUX_LINE_BUF_BASE_ADDR_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_OFFSET               (0x01F0)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_CONTROL, VP8_MODE_REF_LF_DELTA_ENABLED */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_MASK           (0x00000008)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_SHIFT          (3)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_LENGTH         (1)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_DEFAULT                (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_MODE_REF_LF_DELTA_ENABLED_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_CONTROL, VP8_SHARPNESS_LEVEL */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_MASK             (0x00000007)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_LSBMASK          (0x00000007)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_SHIFT            (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_LENGTH           (3)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_DEFAULT          (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_CONTROL_VP8_SHARPNESS_LEVEL_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_OFFSET                (0x01F4)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_BASELINE_LEVEL, VP8_LF_BASLINE3 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_MASK          (0x3F000000)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_LSBMASK               (0x0000003F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_SHIFT         (24)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_LENGTH                (6)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_DEFAULT               (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE3_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_BASELINE_LEVEL, VP8_LF_BASLINE2 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_MASK          (0x003F0000)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_LSBMASK               (0x0000003F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_SHIFT         (16)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_LENGTH                (6)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_DEFAULT               (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_BASELINE_LEVEL, VP8_LF_BASLINE1 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_MASK          (0x00003F00)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_LSBMASK               (0x0000003F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_SHIFT         (8)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_LENGTH                (6)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_DEFAULT               (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_BASELINE_LEVEL, VP8_LF_BASLINE0 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_MASK          (0x0000003F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_LSBMASK               (0x0000003F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_SHIFT         (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_LENGTH                (6)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_DEFAULT               (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_BASELINE_LEVEL_VP8_LF_BASLINE0_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_OFFSET              (0x01F8)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_REFERENCE_DELTAS, VP8_REF_LF_DELTA3 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_MASK              (0x7F000000)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_LSBMASK           (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_SHIFT             (24)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_LENGTH            (7)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_DEFAULT           (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA3_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_REFERENCE_DELTAS, VP8_REF_LF_DELTA2 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_MASK              (0x007F0000)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_LSBMASK           (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_SHIFT             (16)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_LENGTH            (7)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_DEFAULT           (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA2_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_REFERENCE_DELTAS, VP8_REF_LF_DELTA1 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_MASK              (0x00007F00)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_LSBMASK           (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_SHIFT             (8)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_LENGTH            (7)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_DEFAULT           (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA1_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_REFERENCE_DELTAS, VP8_REF_LF_DELTA0 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_MASK              (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_LSBMASK           (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_SHIFT             (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_LENGTH            (7)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_DEFAULT           (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_REFERENCE_DELTAS_VP8_REF_LF_DELTA0_SIGNED_FIELD      (IMG_TRUE)
+
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_OFFSET           (0x01FC)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_MODE_DELTAS, VP8_MODE_LF_DELTA3 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_MASK          (0x7F000000)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_LSBMASK               (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_SHIFT         (24)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_LENGTH                (7)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_DEFAULT               (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA3_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_MODE_DELTAS, VP8_MODE_LF_DELTA2 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_MASK          (0x007F0000)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_LSBMASK               (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_SHIFT         (16)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_LENGTH                (7)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_DEFAULT               (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA2_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_MODE_DELTAS, VP8_MODE_LF_DELTA1 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_MASK          (0x00007F00)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_LSBMASK               (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_SHIFT         (8)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_LENGTH                (7)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_DEFAULT               (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA1_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, VP8_LOOP_FILTER_MODE_DELTAS, VP8_MODE_LF_DELTA0 */
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_MASK          (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_LSBMASK               (0x0000007F)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_SHIFT         (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_LENGTH                (7)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_DEFAULT               (0)
+#define MSVDX_CMDS_VP8_LOOP_FILTER_MODE_DELTAS_VP8_MODE_LF_DELTA0_SIGNED_FIELD  (IMG_TRUE)
+
+#define MSVDX_CMDS_SLICE_PARAMS_OFFSET          (0x0400)
+
+/* MSVDX_CMDS, SLICE_PARAMS, ALPHA_C_OFFSET_MSB */
+#define MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_MASK         (0x40000000)
+#define MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_SHIFT                (30)
+#define MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_LENGTH               (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_DEFAULT              (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ALPHA_C_OFFSET_MSB_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, BETA_OFFSET_MSB */
+#define MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_MASK            (0x20000000)
+#define MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_SHIFT           (29)
+#define MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_LENGTH          (1)
+#define MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_DEFAULT         (0)
+#define MSVDX_CMDS_SLICE_PARAMS_BETA_OFFSET_MSB_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, VC1_PREV_BOT_INT_COMP */
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_MASK              (0x10000000)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_SHIFT             (28)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_LENGTH            (1)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_DEFAULT           (0)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_BOT_INT_COMP_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, VC1_PREV_INT_COMP */
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_MASK          (0x0C000000)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_LSBMASK               (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_SHIFT         (26)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_LENGTH                (2)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_DEFAULT               (0)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_PREV_INT_COMP_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, VC1_BACK_INT_COMP */
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_MASK          (0x03000000)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_LSBMASK               (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_SHIFT         (24)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_LENGTH                (2)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_DEFAULT               (0)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_BACK_INT_COMP_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, CONSTRAINED_INTRA_PRED */
+#define MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_MASK             (0x00800000)
+#define MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_SHIFT            (23)
+#define MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_LENGTH           (1)
+#define MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_DEFAULT          (0)
+#define MSVDX_CMDS_SLICE_PARAMS_CONSTRAINED_INTRA_PRED_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, RND_CTL_BIT */
+#define MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_MASK                (0x00400000)
+#define MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_SHIFT               (22)
+#define MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_LENGTH              (1)
+#define MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_DEFAULT             (0)
+#define MSVDX_CMDS_SLICE_PARAMS_RND_CTL_BIT_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, MODE_CONFIG */
+#define MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_MASK                (0x003E0000)
+#define MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_LSBMASK             (0x0000001F)
+#define MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_SHIFT               (17)
+#define MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_LENGTH              (5)
+#define MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_DEFAULT             (0)
+#define MSVDX_CMDS_SLICE_PARAMS_MODE_CONFIG_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, SUBPEL_FILTER_MODE */
+#define MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_MASK         (0x00010000)
+#define MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_SHIFT                (16)
+#define MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_LENGTH               (1)
+#define MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_DEFAULT              (0)
+#define MSVDX_CMDS_SLICE_PARAMS_SUBPEL_FILTER_MODE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, VC1_FASTUVMC */
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_MASK               (0x00008000)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_SHIFT              (15)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_LENGTH             (1)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_DEFAULT            (0)
+#define MSVDX_CMDS_SLICE_PARAMS_VC1_FASTUVMC_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, LOOPFILTER */
+#define MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_MASK         (0x00004000)
+#define MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_SHIFT                (14)
+#define MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_LENGTH               (1)
+#define MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_DEFAULT              (0)
+#define MSVDX_CMDS_SLICE_PARAMS_LOOPFILTER_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, DISABLE_DEBLOCK_FILTER_IDC */
+#define MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_MASK         (0x00003000)
+#define MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_LSBMASK              (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_SHIFT                (12)
+#define MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_LENGTH               (2)
+#define MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_DEFAULT              (0)
+#define MSVDX_CMDS_SLICE_PARAMS_DISABLE_DEBLOCK_FILTER_IDC_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, SLICE_ALPHA_CO_OFFSET_DIV2 */
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_MASK         (0x00000F00)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_LSBMASK              (0x0000000F)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_SHIFT                (8)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_LENGTH               (4)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_DEFAULT              (0)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_ALPHA_CO_OFFSET_DIV2_SIGNED_FIELD (IMG_TRUE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, SLICE_BETA_OFFSET_DIV2 */
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_MASK             (0x000000F0)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_LSBMASK          (0x0000000F)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_SHIFT            (4)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_LENGTH           (4)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_DEFAULT          (0)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_BETA_OFFSET_DIV2_SIGNED_FIELD     (IMG_TRUE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, SLICE_FIELD_TYPE */
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_MASK           (0x0000000C)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_LSBMASK                (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_SHIFT          (2)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_LENGTH         (2)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_FIELD_TYPE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS, SLICE_CODE_TYPE */
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_MASK            (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_LSBMASK         (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_SHIFT           (0)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_LENGTH          (2)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_DEFAULT         (0)
+#define MSVDX_CMDS_SLICE_PARAMS_SLICE_CODE_TYPE_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_OFFSET            (0x0470)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS, SLICE_MACROBLOCK_ROW */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_SLICE_MACROBLOCK_ROW_MASK         (0x0F000000)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_SLICE_MACROBLOCK_ROW_LSBMASK              (0x0000000F)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_SLICE_MACROBLOCK_ROW_SHIFT                (24)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_SLICE_MACROBLOCK_ROW_LENGTH               (4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_SLICE_MACROBLOCK_ROW_DEFAULT              (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_SLICE_MACROBLOCK_ROW_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS, PVDEC_MODE_CONFIG */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_MODE_CONFIG_MASK            (0x00FF0000)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_MODE_CONFIG_LSBMASK         (0x000000FF)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_MODE_CONFIG_SHIFT           (16)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_MODE_CONFIG_LENGTH          (8)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_MODE_CONFIG_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_MODE_CONFIG_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS, PVDEC_LOOPFILTER_MODE */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_LOOPFILTER_MODE_MASK                (0x0000F000)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_LOOPFILTER_MODE_LSBMASK             (0x0000000F)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_LOOPFILTER_MODE_SHIFT               (12)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_LOOPFILTER_MODE_LENGTH              (4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_LOOPFILTER_MODE_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_LOOPFILTER_MODE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS, PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2 */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_MASK             (0x00000F00)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_LSBMASK          (0x0000000F)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_SHIFT            (8)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_LENGTH           (4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_SIGNED_FIELD     (IMG_TRUE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS, PVDEC_SLICE_BETA_OFFSET_DIV2 */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_BETA_OFFSET_DIV2_MASK         (0x000000F0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_BETA_OFFSET_DIV2_LSBMASK              (0x0000000F)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_BETA_OFFSET_DIV2_SHIFT                (4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_BETA_OFFSET_DIV2_LENGTH               (4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_BETA_OFFSET_DIV2_DEFAULT              (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_BETA_OFFSET_DIV2_SIGNED_FIELD (IMG_TRUE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS, PVDEC_SLICE_FIELD_TYPE */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_FIELD_TYPE_MASK               (0x0000000C)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_FIELD_TYPE_LSBMASK            (0x00000003)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_FIELD_TYPE_SHIFT              (2)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_FIELD_TYPE_LENGTH             (2)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_FIELD_TYPE_DEFAULT            (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_FIELD_TYPE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS, PVDEC_SLICE_CODE_TYPE */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_CODE_TYPE_MASK                (0x00000003)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_CODE_TYPE_LSBMASK             (0x00000003)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_CODE_TYPE_SHIFT               (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_CODE_TYPE_LENGTH              (2)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_CODE_TYPE_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_PVDEC_SLICE_CODE_TYPE_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_END_SLICE_PICTURE_OFFSET             (0x0404)
+
+/* MSVDX_CMDS, END_SLICE_PICTURE, FLUSH_VDEB */
+#define MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_MASK            (0x00000002)
+#define MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_SHIFT           (1)
+#define MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_LENGTH          (1)
+#define MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_DEFAULT         (0)
+#define MSVDX_CMDS_END_SLICE_PICTURE_FLUSH_VDEB_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, END_SLICE_PICTURE, PICTURE_END */
+#define MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_MASK           (0x00000001)
+#define MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_SHIFT          (0)
+#define MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_LENGTH         (1)
+#define MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_DEFAULT                (0)
+#define MSVDX_CMDS_END_SLICE_PICTURE_PICTURE_END_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_OFFSET             (0x0408)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_LEFT2_INTER */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_MASK                (0x40000000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_SHIFT               (30)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_LENGTH              (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_DEFAULT             (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT2_INTER_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_LEFT1_INTER */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_MASK                (0x20000000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_SHIFT               (29)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_LENGTH              (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_DEFAULT             (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_LEFT1_INTER_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_ABOVE_RIGHT_INTER */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_MASK          (0x10000000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_SHIFT         (28)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_INTER_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_ABOVE_INTER */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_MASK                (0x08000000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_SHIFT               (27)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_LENGTH              (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_DEFAULT             (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_INTER_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_ABOVE_LEFT_INTER */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_MASK           (0x04000000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_SHIFT          (26)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_INTER_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_ABOVE_RIGHT */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_MASK                (0x02000000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_LSBMASK             (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_SHIFT               (25)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_LENGTH              (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_DEFAULT             (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_RIGHT_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_ABOVE_LEFT */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_MASK         (0x01000000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_SHIFT                (24)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_LENGTH               (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ABOVE_LEFT_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_ERROR_FLAG */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_MASK         (0x00400000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_SHIFT                (22)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_LENGTH               (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_ERROR_FLAG_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_OVERFLAG */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_MASK           (0x00200000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_SHIFT          (21)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_OVERFLAG_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_FIELD_CODE */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_MASK         (0x00100000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_SHIFT                (20)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_LENGTH               (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_FIELD_CODE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_SLICE_TOP */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_MASK          (0x00080000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_SHIFT         (19)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_TOP_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_SLICE_LHS */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_MASK          (0x00040000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_SHIFT         (18)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_SLICE_LHS_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_CODE_TYPE */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_MASK          (0x00030000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_LSBMASK               (0x00000003)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_SHIFT         (16)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_LENGTH                (2)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_CODE_TYPE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_NO_Y */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_MASK               (0x0000FF00)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_LSBMASK            (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_SHIFT              (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_LENGTH             (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_DEFAULT            (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_Y_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER, MB_NO_X */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_MASK               (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_LSBMASK            (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_SHIFT              (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_LENGTH             (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_DEFAULT            (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_MB_NO_X_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_OFFSET               (0x0488)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_ABOVE_RIGHT_INTER */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_INTER_MASK              (0x80000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_INTER_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_INTER_SHIFT             (31)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_INTER_LENGTH            (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_INTER_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_INTER_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_ABOVE_INTER */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_INTER_MASK            (0x40000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_INTER_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_INTER_SHIFT           (30)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_INTER_LENGTH          (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_INTER_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_INTER_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_ABOVE_LEFT_INTER */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_INTER_MASK               (0x20000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_INTER_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_INTER_SHIFT              (29)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_INTER_LENGTH             (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_INTER_DEFAULT            (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_INTER_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_ABOVE_RIGHT */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_MASK            (0x10000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_SHIFT           (28)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_LENGTH          (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_RIGHT_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_ABOVE_LEFT */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_MASK             (0x08000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_SHIFT            (27)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_LENGTH           (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ABOVE_LEFT_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_ERROR_FLAG */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ERROR_FLAG_MASK             (0x04000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ERROR_FLAG_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ERROR_FLAG_SHIFT            (26)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ERROR_FLAG_LENGTH           (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ERROR_FLAG_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_ERROR_FLAG_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_CODEC_FLAGS */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODEC_FLAGS_MASK            (0x03000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODEC_FLAGS_LSBMASK         (0x00000003)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODEC_FLAGS_SHIFT           (24)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODEC_FLAGS_LENGTH          (2)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODEC_FLAGS_DEFAULT         (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODEC_FLAGS_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_SLICE_TOP */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_TOP_MASK              (0x00800000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_TOP_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_TOP_SHIFT             (23)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_TOP_LENGTH            (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_TOP_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_TOP_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_SLICE_LHS */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_LHS_MASK              (0x00400000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_LHS_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_LHS_SHIFT             (22)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_LHS_LENGTH            (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_LHS_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_SLICE_LHS_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_CODE_TYPE */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODE_TYPE_MASK              (0x00300000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODE_TYPE_LSBMASK           (0x00000003)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODE_TYPE_SHIFT             (20)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODE_TYPE_LENGTH            (2)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODE_TYPE_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_CODE_TYPE_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_NO_Y */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_Y_MASK           (0x0007FC00)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_Y_LSBMASK                (0x000001FF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_Y_SHIFT          (10)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_Y_LENGTH         (9)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_Y_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_Y_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER, PVDEC_MB_NO_X */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_X_MASK           (0x000001FF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_X_LSBMASK                (0x000001FF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_X_SHIFT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_X_LENGTH         (9)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_X_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_PVDEC_MB_NO_X_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_OFFSET           (0x0484)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_EXT, PVDEC_EXT_MB_NO_Y */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_Y_MASK           (0x00001C00)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_Y_LSBMASK                (0x00000007)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_Y_SHIFT          (10)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_Y_LENGTH         (3)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_Y_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_Y_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_EXT, PVDEC_EXT_MB_NO_X */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_X_MASK           (0x00000007)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_X_LSBMASK                (0x00000007)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_X_SHIFT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_X_LENGTH         (3)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_X_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_PVDEC_EXT_MB_NO_X_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_OFFSET         (0x040C)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT, TRANSFORM_SIZE_8X8_FLAG */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_MASK           (0x01000000)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_SHIFT          (24)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_TRANSFORM_SIZE_8X8_FLAG_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT, MB_QUANT_CHROMA_CR */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_MASK                (0x003F0000)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_SHIFT               (16)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_LENGTH              (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_DEFAULT             (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CR_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT, MB_QUANT_CHROMA_CB */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_MASK                (0x00003F00)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_SHIFT               (8)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_LENGTH              (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_DEFAULT             (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_CHROMA_CB_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT, MB_QUANT_LUMA */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_MASK             (0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_SHIFT            (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_LENGTH           (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_DEFAULT          (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_MB_QUANT_LUMA_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_OFFSET                (0x048C)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_QUANT, PVDEC_MB_QUANT_LUMA_BR */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BR_MASK           (0x7F000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BR_LSBMASK                (0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BR_SHIFT          (24)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BR_LENGTH         (7)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BR_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BR_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_QUANT, PVDEC_MB_QUANT_LUMA_BL */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BL_MASK           (0x007F0000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BL_LSBMASK                (0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BL_SHIFT          (16)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BL_LENGTH         (7)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BL_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_BL_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_QUANT, PVDEC_MB_QUANT_LUMA_TR */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TR_MASK           (0x00007F00)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TR_LSBMASK                (0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TR_SHIFT          (8)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TR_LENGTH         (7)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TR_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TR_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_QUANT, PVDEC_MB_QUANT_LUMA_TL */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TL_MASK           (0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TL_LSBMASK                (0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TL_SHIFT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TL_LENGTH         (7)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TL_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_PVDEC_MB_QUANT_LUMA_TL_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_OFFSET               (0x0410)
+
+/* MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_SIZE, VC1_FIELDTX */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_MASK             (0x00001000)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_SHIFT            (12)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_LENGTH           (1)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_DEFAULT          (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_VC1_FIELDTX_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_SIZE, MB_BLOCK_TRANSFORM_SIZE */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_MASK         (0x00000FFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_LSBMASK \
+	( \
+		0x00000FFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_SHIFT                (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_LENGTH               (12)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_MB_BLOCK_TRANSFORM_SIZE_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_OFFSET               (0x0414)
+
+/* MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_ZERO, VP8_SEGMENT_ID */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_MASK          (0xC0000000)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_LSBMASK               (0x00000003)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_SHIFT         (30)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_LENGTH                (2)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_VP8_SEGMENT_ID_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_ZERO, MB_DOUBLE_TRANSFORMED */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_MASK           (0x01000000)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_SHIFT          (24)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_DOUBLE_TRANSFORMED_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_ZERO, MB_BLOCK_TRANSFORM_ZERO */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_MASK         (0x00FFFFFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_LSBMASK \
+	( \
+		0x00FFFFFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_SHIFT                (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_LENGTH               (24)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_MB_BLOCK_TRANSFORM_ZERO_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_OFFSET         (0x0494)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO, PVDEC_PART_MODE */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_PART_MODE_MASK           (0x70000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_PART_MODE_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_PART_MODE_SHIFT          (28)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_PART_MODE_LENGTH         (3)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_PART_MODE_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_PART_MODE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO, PVDEC_TRANSQUANT_BYPASS */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_TRANSQUANT_BYPASS_MASK \
+	( \
+		0x0F000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_TRANSQUANT_BYPASS_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_TRANSQUANT_BYPASS_SHIFT          (24)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_TRANSQUANT_BYPASS_LENGTH         (4)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_TRANSQUANT_BYPASS_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_TRANSQUANT_BYPASS_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO,
+ * PVDEC_BLOCK_TRANSFORM_SPLIT
+ */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_SPLIT_MASK \
+	( \
+		0x00FF0000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_SPLIT_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_SPLIT_SHIFT \
+	( \
+		16)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_SPLIT_LENGTH \
+	( \
+		8)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_SPLIT_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_SPLIT_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO,
+ * PVDEC_BLOCK_TRANSFORM_NONZERO
+ */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_NONZERO_MASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_NONZERO_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_NONZERO_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_NONZERO_LENGTH \
+	( \
+		16)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_NONZERO_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_PVDEC_BLOCK_TRANSFORM_NONZERO_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_OFFSET             (0x04D4)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_MODE_TYPE_3 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_3_MASK               (0x10000000)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_3_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_3_SHIFT              (28)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_3_LENGTH             (1)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_3_DEFAULT            (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_3_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_SKIP_COEFF_3 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_3_MASK              (0x08000000)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_3_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_3_SHIFT             (27)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_3_LENGTH            (1)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_3_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_3_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_SEGMENT_ID_3 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_3_MASK              (0x07000000)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_3_LSBMASK           (0x00000007)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_3_SHIFT             (24)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_3_LENGTH            (3)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_3_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_3_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_MODE_TYPE_2 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_2_MASK               (0x00100000)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_2_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_2_SHIFT              (20)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_2_LENGTH             (1)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_2_DEFAULT            (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_2_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_SKIP_COEFF_2 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_2_MASK              (0x00080000)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_2_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_2_SHIFT             (19)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_2_LENGTH            (1)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_2_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_2_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_SEGMENT_ID_2 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_2_MASK              (0x00070000)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_2_LSBMASK           (0x00000007)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_2_SHIFT             (16)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_2_LENGTH            (3)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_2_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_2_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_MODE_TYPE_1 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_1_MASK               (0x00001000)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_1_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_1_SHIFT              (12)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_1_LENGTH             (1)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_1_DEFAULT            (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_1_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_SKIP_COEFF_1 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_1_MASK              (0x00000800)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_1_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_1_SHIFT             (11)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_1_LENGTH            (1)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_1_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_1_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_SEGMENT_ID_1 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_1_MASK              (0x00000700)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_1_LSBMASK           (0x00000007)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_1_SHIFT             (8)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_1_LENGTH            (3)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_1_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_1_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_MODE_TYPE_0 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_0_MASK               (0x00000010)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_0_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_0_SHIFT              (4)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_0_LENGTH             (1)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_0_DEFAULT            (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_MODE_TYPE_0_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_SKIP_COEFF_0 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_0_MASK              (0x00000008)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_0_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_0_SHIFT             (3)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_0_LENGTH            (1)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_0_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SKIP_COEFF_0_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_DEBLOCK_PARAM, VP9_SEGMENT_ID_0 */
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_0_MASK              (0x00000007)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_0_LSBMASK           (0x00000007)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_0_SHIFT             (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_0_LENGTH            (3)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_0_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_DEBLOCK_PARAM_VP9_SEGMENT_ID_0_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_OFFSET            (0x0418)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, WEIGHTING_PREDICTION */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_MASK         (0x00010000)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_SHIFT                (16)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_LENGTH               (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_WEIGHTING_PREDICTION_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, REVERSE_FLAG_ORDER */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_MASK           (0x00008000)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_SHIFT          (15)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_REVERSE_FLAG_ORDER_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, DXVA_ADD_128 */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_MASK         (0x00004000)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_SHIFT                (14)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_LENGTH               (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_ADD_128_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, DXVA_DATA_FORMAT */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_MASK             (0x00003000)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_LSBMASK          (0x00000003)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_SHIFT            (12)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_LENGTH           (2)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_DEFAULT          (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_DXVA_DATA_FORMAT_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, RESIDUAL_FIELD_CODED */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_MASK         (0x00000100)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_SHIFT                (8)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_LENGTH               (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_RESIDUAL_FIELD_CODED_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, CR_FROM_VEC */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_MASK          (0x00000020)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_SHIFT         (5)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CR_FROM_VEC_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, CB_FROM_VEC */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_MASK          (0x00000010)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_SHIFT         (4)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_CB_FROM_VEC_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, Y3_FROM_VEC */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_MASK          (0x00000008)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_SHIFT         (3)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y3_FROM_VEC_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, Y2_FROM_VEC */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_MASK          (0x00000004)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_SHIFT         (2)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y2_FROM_VEC_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, Y1_FROM_VEC */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_MASK          (0x00000002)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_SHIFT         (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y1_FROM_VEC_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_RESIDUAL_FORMAT, Y0_FROM_VEC */
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_MASK          (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_SHIFT         (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_LENGTH                (1)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_RESIDUAL_FORMAT_Y0_FROM_VEC_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_OFFSET          (0x0440)
+
+/* MSVDX_CMDS, H264_IMPLICIT_WEIGHT_AVERAGE, IMPLICIT_W1 */
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_MASK                (0x0003FE00)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_LSBMASK             (0x000001FF)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_SHIFT               (9)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_LENGTH              (9)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_DEFAULT             (0)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W1_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, H264_IMPLICIT_WEIGHT_AVERAGE, IMPLICIT_W0 */
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_MASK                (0x000001FF)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_LSBMASK             (0x000001FF)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_SHIFT               (0)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_LENGTH              (9)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_DEFAULT             (0)
+#define MSVDX_CMDS_H264_IMPLICIT_WEIGHT_AVERAGE_IMPLICIT_W0_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_OFFSET              (0x0450)
+
+/* MSVDX_CMDS, VC1_INLOOP_LUMA_BOUNDARY, INLOOP_Y3_BOUNDARY */
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_MASK             (0xFF000000)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_LSBMASK          (0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_SHIFT            (24)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_LENGTH           (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y3_BOUNDARY_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_LUMA_BOUNDARY, INLOOP_Y2_BOUNDARY */
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_MASK             (0x00FF0000)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_LSBMASK          (0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_SHIFT            (16)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_LENGTH           (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y2_BOUNDARY_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_LUMA_BOUNDARY, INLOOP_Y1_BOUNDARY */
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_MASK             (0x0000FF00)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_LSBMASK          (0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_SHIFT            (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_LENGTH           (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y1_BOUNDARY_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_LUMA_BOUNDARY, INLOOP_Y0_BOUNDARY */
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_MASK             (0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_LSBMASK          (0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_SHIFT            (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_LENGTH           (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_INLOOP_Y0_BOUNDARY_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_OFFSET            (0x0454)
+
+/* MSVDX_CMDS, VC1_INLOOP_CHROMA_BOUNDARY, INLOOP_CR_BOUNDARY */
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_MASK           (0x0000FF00)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_LSBMASK                (0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_SHIFT          (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_LENGTH         (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_DEFAULT                (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CR_BOUNDARY_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_CHROMA_BOUNDARY, INLOOP_CB_BOUNDARY */
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_MASK           (0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_LSBMASK                (0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_SHIFT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_LENGTH         (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_DEFAULT                (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_INLOOP_CB_BOUNDARY_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_OFFSET           (0x0458)
+
+/* MSVDX_CMDS, RV_DEBLOCKING_FLAGS, REF_DIFF_CUR_ABOVE */
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_MASK          (0x80000000)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_SHIFT         (31)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_LENGTH                (1)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_DEFAULT               (0)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_ABOVE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, RV_DEBLOCKING_FLAGS, REF_DIFF_ABOVE_AL */
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_MASK           (0x40000000)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_SHIFT          (30)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_LENGTH         (1)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_DEFAULT                (0)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_ABOVE_AL_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, RV_DEBLOCKING_FLAGS, REF_DIFF_CUR_LEFT */
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_MASK           (0x20000000)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_SHIFT          (29)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_LENGTH         (1)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_DEFAULT                (0)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_REF_DIFF_CUR_LEFT_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, RV_DEBLOCKING_FLAGS, VECTOR_DIFFS */
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_MASK                (0x00000FFF)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_LSBMASK             (0x00000FFF)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_SHIFT               (0)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_LENGTH              (12)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_DEFAULT             (0)
+#define MSVDX_CMDS_RV_DEBLOCKING_FLAGS_VECTOR_DIFFS_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_HEVC_SAO_MODE_OFFSET         (0x0460)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE, SAO_BAND_POS_CR */
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CR_MASK           (0x1F000000)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CR_LSBMASK                (0x0000001F)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CR_SHIFT          (24)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CR_LENGTH         (5)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CR_DEFAULT                (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CR_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE, SAO_BAND_POS_CB */
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CB_MASK           (0x001F0000)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CB_LSBMASK                (0x0000001F)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CB_SHIFT          (16)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CB_LENGTH         (5)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CB_DEFAULT                (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_CB_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE, SAO_BAND_POS_LUMA */
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_LUMA_MASK         (0x00001F00)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_LUMA_LSBMASK              (0x0000001F)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_LUMA_SHIFT                (8)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_LUMA_LENGTH               (5)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_LUMA_DEFAULT              (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_BAND_POS_LUMA_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE, SAO_LEFT_SAME_SLICE_ABOVE */
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_LEFT_SAME_SLICE_ABOVE_MASK         (0x00000080)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_LEFT_SAME_SLICE_ABOVE_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_LEFT_SAME_SLICE_ABOVE_SHIFT                (7)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_LEFT_SAME_SLICE_ABOVE_LENGTH               (1)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_LEFT_SAME_SLICE_ABOVE_DEFAULT              (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_LEFT_SAME_SLICE_ABOVE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE, SAO_TYPE_CHROMA */
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_CHROMA_MASK           (0x00000070)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_CHROMA_LSBMASK                (0x00000007)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_CHROMA_SHIFT          (4)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_CHROMA_LENGTH         (3)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_CHROMA_DEFAULT                (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_CHROMA_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE, SAO_MERGE_LEFT */
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_MERGE_LEFT_MASK            (0x00000008)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_MERGE_LEFT_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_MERGE_LEFT_SHIFT           (3)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_MERGE_LEFT_LENGTH          (1)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_MERGE_LEFT_DEFAULT         (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_MERGE_LEFT_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE, SAO_TYPE_LUMA */
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_LUMA_MASK             (0x00000007)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_LUMA_LSBMASK          (0x00000007)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_LUMA_SHIFT            (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_LUMA_LENGTH           (3)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_LUMA_DEFAULT          (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_SAO_TYPE_LUMA_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_OFFSET          (0x0464)
+
+/* MSVDX_CMDS, HEVC_SAO_LUMA_OFFSET, SAO_OFFSET_LUMA_4 */
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_4_MASK          (0x3F000000)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_4_LSBMASK               (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_4_SHIFT         (24)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_4_LENGTH                (6)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_4_DEFAULT               (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_4_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_LUMA_OFFSET, SAO_OFFSET_LUMA_3 */
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_3_MASK          (0x003F0000)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_3_LSBMASK               (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_3_SHIFT         (16)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_3_LENGTH                (6)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_3_DEFAULT               (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_3_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_LUMA_OFFSET, SAO_OFFSET_LUMA_2 */
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_2_MASK          (0x00003F00)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_2_LSBMASK               (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_2_SHIFT         (8)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_2_LENGTH                (6)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_2_DEFAULT               (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_2_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_LUMA_OFFSET, SAO_OFFSET_LUMA_1 */
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_1_MASK          (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_1_LSBMASK               (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_1_SHIFT         (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_1_LENGTH                (6)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_1_DEFAULT               (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_SAO_OFFSET_LUMA_1_SIGNED_FIELD  (IMG_TRUE)
+
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_OFFSET            (0x0468)
+
+/* MSVDX_CMDS, HEVC_SAO_CB_OFFSET, SAO_OFFSET_CB_4 */
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_4_MASK              (0x3F000000)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_4_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_4_SHIFT             (24)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_4_LENGTH            (6)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_4_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_4_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CB_OFFSET, SAO_OFFSET_CB_3 */
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_3_MASK              (0x003F0000)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_3_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_3_SHIFT             (16)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_3_LENGTH            (6)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_3_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_3_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CB_OFFSET, SAO_OFFSET_CB_2 */
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_2_MASK              (0x00003F00)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_2_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_2_SHIFT             (8)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_2_LENGTH            (6)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_2_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_2_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CB_OFFSET, SAO_OFFSET_CB_1 */
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_1_MASK              (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_1_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_1_SHIFT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_1_LENGTH            (6)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_1_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_SAO_OFFSET_CB_1_SIGNED_FIELD      (IMG_TRUE)
+
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_OFFSET            (0x046C)
+
+/* MSVDX_CMDS, HEVC_SAO_CR_OFFSET, SAO_OFFSET_CR_4 */
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_4_MASK              (0x3F000000)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_4_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_4_SHIFT             (24)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_4_LENGTH            (6)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_4_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_4_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CR_OFFSET, SAO_OFFSET_CR_3 */
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_3_MASK              (0x003F0000)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_3_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_3_SHIFT             (16)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_3_LENGTH            (6)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_3_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_3_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CR_OFFSET, SAO_OFFSET_CR_2 */
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_2_MASK              (0x00003F00)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_2_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_2_SHIFT             (8)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_2_LENGTH            (6)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_2_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_2_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CR_OFFSET, SAO_OFFSET_CR_1 */
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_1_MASK              (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_1_LSBMASK           (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_1_SHIFT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_1_LENGTH            (6)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_1_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_SAO_OFFSET_CR_1_SIGNED_FIELD      (IMG_TRUE)
+
+#define MSVDX_CMDS_JPEG_BLOCK_OFFSET            (0x0480)
+
+/* MSVDX_CMDS, JPEG_BLOCK, FRAME_INDEX */
+#define MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_MASK          (0xF0000000)
+#define MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_LSBMASK               (0x0000000F)
+#define MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_SHIFT         (28)
+#define MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_LENGTH                (4)
+#define MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_DEFAULT               (0)
+#define MSVDX_CMDS_JPEG_BLOCK_FRAME_INDEX_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, JPEG_BLOCK, BLOCK_Y_OFFSET */
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_MASK               (0x03FFE000)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_LSBMASK            (0x00001FFF)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_SHIFT              (13)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_LENGTH             (13)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_DEFAULT            (0)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_Y_OFFSET_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CMDS, JPEG_BLOCK, BLOCK_X_OFFSET */
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_MASK               (0x00001FFF)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_LSBMASK            (0x00001FFF)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_SHIFT              (0)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_LENGTH             (13)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_DEFAULT            (0)
+#define MSVDX_CMDS_JPEG_BLOCK_BLOCK_X_OFFSET_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_OFFSET           (0x0600)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, RND_CTL_BIT_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_MASK          (0x00400000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_SHIFT         (22)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_LENGTH                (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_RND_CTL_BIT_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, MODE_CONFIG_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_MASK          (0x003E0000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_LSBMASK               (0x0000001F)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_SHIFT         (17)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_LENGTH                (5)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_MODE_CONFIG_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, SUBPEL_FILTER_MODE_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_MASK           (0x00010000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_SHIFT          (16)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_LENGTH         (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SUBPEL_FILTER_MODE_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, VC1_FASTUVMC_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_MASK         (0x00008000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_SHIFT                (15)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_LENGTH               (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_DEFAULT              (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_VC1_FASTUVMC_ABOVE1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, LOOPFILTER_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_MASK           (0x00004000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_SHIFT          (14)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_LENGTH         (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_LOOPFILTER_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, DISABLE_DEBLOCK_FILTER_IDC_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_MASK           (0x00003000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_SHIFT          (12)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_LENGTH         (2)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_MASK           (0x00000F00)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_SHIFT          (8)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_LENGTH         (4)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_SIGNED_FIELD   (IMG_TRUE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, SLICE_BETA_OFFSET_DIV2_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_MASK               (0x000000F0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_LSBMASK            (0x0000000F)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_SHIFT              (4)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_LENGTH             (4)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_BETA_OFFSET_DIV2_ABOVE1_SIGNED_FIELD       (IMG_TRUE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, SLICE_FIELD_TYPE_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_MASK             (0x0000000C)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_LSBMASK          (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_SHIFT            (2)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_LENGTH           (2)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_FIELD_TYPE_ABOVE1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE1, SLICE_CODE_TYPE_ABOVE1 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_MASK              (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_LSBMASK           (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_SHIFT             (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_LENGTH            (2)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_DEFAULT           (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE1_SLICE_CODE_TYPE_ABOVE1_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_OFFSET             (0x0670)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS_ABOVE1, SLICE_MACROBLOCK_ROW_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_SLICE_MACROBLOCK_ROW_ABOVE1_MASK           (0x0F000000)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_SLICE_MACROBLOCK_ROW_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_SLICE_MACROBLOCK_ROW_ABOVE1_SHIFT          (24)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_SLICE_MACROBLOCK_ROW_ABOVE1_LENGTH         (4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_SLICE_MACROBLOCK_ROW_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_SLICE_MACROBLOCK_ROW_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS_ABOVE1, PVDEC_MODE_CONFIG_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_MODE_CONFIG_ABOVE1_MASK              (0x00FF0000)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_MODE_CONFIG_ABOVE1_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_MODE_CONFIG_ABOVE1_SHIFT             (16)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_MODE_CONFIG_ABOVE1_LENGTH            (8)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_MODE_CONFIG_ABOVE1_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_MODE_CONFIG_ABOVE1_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS_ABOVE1, PVDEC_LOOPFILTER_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_LOOPFILTER_ABOVE1_MASK               (0x00004000)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_LOOPFILTER_ABOVE1_LSBMASK            (0x00000001)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_LOOPFILTER_ABOVE1_SHIFT              (14)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_LOOPFILTER_ABOVE1_LENGTH             (1)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_LOOPFILTER_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_LOOPFILTER_ABOVE1_SIGNED_FIELD       (IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_SLICE_PARAMS_ABOVE1,
+ * PVDEC_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_MASK \
+	( \
+		0x00003000)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_SHIFT \
+	( \
+		12)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_LENGTH \
+	( \
+		2)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_DISABLE_DEBLOCK_FILTER_IDC_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_SLICE_PARAMS_ABOVE1,
+ * PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_MASK \
+	( \
+		0x00000F00)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_SHIFT \
+	( \
+		8)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_LENGTH \
+	( \
+		4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_TRUE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS_ABOVE1, PVDEC_SLICE_BETA_OFFSET_DIV2_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_BETA_OFFSET_DIV2_ABOVE1_MASK \
+	( \
+		0x000000F0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_BETA_OFFSET_DIV2_ABOVE1_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_BETA_OFFSET_DIV2_ABOVE1_SHIFT          (4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_BETA_OFFSET_DIV2_ABOVE1_LENGTH         (4)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_BETA_OFFSET_DIV2_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_BETA_OFFSET_DIV2_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_TRUE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS_ABOVE1, PVDEC_SLICE_FIELD_TYPE_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_FIELD_TYPE_ABOVE1_MASK         (0x0000000C)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_FIELD_TYPE_ABOVE1_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_FIELD_TYPE_ABOVE1_SHIFT                (2)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_FIELD_TYPE_ABOVE1_LENGTH               (2)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_FIELD_TYPE_ABOVE1_DEFAULT              (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_FIELD_TYPE_ABOVE1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_SLICE_PARAMS_ABOVE1, PVDEC_SLICE_CODE_TYPE_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_CODE_TYPE_ABOVE1_MASK          (0x00000003)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_CODE_TYPE_ABOVE1_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_CODE_TYPE_ABOVE1_SHIFT         (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_CODE_TYPE_ABOVE1_LENGTH                (2)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_CODE_TYPE_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_PVDEC_SLICE_PARAMS_ABOVE1_PVDEC_SLICE_CODE_TYPE_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_OFFSET              (0x0608)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE1, MB_ERROR_FLAG_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_MASK           (0x00400000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_SHIFT          (22)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_ERROR_FLAG_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE1, MB_OVERFLAG_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_MASK             (0x00200000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_SHIFT            (21)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_LENGTH           (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_OVERFLAG_ABOVE1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE1, MB_FIELD_CODE_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_MASK           (0x00100000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_SHIFT          (20)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_FIELD_CODE_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE1, MB_SLICE_TOP_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_MASK            (0x00080000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_SHIFT           (19)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_LENGTH          (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_TOP_ABOVE1_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE1, MB_SLICE_LHS_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_MASK            (0x00040000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_SHIFT           (18)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_LENGTH          (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_SLICE_LHS_ABOVE1_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE1, MB_CODE_TYPE_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_MASK            (0x00030000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_LSBMASK         (0x00000003)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_SHIFT           (16)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_LENGTH          (2)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_CODE_TYPE_ABOVE1_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE1, MB_NO_Y_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_MASK         (0x0000FF00)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_LSBMASK              (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_SHIFT                (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_LENGTH               (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_Y_ABOVE1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE1, MB_NO_X_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_MASK         (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_LSBMASK              (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_SHIFT                (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_LENGTH               (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE1_MB_NO_X_ABOVE1_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_OFFSET                (0x0688)
+
+/*
+ * MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1,
+ * PVDEC_MB_ABOVE_RIGHT_INTER_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_INTER_ABOVE1_MASK \
+	( \
+		0x80000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_INTER_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_INTER_ABOVE1_SHIFT \
+	( \
+		31)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_INTER_ABOVE1_LENGTH \
+	( \
+		1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_INTER_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_INTER_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_ABOVE_INTER_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_INTER_ABOVE1_MASK \
+	( \
+		0x40000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_INTER_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_INTER_ABOVE1_SHIFT             (30)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_INTER_ABOVE1_LENGTH            (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_INTER_ABOVE1_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_INTER_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_ABOVE_LEFT_INTER_ABOVE1
+ */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_INTER_ABOVE1_MASK \
+	( \
+		0x20000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_INTER_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_INTER_ABOVE1_SHIFT \
+	( \
+		29)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_INTER_ABOVE1_LENGTH \
+	( \
+		1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_INTER_ABOVE1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_INTER_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_ABOVE_RIGHT_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_ABOVE1_MASK \
+	( \
+		0x10000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_ABOVE1_SHIFT             (28)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_ABOVE1_LENGTH            (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_ABOVE1_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_RIGHT_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_ABOVE_LEFT_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_ABOVE1_MASK \
+	( \
+		0x08000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_ABOVE1_SHIFT              (27)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_ABOVE1_LENGTH             (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ABOVE_LEFT_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_ERROR_FLAG_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ERROR_FLAG_ABOVE1_MASK \
+	( \
+		0x04000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ERROR_FLAG_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ERROR_FLAG_ABOVE1_SHIFT              (26)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ERROR_FLAG_ABOVE1_LENGTH             (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ERROR_FLAG_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_ERROR_FLAG_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_CODEC_FLAGS_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODEC_FLAGS_ABOVE1_MASK \
+	( \
+		0x03000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODEC_FLAGS_ABOVE1_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODEC_FLAGS_ABOVE1_SHIFT             (24)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODEC_FLAGS_ABOVE1_LENGTH            (2)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODEC_FLAGS_ABOVE1_DEFAULT           (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODEC_FLAGS_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_SLICE_TOP_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_TOP_ABOVE1_MASK \
+	( \
+		0x00800000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_TOP_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_TOP_ABOVE1_SHIFT               (23)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_TOP_ABOVE1_LENGTH              (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_TOP_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_TOP_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_SLICE_LHS_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_LHS_ABOVE1_MASK \
+	( \
+		0x00400000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_LHS_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_LHS_ABOVE1_SHIFT               (22)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_LHS_ABOVE1_LENGTH              (1)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_LHS_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_SLICE_LHS_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_CODE_TYPE_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODE_TYPE_ABOVE1_MASK \
+	( \
+		0x00300000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODE_TYPE_ABOVE1_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODE_TYPE_ABOVE1_SHIFT               (20)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODE_TYPE_ABOVE1_LENGTH              (2)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODE_TYPE_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_CODE_TYPE_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_NO_Y_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_Y_ABOVE1_MASK             (0x0007FC00)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_Y_ABOVE1_LSBMASK          (0x000001FF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_Y_ABOVE1_SHIFT            (10)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_Y_ABOVE1_LENGTH           (9)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_Y_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_Y_ABOVE1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_ABOVE1, PVDEC_MB_NO_X_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_X_ABOVE1_MASK             (0x000001FF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_X_ABOVE1_LSBMASK          (0x000001FF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_X_ABOVE1_SHIFT            (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_X_ABOVE1_LENGTH           (9)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_X_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_ABOVE1_PVDEC_MB_NO_X_ABOVE1_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_OFFSET            (0x0684)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1, PVDEC_EXT_MB_NO_Y_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_Y_ABOVE1_MASK \
+	( \
+		0x00001C00)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_Y_ABOVE1_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_Y_ABOVE1_SHIFT            (10)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_Y_ABOVE1_LENGTH           (3)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_Y_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_Y_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1, PVDEC_EXT_MB_NO_X_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_X_ABOVE1_MASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_X_ABOVE1_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_X_ABOVE1_SHIFT            (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_X_ABOVE1_LENGTH           (3)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_X_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_NUMBER_EXT_ABOVE1_PVDEC_EXT_MB_NO_X_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_OFFSET          (0x060C)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT_ABOVE1, TRANSFORM_SIZE_8X8_FLAG_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_MASK \
+	( \
+		0x01000000)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_SHIFT            (24)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_LENGTH           (1)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_TRANSFORM_SIZE_8X8_FLAG_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT_ABOVE1, MB_QUANT_CHROMA_CR_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_MASK          (0x003F0000)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_SHIFT         (16)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_LENGTH                (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CR_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT_ABOVE1, MB_QUANT_CHROMA_CB_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_MASK          (0x00003F00)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_SHIFT         (8)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_LENGTH                (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_CHROMA_CB_ABOVE1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT_ABOVE1, MB_QUANT_LUMA_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_MASK               (0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_LSBMASK            (0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_SHIFT              (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_LENGTH             (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE1_MB_QUANT_LUMA_ABOVE1_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_OFFSET         (0x068C)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_QUANT_ABOVE1, PVDEC_MB_QUANT_LUMA_BR_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BR_ABOVE1_MASK \
+	( \
+		0x7F000000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BR_ABOVE1_LSBMASK \
+	( \
+		0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BR_ABOVE1_SHIFT            (24)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BR_ABOVE1_LENGTH           (7)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BR_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BR_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_QUANT_ABOVE1, PVDEC_MB_QUANT_LUMA_BL_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BL_ABOVE1_MASK \
+	( \
+		0x007F0000)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BL_ABOVE1_LSBMASK \
+	( \
+		0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BL_ABOVE1_SHIFT            (16)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BL_ABOVE1_LENGTH           (7)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BL_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_BL_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_QUANT_ABOVE1, PVDEC_MB_QUANT_LUMA_TR_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TR_ABOVE1_MASK \
+	( \
+		0x00007F00)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TR_ABOVE1_LSBMASK \
+	( \
+		0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TR_ABOVE1_SHIFT            (8)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TR_ABOVE1_LENGTH           (7)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TR_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TR_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, PVDEC_MACROBLOCK_QUANT_ABOVE1, PVDEC_MB_QUANT_LUMA_TL_ABOVE1 */
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TL_ABOVE1_MASK \
+	( \
+		0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TL_ABOVE1_LSBMASK \
+	( \
+		0x0000007F)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TL_ABOVE1_SHIFT            (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TL_ABOVE1_LENGTH           (7)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TL_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_QUANT_ABOVE1_PVDEC_MB_QUANT_LUMA_TL_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_OFFSET                (0x0610)
+
+/* MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1, VC1_FIELDTX_ABOVE1 */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_MASK \
+	( \
+		0x00001000)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_SHIFT              (12)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_LENGTH             (1)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_VC1_FIELDTX_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1,
+ * MB_BLOCK_TRANSFORM_SIZE_ABOVE1
+ */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_MASK \
+	( \
+		0x00000FFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_LSBMASK \
+	( \
+		0x00000FFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_LENGTH \
+	( \
+		12)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE1_MB_BLOCK_TRANSFORM_SIZE_ABOVE1_SIGNED_FIELD \
+	( \
+	  IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_OFFSET                (0x0614)
+
+/*
+ * MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1,
+ * MB_BLOCK_TRANSFORM_ZERO_ABOVE1
+ */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_MASK \
+	( \
+		0x00FFFFFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_LSBMASK \
+	( \
+		0x00FFFFFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_LENGTH \
+	( \
+		24)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_BLOCK_TRANSFORM_ZERO_ABOVE1_SIGNED_FIELD \
+	( \
+	  IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1,
+ * MB_DOUBLE_TRANSFORMED_ABOVE1
+ */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_MASK \
+	( \
+		0x01000000)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_SHIFT \
+	( \
+		24)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_LENGTH \
+	( \
+		1)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_MB_DOUBLE_TRANSFORMED_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_OFFSET          (0x0694)
+
+/*
+ * MSVDX_CMDS, PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1,
+ * PVDEC_TRANSQUANT_BYPASS_ABOVE1
+ */
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_TRANSQUANT_BYPASS_ABOVE1_MASK \
+	( \
+	  0x0F000000)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_TRANSQUANT_BYPASS_ABOVE1_LSBMASK \
+	( \
+	  0x0000000F)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_TRANSQUANT_BYPASS_ABOVE1_SHIFT \
+	( \
+	  24)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_TRANSQUANT_BYPASS_ABOVE1_LENGTH \
+	( \
+	  4)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_TRANSQUANT_BYPASS_ABOVE1_DEFAULT \
+	( \
+	  0)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_TRANSQUANT_BYPASS_ABOVE1_SIGNED_FIELD\
+	( \
+	  IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1,
+ * PVDEC_BLOCK_TRANSFORM_SPLIT_ABOVE1
+ */
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_SPLIT_ABOVE1_MASK \
+	( \
+	  0x00FF0000)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_SPLIT_ABOVE1_LSBMASK \
+	( \
+	  0x000000FF)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_SPLIT_ABOVE1_SHIFT \
+	( \
+	  16)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_SPLIT_ABOVE1_LENGTH \
+	( \
+	  8)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_SPLIT_ABOVE1_DEFAULT \
+	( \
+	  0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_SPLIT_ABOVE1_SIGNED_FIELD \
+	( \
+	  IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1,
+ * PVDEC_BLOCK_TRANSFORM_NONZERO_ABOVE1
+ */
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_NONZERO_ABOVE1_MASK \
+	( \
+	  0x0000FFFF)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_NONZERO_ABOVE1_LSBMASK \
+	( \
+	  0x0000FFFF)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_NONZERO_ABOVE1_SHIFT \
+	( \
+	  0)
+#define \
+MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_NONZERO_ABOVE1_LENGTH\
+	( \
+	  16)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_NONZERO_ABOVE1_DEFAULT \
+	( \
+	  0)
+#define MSVDX_CMDS_PVDEC_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE1_PVDEC_BLOCK_TRANSFORM_NONZERO_ABOVE1_SIGNED_FIELD \
+	( \
+	  IMG_FALSE)
+
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_OFFSET          (0x0660)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE_ABOVE1, SAO_BAND_POS_CR_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CR_ABOVE1_MASK             (0x1F000000)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CR_ABOVE1_LSBMASK          (0x0000001F)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CR_ABOVE1_SHIFT            (24)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CR_ABOVE1_LENGTH           (5)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CR_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CR_ABOVE1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE_ABOVE1, SAO_BAND_POS_CB_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CB_ABOVE1_MASK             (0x001F0000)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CB_ABOVE1_LSBMASK          (0x0000001F)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CB_ABOVE1_SHIFT            (16)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CB_ABOVE1_LENGTH           (5)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CB_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_CB_ABOVE1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE_ABOVE1, SAO_BAND_POS_LUMA_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_LUMA_ABOVE1_MASK           (0x00001F00)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_LUMA_ABOVE1_LSBMASK                (0x0000001F)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_LUMA_ABOVE1_SHIFT          (8)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_LUMA_ABOVE1_LENGTH         (5)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_LUMA_ABOVE1_DEFAULT                (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_BAND_POS_LUMA_ABOVE1_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE_ABOVE1, SAO_TYPE_CHROMA_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_CHROMA_ABOVE1_MASK             (0x00000070)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_CHROMA_ABOVE1_LSBMASK          (0x00000007)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_CHROMA_ABOVE1_SHIFT            (4)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_CHROMA_ABOVE1_LENGTH           (3)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_CHROMA_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_CHROMA_ABOVE1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE_ABOVE1, SAO_MERGE_LEFT_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_MERGE_LEFT_ABOVE1_MASK              (0x00000008)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_MERGE_LEFT_ABOVE1_LSBMASK           (0x00000001)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_MERGE_LEFT_ABOVE1_SHIFT             (3)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_MERGE_LEFT_ABOVE1_LENGTH            (1)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_MERGE_LEFT_ABOVE1_DEFAULT           (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_MERGE_LEFT_ABOVE1_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, HEVC_SAO_MODE_ABOVE1, SAO_TYPE_LUMA_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_LUMA_ABOVE1_MASK               (0x00000007)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_LUMA_ABOVE1_LSBMASK            (0x00000007)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_LUMA_ABOVE1_SHIFT              (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_LUMA_ABOVE1_LENGTH             (3)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_LUMA_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_HEVC_SAO_MODE_ABOVE1_SAO_TYPE_LUMA_ABOVE1_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_OFFSET           (0x0664)
+
+/* MSVDX_CMDS, HEVC_SAO_LUMA_OFFSET_ABOVE1, SAO_OFFSET_LUMA_4_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_4_ABOVE1_MASK            (0x3F000000)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_4_ABOVE1_LSBMASK         (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_4_ABOVE1_SHIFT           (24)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_4_ABOVE1_LENGTH          (6)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_4_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_4_ABOVE1_SIGNED_FIELD    (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_LUMA_OFFSET_ABOVE1, SAO_OFFSET_LUMA_3_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_3_ABOVE1_MASK            (0x003F0000)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_3_ABOVE1_LSBMASK         (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_3_ABOVE1_SHIFT           (16)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_3_ABOVE1_LENGTH          (6)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_3_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_3_ABOVE1_SIGNED_FIELD    (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_LUMA_OFFSET_ABOVE1, SAO_OFFSET_LUMA_2_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_2_ABOVE1_MASK            (0x00003F00)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_2_ABOVE1_LSBMASK         (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_2_ABOVE1_SHIFT           (8)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_2_ABOVE1_LENGTH          (6)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_2_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_2_ABOVE1_SIGNED_FIELD    (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_LUMA_OFFSET_ABOVE1, SAO_OFFSET_LUMA_1_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_1_ABOVE1_MASK            (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_1_ABOVE1_LSBMASK         (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_1_ABOVE1_SHIFT           (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_1_ABOVE1_LENGTH          (6)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_1_ABOVE1_DEFAULT         (0)
+#define MSVDX_CMDS_HEVC_SAO_LUMA_OFFSET_ABOVE1_SAO_OFFSET_LUMA_1_ABOVE1_SIGNED_FIELD    (IMG_TRUE)
+
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_OFFSET             (0x0668)
+
+/* MSVDX_CMDS, HEVC_SAO_CB_OFFSET_ABOVE1, SAO_OFFSET_CB_4_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_4_ABOVE1_MASK                (0x3F000000)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_4_ABOVE1_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_4_ABOVE1_SHIFT               (24)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_4_ABOVE1_LENGTH              (6)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_4_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_4_ABOVE1_SIGNED_FIELD        (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CB_OFFSET_ABOVE1, SAO_OFFSET_CB_3_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_3_ABOVE1_MASK                (0x003F0000)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_3_ABOVE1_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_3_ABOVE1_SHIFT               (16)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_3_ABOVE1_LENGTH              (6)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_3_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_3_ABOVE1_SIGNED_FIELD        (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CB_OFFSET_ABOVE1, SAO_OFFSET_CB_2_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_2_ABOVE1_MASK                (0x00003F00)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_2_ABOVE1_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_2_ABOVE1_SHIFT               (8)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_2_ABOVE1_LENGTH              (6)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_2_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_2_ABOVE1_SIGNED_FIELD        (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CB_OFFSET_ABOVE1, SAO_OFFSET_CB_1_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_1_ABOVE1_MASK                (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_1_ABOVE1_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_1_ABOVE1_SHIFT               (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_1_ABOVE1_LENGTH              (6)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_1_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CB_OFFSET_ABOVE1_SAO_OFFSET_CB_1_ABOVE1_SIGNED_FIELD        (IMG_TRUE)
+
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_OFFSET             (0x066C)
+
+/* MSVDX_CMDS, HEVC_SAO_CR_OFFSET_ABOVE1, SAO_OFFSET_CR_4_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_4_ABOVE1_MASK                (0x3F000000)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_4_ABOVE1_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_4_ABOVE1_SHIFT               (24)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_4_ABOVE1_LENGTH              (6)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_4_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_4_ABOVE1_SIGNED_FIELD        (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CR_OFFSET_ABOVE1, SAO_OFFSET_CR_3_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_3_ABOVE1_MASK                (0x003F0000)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_3_ABOVE1_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_3_ABOVE1_SHIFT               (16)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_3_ABOVE1_LENGTH              (6)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_3_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_3_ABOVE1_SIGNED_FIELD        (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CR_OFFSET_ABOVE1, SAO_OFFSET_CR_2_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_2_ABOVE1_MASK                (0x00003F00)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_2_ABOVE1_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_2_ABOVE1_SHIFT               (8)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_2_ABOVE1_LENGTH              (6)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_2_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_2_ABOVE1_SIGNED_FIELD        (IMG_TRUE)
+
+/* MSVDX_CMDS, HEVC_SAO_CR_OFFSET_ABOVE1, SAO_OFFSET_CR_1_ABOVE1 */
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_1_ABOVE1_MASK                (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_1_ABOVE1_LSBMASK             (0x0000003F)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_1_ABOVE1_SHIFT               (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_1_ABOVE1_LENGTH              (6)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_1_ABOVE1_DEFAULT             (0)
+#define MSVDX_CMDS_HEVC_SAO_CR_OFFSET_ABOVE1_SAO_OFFSET_CR_1_ABOVE1_SIGNED_FIELD        (IMG_TRUE)
+
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_OFFSET               (0x0650)
+
+/* MSVDX_CMDS, VC1_INLOOP_LUMA_BOUNDARY_ABOVE1, INLOOP_Y3_BOUNDARY_ABOVE1 */
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_MASK \
+	( \
+		0xFF000000)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_SHIFT              (24)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_LENGTH             (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y3_BOUNDARY_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_LUMA_BOUNDARY_ABOVE1, INLOOP_Y2_BOUNDARY_ABOVE1 */
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_MASK \
+	( \
+		0x00FF0000)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_SHIFT              (16)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_LENGTH             (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y2_BOUNDARY_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_LUMA_BOUNDARY_ABOVE1, INLOOP_Y1_BOUNDARY_ABOVE1 */
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_MASK \
+	( \
+		0x0000FF00)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_SHIFT              (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_LENGTH             (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y1_BOUNDARY_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_LUMA_BOUNDARY_ABOVE1, INLOOP_Y0_BOUNDARY_ABOVE1 */
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_MASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_SHIFT              (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_LENGTH             (8)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_DEFAULT            (0)
+#define MSVDX_CMDS_VC1_INLOOP_LUMA_BOUNDARY_ABOVE1_INLOOP_Y0_BOUNDARY_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_OFFSET             (0x0654)
+
+/* MSVDX_CMDS, VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1, INLOOP_CR_BOUNDARY_ABOVE1 */
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_MASK \
+	( \
+		0x0000FF00)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_SHIFT            (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_LENGTH           (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CR_BOUNDARY_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1, INLOOP_CB_BOUNDARY_ABOVE1 */
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_MASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_SHIFT            (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_LENGTH           (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE1_INLOOP_CB_BOUNDARY_ABOVE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_OFFSET           (0x0800)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, RND_CTL_BIT_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_MASK          (0x00400000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_LSBMASK               (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_SHIFT         (22)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_LENGTH                (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_DEFAULT               (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_RND_CTL_BIT_ABOVE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, MODE_CONFIG_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_MASK          (0x003E0000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_LSBMASK               (0x0000001F)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_SHIFT         (17)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_LENGTH                (5)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_DEFAULT               (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_MODE_CONFIG_ABOVE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, SUBPEL_FILTER_MODE_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_MASK           (0x00010000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_SHIFT          (16)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_LENGTH         (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SUBPEL_FILTER_MODE_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, VC1_FASTUVMC_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_MASK         (0x00008000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_SHIFT                (15)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_LENGTH               (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_DEFAULT              (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_VC1_FASTUVMC_ABOVE2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, LOOPFILTER_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_MASK           (0x00004000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_SHIFT          (14)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_LENGTH         (1)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_LOOPFILTER_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, DISABLE_DEBLOCK_FILTER_IDC_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_MASK           (0x00003000)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_SHIFT          (12)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_LENGTH         (2)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_DISABLE_DEBLOCK_FILTER_IDC_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_MASK           (0x00000F00)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_SHIFT          (8)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_LENGTH         (4)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_ALPHA_CO_OFFSET_DIV2_ABOVE2_SIGNED_FIELD   (IMG_TRUE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, SLICE_BETA_OFFSET_DIV2_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_MASK               (0x000000F0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_LSBMASK            (0x0000000F)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_SHIFT              (4)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_LENGTH             (4)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_DEFAULT            (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_BETA_OFFSET_DIV2_ABOVE2_SIGNED_FIELD       (IMG_TRUE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, SLICE_FIELD_TYPE_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_MASK             (0x0000000C)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_LSBMASK          (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_SHIFT            (2)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_LENGTH           (2)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_DEFAULT          (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_FIELD_TYPE_ABOVE2_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, SLICE_PARAMS_ABOVE2, SLICE_CODE_TYPE_ABOVE2 */
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_MASK              (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_LSBMASK           (0x00000003)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_SHIFT             (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_LENGTH            (2)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_DEFAULT           (0)
+#define MSVDX_CMDS_SLICE_PARAMS_ABOVE2_SLICE_CODE_TYPE_ABOVE2_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_OFFSET              (0x0808)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE2, MB_ERROR_FLAG_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_MASK           (0x00400000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_SHIFT          (22)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_ERROR_FLAG_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE2, MB_OVERFLAG_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_MASK             (0x00200000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_LSBMASK          (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_SHIFT            (21)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_LENGTH           (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_DEFAULT          (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_OVERFLAG_ABOVE2_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE2, MB_FIELD_CODE_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_MASK           (0x00100000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_LSBMASK                (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_SHIFT          (20)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_LENGTH         (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_DEFAULT                (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_FIELD_CODE_ABOVE2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE2, MB_SLICE_TOP_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_MASK            (0x00080000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_SHIFT           (19)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_LENGTH          (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_DEFAULT         (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_TOP_ABOVE2_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE2, MB_SLICE_LHS_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_MASK            (0x00040000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_LSBMASK         (0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_SHIFT           (18)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_LENGTH          (1)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_DEFAULT         (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_SLICE_LHS_ABOVE2_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE2, MB_CODE_TYPE_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_MASK            (0x00030000)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_LSBMASK         (0x00000003)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_SHIFT           (16)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_LENGTH          (2)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_DEFAULT         (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_CODE_TYPE_ABOVE2_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE2, MB_NO_Y_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_MASK         (0x0000FF00)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_LSBMASK              (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_SHIFT                (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_LENGTH               (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_Y_ABOVE2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_NUMBER_ABOVE2, MB_NO_X_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_MASK         (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_LSBMASK              (0x000000FF)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_SHIFT                (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_LENGTH               (8)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_DEFAULT              (0)
+#define MSVDX_CMDS_MACROBLOCK_NUMBER_ABOVE2_MB_NO_X_ABOVE2_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_OFFSET          (0x080C)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT_ABOVE2, TRANSFORM_SIZE_8X8_FLAG_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_MASK \
+	( \
+		0x01000000)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_SHIFT            (24)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_LENGTH           (1)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_DEFAULT          (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_TRANSFORM_SIZE_8X8_FLAG_ABOVE2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT_ABOVE2, MB_QUANT_CHROMA_CR_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_MASK          (0x003F0000)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_SHIFT         (16)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_LENGTH                (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CR_ABOVE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT_ABOVE2, MB_QUANT_CHROMA_CB_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_MASK          (0x00003F00)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_LSBMASK \
+	( \
+		0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_SHIFT         (8)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_LENGTH                (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_DEFAULT               (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_CHROMA_CB_ABOVE2_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, MACROBLOCK_H264_QUANT_ABOVE2, MB_QUANT_LUMA_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_MASK               (0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_LSBMASK            (0x0000003F)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_SHIFT              (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_LENGTH             (6)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_DEFAULT            (0)
+#define MSVDX_CMDS_MACROBLOCK_H264_QUANT_ABOVE2_MB_QUANT_LUMA_ABOVE2_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_OFFSET                (0x0810)
+
+/* MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2, VC1_FIELDTX_ABOVE2 */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_MASK \
+	( \
+		0x00001000)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_SHIFT              (12)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_LENGTH             (1)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_DEFAULT            (0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_VC1_FIELDTX_ABOVE2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2,
+ * MB_BLOCK_TRANSFORM_SIZE_ABOVE2
+ */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_MASK \
+	( \
+		0x00000FFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_LSBMASK \
+	( \
+		0x00000FFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_LENGTH \
+	( \
+		12)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_SIZE_ABOVE2_MB_BLOCK_TRANSFORM_SIZE_ABOVE2_SIGNED_FIELD \
+	( \
+	  IMG_FALSE)
+
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_OFFSET                (0x0814)
+
+/*
+ * MSVDX_CMDS, MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2,
+ * MB_BLOCK_TRANSFORM_ZERO_ABOVE2
+ */
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_MASK \
+	( \
+		0x00FFFFFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_LSBMASK \
+	( \
+		0x00FFFFFF)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_LENGTH \
+	( \
+		24)
+#define MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE2_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_DEFAULT \
+	( \
+		0)
+#define  \
+MSVDX_CMDS_MACROBLOCK_BLOCK_TRANSFORM_ZERO_ABOVE3_MB_BLOCK_TRANSFORM_ZERO_ABOVE2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_OFFSET             (0x0854)
+
+/* MSVDX_CMDS, VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2, INLOOP_CR_BOUNDARY_ABOVE2 */
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_MASK \
+	( \
+		0x0000FF00)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_SHIFT            (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_LENGTH           (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CR_BOUNDARY_ABOVE2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2, INLOOP_CB_BOUNDARY_ABOVE2 */
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_MASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_SHIFT            (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_LENGTH           (8)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_DEFAULT          (0)
+#define MSVDX_CMDS_VC1_INLOOP_CHROMA_BOUNDARY_ABOVE2_INLOOP_CB_BOUNDARY_ABOVE2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_OFFSET           (0x0C44)
+
+/* MSVDX_CMDS, VP9_LAST_FRAME_PICTURE_SIZE, VP9_LAST_FRAME_PICTURE_HEIGHT_MIN1 */
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_HEIGHT_MIN1_MASK \
+	( \
+		0xFFFF0000)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_HEIGHT_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_HEIGHT_MIN1_SHIFT         (16)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_HEIGHT_MIN1_LENGTH \
+	( \
+		16)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_HEIGHT_MIN1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_HEIGHT_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LAST_FRAME_PICTURE_SIZE, VP9_LAST_FRAME_PICTURE_WIDTH_MIN1 */
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_WIDTH_MIN1_MASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_WIDTH_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_WIDTH_MIN1_SHIFT          (0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_WIDTH_MIN1_LENGTH         (16)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_WIDTH_MIN1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_PICTURE_SIZE_VP9_LAST_FRAME_PICTURE_WIDTH_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_OFFSET         (0x0C48)
+
+/*
+ * MSVDX_CMDS, VP9_GOLDEN_FRAME_PICTURE_SIZE,
+ * VP9_GOLDEN_FRAME_PICTURE_HEIGHT_MIN1
+ */
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_HEIGHT_MIN1_MASK \
+	( \
+		0xFFFF0000)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_HEIGHT_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_HEIGHT_MIN1_SHIFT \
+	( \
+		16)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_HEIGHT_MIN1_LENGTH \
+	( \
+		16)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_HEIGHT_MIN1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_HEIGHT_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, VP9_GOLDEN_FRAME_PICTURE_SIZE,
+ * VP9_GOLDEN_FRAME_PICTURE_WIDTH_MIN1
+ */
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_WIDTH_MIN1_MASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_WIDTH_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_WIDTH_MIN1_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_WIDTH_MIN1_LENGTH \
+	( \
+		16)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_WIDTH_MIN1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_PICTURE_SIZE_VP9_GOLDEN_FRAME_PICTURE_WIDTH_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_OFFSET         (0x0C4C)
+
+/*
+ * MSVDX_CMDS, VP9_ALTREF_FRAME_PICTURE_SIZE,
+ * VP9_ALTREF_FRAME_PICTURE_HEIGHT_MIN1
+ */
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_HEIGHT_MIN1_MASK \
+	( \
+		0xFFFF0000)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_HEIGHT_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_HEIGHT_MIN1_SHIFT \
+	( \
+		16)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_HEIGHT_MIN1_LENGTH \
+	( \
+		16)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_HEIGHT_MIN1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_HEIGHT_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/*
+ * MSVDX_CMDS, VP9_ALTREF_FRAME_PICTURE_SIZE,
+ * VP9_ALTREF_FRAME_PICTURE_WIDTH_MIN1
+ */
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_WIDTH_MIN1_MASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_WIDTH_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_WIDTH_MIN1_SHIFT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_WIDTH_MIN1_LENGTH \
+	( \
+		16)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_WIDTH_MIN1_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_PICTURE_SIZE_VP9_ALTREF_FRAME_PICTURE_WIDTH_MIN1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_OFFSET         (0x0C54)
+
+/* MSVDX_CMDS, VP9_LAST_FRAME_STRIDE, VP9_LAST_FRAME_CHROMA_STRIDE */
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_CHROMA_STRIDE_MASK              (0x1FFF0000)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_CHROMA_STRIDE_LSBMASK           (0x00001FFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_CHROMA_STRIDE_SHIFT             (16)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_CHROMA_STRIDE_LENGTH            (13)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_CHROMA_STRIDE_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_CHROMA_STRIDE_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LAST_FRAME_STRIDE, VP9_LAST_FRAME_LUMA_STRIDE */
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_LUMA_STRIDE_MASK                (0x00000FFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_LUMA_STRIDE_LSBMASK             (0x00000FFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_LUMA_STRIDE_SHIFT               (0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_LUMA_STRIDE_LENGTH              (12)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_LUMA_STRIDE_DEFAULT             (0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_STRIDE_VP9_LAST_FRAME_LUMA_STRIDE_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_OFFSET               (0x0C58)
+
+/* MSVDX_CMDS, VP9_GOLDEN_FRAME_STRIDE, VP9_GOLDEN_FRAME_CHROMA_STRIDE */
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_CHROMA_STRIDE_MASK          (0x1FFF0000)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_CHROMA_STRIDE_LSBMASK \
+	( \
+		0x00001FFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_CHROMA_STRIDE_SHIFT         (16)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_CHROMA_STRIDE_LENGTH                (13)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_CHROMA_STRIDE_DEFAULT               (0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_CHROMA_STRIDE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_GOLDEN_FRAME_STRIDE, VP9_GOLDEN_FRAME_LUMA_STRIDE */
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_LUMA_STRIDE_MASK            (0x00000FFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_LUMA_STRIDE_LSBMASK         (0x00000FFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_LUMA_STRIDE_SHIFT           (0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_LUMA_STRIDE_LENGTH          (12)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_LUMA_STRIDE_DEFAULT         (0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_STRIDE_VP9_GOLDEN_FRAME_LUMA_STRIDE_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_OFFSET               (0x0C5C)
+
+/* MSVDX_CMDS, VP9_ALTREF_FRAME_STRIDE, VP9_ALTREF_FRAME_CHROMA_STRIDE */
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_CHROMA_STRIDE_MASK          (0x1FFF0000)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_CHROMA_STRIDE_LSBMASK \
+	( \
+		0x00001FFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_CHROMA_STRIDE_SHIFT         (16)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_CHROMA_STRIDE_LENGTH                (13)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_CHROMA_STRIDE_DEFAULT               (0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_CHROMA_STRIDE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_ALTREF_FRAME_STRIDE, VP9_ALTREF_FRAME_LUMA_STRIDE */
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_LUMA_STRIDE_MASK            (0x00000FFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_LUMA_STRIDE_LSBMASK         (0x00000FFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_LUMA_STRIDE_SHIFT           (0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_LUMA_STRIDE_LENGTH          (12)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_LUMA_STRIDE_DEFAULT         (0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_STRIDE_VP9_ALTREF_FRAME_LUMA_STRIDE_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_OFFSET           (0x0C64)
+
+/* MSVDX_CMDS, VP9_LAST_FRAME_SCALE_FACTOR, VP9_LAST_FRAME_SCALE_FACTOR_Y */
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_Y_MASK \
+	( \
+		0xFFFF0000)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_Y_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_Y_SHIFT              (16)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_Y_LENGTH             (16)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_Y_DEFAULT            (0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_Y_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LAST_FRAME_SCALE_FACTOR, VP9_LAST_FRAME_SCALE_FACTOR_X */
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_X_MASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_X_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_X_SHIFT              (0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_X_LENGTH             (16)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_X_DEFAULT            (0)
+#define MSVDX_CMDS_VP9_LAST_FRAME_SCALE_FACTOR_VP9_LAST_FRAME_SCALE_FACTOR_X_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_OFFSET         (0x0C68)
+
+/*
+ * MSVDX_CMDS, VP9_GOLDEN_FRAME_SCALE_FACTOR,
+ * VP9_GOLDEN_FRAME_SCALE_FACTOR_Y
+ */
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_Y_MASK \
+	( \
+		0xFFFF0000)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_Y_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_Y_SHIFT          (16)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_Y_LENGTH         (16)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_Y_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_Y_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_GOLDEN_FRAME_SCALE_FACTOR, VP9_GOLDEN_FRAME_SCALE_FACTOR_X */
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_X_MASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_X_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_X_SHIFT          (0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_X_LENGTH         (16)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_X_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_GOLDEN_FRAME_SCALE_FACTOR_VP9_GOLDEN_FRAME_SCALE_FACTOR_X_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_OFFSET         (0x0C6C)
+
+/* MSVDX_CMDS, VP9_ALTREF_FRAME_SCALE_FACTOR, VP9_ALTREF_FRAME_SCALE_FACTOR_Y */
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_Y_MASK \
+	( \
+		0xFFFF0000)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_Y_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_Y_SHIFT          (16)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_Y_LENGTH         (16)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_Y_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_Y_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_ALTREF_FRAME_SCALE_FACTOR, VP9_ALTREF_FRAME_SCALE_FACTOR_X */
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_X_MASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_X_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_X_SHIFT          (0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_X_LENGTH         (16)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_X_DEFAULT \
+	( \
+		0)
+#define MSVDX_CMDS_VP9_ALTREF_FRAME_SCALE_FACTOR_VP9_ALTREF_FRAME_SCALE_FACTOR_X_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_OFFSET           (0x0DF0)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_SEG_LEVEL_0, VP9_LF_LVL_SEG3 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG3_MASK             (0x3F000000)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG3_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG3_SHIFT            (24)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG3_LENGTH           (6)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG3_DEFAULT          (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG3_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_SEG_LEVEL_0, VP9_LF_LVL_SEG2 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG2_MASK             (0x003F0000)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG2_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG2_SHIFT            (16)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG2_LENGTH           (6)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG2_DEFAULT          (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG2_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_SEG_LEVEL_0, VP9_LF_LVL_SEG1 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG1_MASK             (0x00003F00)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG1_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG1_SHIFT            (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG1_LENGTH           (6)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG1_DEFAULT          (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG1_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_SEG_LEVEL_0, VP9_LF_LVL_SEG0 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG0_MASK             (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG0_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG0_SHIFT            (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG0_LENGTH           (6)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG0_DEFAULT          (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_0_VP9_LF_LVL_SEG0_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_OFFSET           (0x0DF4)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_SEG_LEVEL_1, VP9_LF_LVL_SEG7 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG7_MASK             (0x3F000000)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG7_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG7_SHIFT            (24)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG7_LENGTH           (6)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG7_DEFAULT          (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG7_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_SEG_LEVEL_1, VP9_LF_LVL_SEG6 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG6_MASK             (0x003F0000)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG6_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG6_SHIFT            (16)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG6_LENGTH           (6)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG6_DEFAULT          (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG6_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_SEG_LEVEL_1, VP9_LF_LVL_SEG5 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG5_MASK             (0x00003F00)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG5_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG5_SHIFT            (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG5_LENGTH           (6)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG5_DEFAULT          (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG5_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_SEG_LEVEL_1, VP9_LF_LVL_SEG4 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG4_MASK             (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG4_LSBMASK          (0x0000003F)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG4_SHIFT            (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG4_LENGTH           (6)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG4_DEFAULT          (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_SEG_LEVEL_1_VP9_LF_LVL_SEG4_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_OFFSET              (0x0DF8)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_REFERENCE_DELTAS, VP9_REF_LF_DELTA3 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA3_MASK              (0xFF000000)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA3_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA3_SHIFT             (24)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA3_LENGTH            (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA3_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA3_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_REFERENCE_DELTAS, VP9_REF_LF_DELTA2 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA2_MASK              (0x00FF0000)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA2_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA2_SHIFT             (16)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA2_LENGTH            (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA2_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA2_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_REFERENCE_DELTAS, VP9_REF_LF_DELTA1 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA1_MASK              (0x0000FF00)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA1_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA1_SHIFT             (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA1_LENGTH            (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA1_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA1_SIGNED_FIELD      (IMG_TRUE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_REFERENCE_DELTAS, VP9_REF_LF_DELTA0 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA0_MASK              (0x000000FF)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA0_LSBMASK           (0x000000FF)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA0_SHIFT             (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA0_LENGTH            (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA0_DEFAULT           (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_REFERENCE_DELTAS_VP9_REF_LF_DELTA0_SIGNED_FIELD      (IMG_TRUE)
+
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_OFFSET           (0x0DFC)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_MODE_DELTAS, VP9_MODE_LF_DELTA1 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA1_MASK          (0x0000FF00)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA1_LSBMASK               (0x000000FF)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA1_SHIFT         (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA1_LENGTH                (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA1_DEFAULT               (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA1_SIGNED_FIELD  (IMG_TRUE)
+
+/* MSVDX_CMDS, VP9_LOOP_FILTER_MODE_DELTAS, VP9_MODE_LF_DELTA0 */
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA0_MASK          (0x000000FF)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA0_LSBMASK               (0x000000FF)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA0_SHIFT         (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA0_LENGTH                (8)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA0_DEFAULT               (0)
+#define MSVDX_CMDS_VP9_LOOP_FILTER_MODE_DELTAS_VP9_MODE_LF_DELTA0_SIGNED_FIELD  (IMG_TRUE)
+
+#define MSVDX_CMDS_EXTRA_FRAME_ID_OFFSET                (0x0F00)
+
+/* MSVDX_CMDS, EXTRA_FRAME_ID, STREAM_ID */
+#define MSVDX_CMDS_EXTRA_FRAME_ID_STREAM_ID_MASK                (0xFFFF0000)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_STREAM_ID_LSBMASK             (0x0000FFFF)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_STREAM_ID_SHIFT               (16)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_STREAM_ID_LENGTH              (16)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_STREAM_ID_DEFAULT             (0)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_STREAM_ID_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CMDS, EXTRA_FRAME_ID, CUR_PICTURE_ORDER_COUNT */
+#define MSVDX_CMDS_EXTRA_FRAME_ID_CUR_PICTURE_ORDER_COUNT_MASK          (0x0000FFFF)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_CUR_PICTURE_ORDER_COUNT_LSBMASK               (0x0000FFFF)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_CUR_PICTURE_ORDER_COUNT_SHIFT         (0)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_CUR_PICTURE_ORDER_COUNT_LENGTH                (16)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_CUR_PICTURE_ORDER_COUNT_DEFAULT               (0)
+#define MSVDX_CMDS_EXTRA_FRAME_ID_CUR_PICTURE_ORDER_COUNT_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_OFFSET             (0x0F08)
+
+/* MSVDX_CMDS, EXTRA_MISC_PARAMS, HEVC_SLICE_CR_QP_OFFSET */
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CR_QP_OFFSET_MASK               (0x001F0000)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CR_QP_OFFSET_LSBMASK            (0x0000001F)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CR_QP_OFFSET_SHIFT              (16)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CR_QP_OFFSET_LENGTH             (5)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CR_QP_OFFSET_DEFAULT            (0)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CR_QP_OFFSET_SIGNED_FIELD       (IMG_TRUE)
+
+/* MSVDX_CMDS, EXTRA_MISC_PARAMS, HEVC_SLICE_CB_QP_OFFSET */
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CB_QP_OFFSET_MASK               (0x00001F00)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CB_QP_OFFSET_LSBMASK            (0x0000001F)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CB_QP_OFFSET_SHIFT              (8)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CB_QP_OFFSET_LENGTH             (5)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CB_QP_OFFSET_DEFAULT            (0)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_HEVC_SLICE_CB_QP_OFFSET_SIGNED_FIELD       (IMG_TRUE)
+
+/* MSVDX_CMDS, EXTRA_MISC_PARAMS, H264_ENTROPY_CODING_MODE_FLAG */
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_H264_ENTROPY_CODING_MODE_FLAG_MASK         (0x00000001)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_H264_ENTROPY_CODING_MODE_FLAG_LSBMASK              (0x00000001)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_H264_ENTROPY_CODING_MODE_FLAG_SHIFT                (0)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_H264_ENTROPY_CODING_MODE_FLAG_LENGTH               (1)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_H264_ENTROPY_CODING_MODE_FLAG_DEFAULT              (0)
+#define MSVDX_CMDS_EXTRA_MISC_PARAMS_H264_ENTROPY_CODING_MODE_FLAG_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CMDS_EXTRA_MPEG2_QSCALE_OFFSET            (0x0F10)
+
+/* MSVDX_CMDS, EXTRA_MPEG2_QSCALE, MPEG2_QUANTISER_SCALE */
+#define MSVDX_CMDS_EXTRA_MPEG2_QSCALE_MPEG2_QUANTISER_SCALE_MASK                (0x0000007F)
+#define MSVDX_CMDS_EXTRA_MPEG2_QSCALE_MPEG2_QUANTISER_SCALE_LSBMASK             (0x0000007F)
+#define MSVDX_CMDS_EXTRA_MPEG2_QSCALE_MPEG2_QUANTISER_SCALE_SHIFT               (0)
+#define MSVDX_CMDS_EXTRA_MPEG2_QSCALE_MPEG2_QUANTISER_SCALE_LENGTH              (7)
+#define MSVDX_CMDS_EXTRA_MPEG2_QSCALE_MPEG2_QUANTISER_SCALE_DEFAULT             (0)
+#define MSVDX_CMDS_EXTRA_MPEG2_QSCALE_MPEG2_QUANTISER_SCALE_SIGNED_FIELD        (IMG_FALSE)
+
+#endif /* _IMG_MSVDX_CMDS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_msvdx_core_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_core_regs.h
new file mode 100644
index 000000000000..5aa1c5ceecc9
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_core_regs.h
@@ -0,0 +1,2333 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG MSVDX core Registers
+ * This file contains the MSVDX_CORE_REGS_H Definitions
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_MSVDX_CORE_REGS_H
+#define _IMG_MSVDX_CORE_REGS_H
+
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_OFFSET          (0x0094)
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_STRIDE          (4)
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_NO_ENTRIES              (4)
+
+/* MSVDX_CORE, CR_MMU_DIR_LIST_BASE, CR_MMU_DIR_LIST_BASE_ADDR */
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_MASK          (0xFFFFFFF0)
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_LSBMASK               (0x0FFFFFFF)
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_SHIFT         (4)
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_LENGTH                (28)
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_DEFAULT               (0)
+#define MSVDX_CORE_CR_MMU_DIR_LIST_BASE_CR_MMU_DIR_LIST_BASE_ADDR_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MMU_TILE_EXT_OFFSET               (0x00A4)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_STRIDE               (4)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_NO_ENTRIES           (4)
+
+/* MSVDX_CORE, CR_MMU_TILE_EXT, CR_TILE_MAX_ADDR_EXT */
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_MASK            (0x0000FF00)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_LSBMASK         (0x000000FF)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_SHIFT           (8)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_LENGTH          (8)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_DEFAULT         (255)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MAX_ADDR_EXT_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_TILE_EXT, CR_TILE_MIN_ADDR_EXT */
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_MASK            (0x000000FF)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_LSBMASK         (0x000000FF)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_SHIFT           (0)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_LENGTH          (8)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_TILE_EXT_CR_TILE_MIN_ADDR_EXT_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MMU_TILE_OFFSET           (0x00D4)
+#define MSVDX_CORE_CR_MMU_TILE_STRIDE           (4)
+#define MSVDX_CORE_CR_MMU_TILE_NO_ENTRIES               (4)
+
+/* MSVDX_CORE, CR_MMU_TILE, CR_TILE_MIN_ADDR */
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_MASK            (0x00000FFF)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_LSBMASK         (0x00000FFF)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_SHIFT           (0)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_LENGTH          (12)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MIN_ADDR_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_TILE, CR_TILE_MAX_ADDR */
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_MASK            (0x00FFF000)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_LSBMASK         (0x00000FFF)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_SHIFT           (12)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_LENGTH          (12)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_MAX_ADDR_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_TILE, CR_TILE_CFG */
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_MASK         (0x0F000000)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_LSBMASK              (0x0000000F)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_SHIFT                (24)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_LENGTH               (4)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_DEFAULT              (0)
+#define MSVDX_CORE_CR_MMU_TILE_CR_TILE_CFG_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_CONTROL_OFFSET              (0x0000)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_ENDIAN */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_MASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_SHIFT             (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_DEFAULT           (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_ENDIAN_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_SOFT_RESET */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_MASK            (0x00000100)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_SHIFT           (8)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_SOFT_RESET_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, DMAC_CH0_SELECT */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_MASK                (0x00001000)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_SHIFT               (12)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_DMAC_CH0_SELECT_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_FE_SOFT_RESET */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_MASK         (0x00010000)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_SHIFT                (16)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_FE_SOFT_RESET_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_BE_SOFT_RESET */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_MASK         (0x00100000)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_SHIFT                (20)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_BE_SOFT_RESET_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_VDMC_VDEB_SOFT_RESET */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_MASK          (0x00200000)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_SHIFT         (21)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VDMC_VDEB_SOFT_RESET_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_VEC_MEMIF_SOFT_RESET */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_MASK          (0x01000000)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_SHIFT         (24)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_MEMIF_SOFT_RESET_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_MASK             (0x10000000)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_SHIFT            (28)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL, CR_MSVDX_CORE_NO_MTX_SOFT_RESET */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_MASK                (0x80000000)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_SHIFT               (31)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_CR_MSVDX_CORE_NO_MTX_SOFT_RESET_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_OFFSET             (0x0004)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_AVS_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_MASK              (0x80000000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_SHIFT             (31)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_DEFAULT           (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_AVS_SUPPORTED_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MPEG4_DP_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_MASK         (0x40000000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_SHIFT                (30)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_DEFAULT              (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_DP_SUPPORTED_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_JPEG_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_MASK             (0x20000000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_SHIFT            (29)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_DEFAULT          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_JPEG_SUPPORTED_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_WMV_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_MASK              (0x10000000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_SHIFT             (28)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_DEFAULT           (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_WMV_SUPPORTED_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_VC1_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_MASK              (0x08000000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_SHIFT             (27)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_DEFAULT           (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VC1_SUPPORTED_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_H264_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_MASK             (0x04000000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_SHIFT            (26)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_DEFAULT          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_H264_SUPPORTED_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MPEG4_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_MASK            (0x02000000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_SHIFT           (25)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_DEFAULT         (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG4_SUPPORTED_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MPEG2_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_MASK            (0x01000000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_SHIFT           (24)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_DEFAULT         (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MPEG2_SUPPORTED_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_RV_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_MASK               (0x00800000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_SHIFT              (23)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_DEFAULT            (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_RV_SUPPORTED_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_VP6_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_MASK              (0x00400000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_SHIFT             (22)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_DEFAULT           (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP6_SUPPORTED_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_VP8_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_MASK              (0x00200000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_SHIFT             (21)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_DEFAULT           (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_VP8_SUPPORTED_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_SORENSON_SUPPORTED */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_MASK         (0x00100000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_SHIFT                (20)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_DEFAULT              (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_SORENSON_SUPPORTED_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MMU_40BIT_CAPABLE */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_MASK          (0x00080000)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_SHIFT         (19)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_DEFAULT               (1)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MMU_40BIT_CAPABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERNAL, CR_MSVDX_INTERNAL */
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_MASK             (0x0000FFFF)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_LSBMASK          (0x0000FFFF)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_SHIFT            (0)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_LENGTH           (16)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_INTERNAL_CR_MSVDX_INTERNAL_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_OFFSET             (0x0008)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_END_OF_SLICE */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_MASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_SHIFT          (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_END_OF_SLICE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_ERROR_DETECTED_SR */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_MASK              (0x00000002)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_SHIFT             (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_DEFAULT           (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_SR_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_ERROR_DETECTED_ENTDEC */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_MASK          (0x00000004)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_SHIFT         (2)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_ERROR_DETECTED_ENTDEC_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_ERROR */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_MASK           (0x00000008)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_SHIFT          (3)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_ERROR_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_OVERFLOW */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_MASK                (0x00000010)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_SHIFT               (4)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_OVERFLOW_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_UNDERFLOW */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_MASK               (0x00000020)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_SHIFT              (5)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_UNDERFLOW_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_MTXBLOCK */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_MASK                (0x00000040)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_SHIFT               (6)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_MTXBLOCK_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_END_OF_SLICE */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_MASK            (0x00000080)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_SHIFT           (7)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_END_OF_SLICE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MMU_FAULT_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_MASK              (0x00000F00)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_LSBMASK           (0x0000000F)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_SHIFT             (8)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_LENGTH            (4)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_DEFAULT           (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MMU_FAULT_IRQ_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_FE_WDT_CM0 */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_MASK         (0x00001000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_SHIFT                (12)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM0_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_FE_WDT_CM1 */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_MASK         (0x00002000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_SHIFT                (13)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_FE_WDT_CM1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MTX_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_MASK            (0x00004000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_SHIFT           (14)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_IRQ_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MTX_GPIO_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_MASK               (0x00008000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_SHIFT              (15)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_GPIO_IRQ_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDMC_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_MASK           (0x00010000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_SHIFT          (16)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDMC_IRQ_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDEB_PICTURE_DONE_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_MASK              (0x00020000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_SHIFT             (17)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_DEFAULT           (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDEB_SLICE_DONE_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_MASK                (0x00040000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_SHIFT               (18)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDEB_FLUSH_DONE_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_MASK                (0x00080000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_SHIFT               (19)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_DMAC_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_MASK           (0x00700000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_LSBMASK                (0x00000007)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_SHIFT          (20)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_LENGTH         (3)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_DMAC_IRQ_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VDEB_FAULT_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_MASK             (0x00800000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_SHIFT            (23)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_SYS_COMMAND_TIMEOUT_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_MASK            (0x01000000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_SHIFT           (24)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_COMMAND_TIMEOUT_IRQ_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_SYS_READ_TIMEOUT_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_MASK               (0x02000000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_SHIFT              (25)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_READ_TIMEOUT_IRQ_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MTX_COMMAND_TIMEOUT_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_MASK            (0x04000000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_SHIFT           (26)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_COMMAND_TIMEOUT_IRQ_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_MTX_READ_TIMEOUT_IRQ */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_MASK               (0x08000000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_SHIFT              (27)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_MTX_READ_TIMEOUT_IRQ_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_SYS_WDT */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_MASK            (0x10000000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_SHIFT           (28)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_SYS_WDT_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_BE_WDT_CM0 */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_MASK         (0x20000000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_SHIFT                (29)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_BE_WDT_CM0_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_CMD_SPACE_AVAILABLE */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_MASK                (0x40000000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_SHIFT               (30)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_STATUS, CR_VEC_RENDEC_SLICE_SKIPPED */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_MASK           (0x80000000)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_SHIFT          (31)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_STATUS_CR_VEC_RENDEC_SLICE_SKIPPED_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_OFFSET              (0x000C)
+
+/* MSVDX_CORE, CR_MSVDX_INTERRUPT_CLEAR, CR_IRQ_CLEAR */
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_MASK           (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_LSBMASK                (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_SHIFT          (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_LENGTH         (32)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_INTERRUPT_CLEAR_CR_IRQ_CLEAR_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_OFFSET                (0x0010)
+
+/* MSVDX_CORE, CR_MSVDX_HOST_INTERRUPT_ENABLE, CR_HOST_IRQ_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_MASK               (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LSBMASK            (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SHIFT              (0)
+#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LENGTH             (32)
+#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_OFFSET                (0x0014)
+
+/* MSVDX_CORE, CR_MSVDX_MTX_INTERRUPT1_ENABLE, CR_MTX_IRQ1_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_MASK               (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_LSBMASK            (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_SHIFT              (0)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_LENGTH             (32)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT1_ENABLE_CR_MTX_IRQ1_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_OFFSET                (0x0018)
+
+/* MSVDX_CORE, CR_MSVDX_MTX_INTERRUPT2_ENABLE, CR_MTX_IRQ2_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_MASK               (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_LSBMASK            (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_SHIFT              (0)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_LENGTH             (32)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MTX_INTERRUPT2_ENABLE_CR_MTX_IRQ2_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_RSVD0_OFFSET                (0x001C)
+
+/* MSVDX_CORE, CR_MSVDX_RSVD0, CR_RSVD0 */
+#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_MASK         (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_LSBMASK              (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_SHIFT                (0)
+#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_LENGTH               (32)
+#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_RSVD0_CR_RSVD0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_OFFSET               (0x0020)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_CORE_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_MASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_SHIFT         (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_DEFAULT               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDEB_PROCESS_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_MASK          (0x00000002)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_SHIFT         (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MAN_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDEB_ACCESS_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_MASK           (0x00000004)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_SHIFT          (2)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MAN_CLK_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDMC_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_MASK          (0x00000008)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_SHIFT         (3)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_MAN_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_ENTDEC_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_MASK            (0x00000010)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_SHIFT           (4)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_MAN_CLK_ENABLE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_ITRANS_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_MASK            (0x00000020)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_SHIFT           (5)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_MAN_CLK_ENABLE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_MTX_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_MASK           (0x00000040)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_SHIFT          (6)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_MTX_MAN_CLK_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_FE_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_MASK                (0x00000080)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_SHIFT               (7)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_MAN_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_BE_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_MASK                (0x00000100)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_SHIFT               (8)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_MAN_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_DEC_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_MASK               (0x00000200)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_SHIFT              (9)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_MAN_CLK_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDEB_PROCESS_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_MASK         (0x00020000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_SHIFT                (17)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_PROCESS_AUTO_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDEB_ACCESS_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_MASK          (0x00040000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_SHIFT         (18)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDEB_ACCESS_AUTO_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VDMC_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_MASK         (0x00080000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_SHIFT                (19)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VDMC_AUTO_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_ENTDEC_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_MASK           (0x00100000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_SHIFT          (20)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ENTDEC_AUTO_CLK_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_ITRANS_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_MASK           (0x00200000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_SHIFT          (21)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_ITRANS_AUTO_CLK_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_FE_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_MASK               (0x00800000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_SHIFT              (23)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_FE_AUTO_CLK_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_BE_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_MASK               (0x01000000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_SHIFT              (24)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_BE_AUTO_CLK_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE, CR_VEC_DEC_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_MASK              (0x02000000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_SHIFT             (25)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE_CR_VEC_DEC_AUTO_CLK_ENABLE_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_RTM_OFFSET          (0x0024)
+
+/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_B_BUS */
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_MASK               (0xFF000000)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_LSBMASK            (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_SHIFT              (24)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_LENGTH             (8)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_B_BUS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_A_BUS */
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_MASK               (0x00FF0000)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_LSBMASK            (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_SHIFT              (16)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_LENGTH             (8)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_A_BUS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_SELECT_B_MODULE */
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_MASK             (0x00000300)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_LSBMASK          (0x00000003)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_SHIFT            (8)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_LENGTH           (2)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MODULE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_SELECT_A_MODULE */
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_MASK             (0x000000C0)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_LSBMASK          (0x00000003)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_SHIFT            (6)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_LENGTH           (2)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MODULE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_SELECT_B */
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_MASK            (0x00000038)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_LSBMASK         (0x00000007)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_SHIFT           (3)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_LENGTH          (3)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_B_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_RTM, CR_RTM_SELECT_A */
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_MASK            (0x00000007)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_LSBMASK         (0x00000007)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_SHIFT           (0)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_LENGTH          (3)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_RTM_CR_RTM_SELECT_A_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_OFFSET                (0x0028)
+
+/* MSVDX_CORE, CR_MSVDX_COMMAND_SPACE, CR_MSVDX_CMD_BUFFER_SPACE */
+#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_MASK                (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_LSBMASK             (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_SHIFT               (0)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_LENGTH              (32)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_DEFAULT             (128)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_SPACE_CR_MSVDX_CMD_BUFFER_SPACE_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_OFFSET         (0x002C)
+
+/* MSVDX_CORE, CR_MSVDX_RENDEC_SPACE, CR_MSVDX_RENDEC_WRITE_SPACE */
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_MASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_SHIFT              (0)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_DEFAULT            (1)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_WRITE_SPACE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_RENDEC_SPACE, CR_MSVDX_RENDEC_READ_AVAILABLE */
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_MASK            (0x00000010)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_SHIFT           (4)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_RENDEC_SPACE_CR_MSVDX_RENDEC_READ_AVAILABLE_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_OFFSET              (0x0030)
+
+/* MSVDX_CORE, CR_MSVDX_CORE_ID, CR_MSVDX_CORE_CONFIG */
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_MASK           (0x0000FFFF)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_LSBMASK                (0x0000FFFF)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_SHIFT          (0)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_LENGTH         (16)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_DEFAULT                (128)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_MSVDX_CORE_CONFIG_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CORE_ID, CR_CORE_ID */
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_MASK             (0x00FF0000)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_LSBMASK          (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_SHIFT            (16)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_LENGTH           (8)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_DEFAULT          (3)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_CORE_ID_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CORE_ID, CR_GROUP_ID */
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_MASK            (0xFF000000)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_LSBMASK         (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_SHIFT           (24)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_LENGTH          (8)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_DEFAULT         (3)
+#define MSVDX_CORE_CR_MSVDX_CORE_ID_CR_GROUP_ID_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_OFFSET               (0x0034)
+
+/* MSVDX_CORE, CR_MSVDX_LATENCY_CONFIG, CR_CORE_ID_EXTENDED */
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_MASK             (0xFF800000)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_LSBMASK          (0x000001FF)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_SHIFT            (23)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_LENGTH           (9)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_DEFAULT          (63)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_CORE_ID_EXTENDED_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_LATENCY_CONFIG, CR_MSVDX_READ_LATENCY */
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_MASK           (0x0000FFFF)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_LSBMASK                (0x0000FFFF)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_SHIFT          (0)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_LENGTH         (16)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_LATENCY_CONFIG_CR_MSVDX_READ_LATENCY_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_OFFSET           (0x0038)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDEB_PROCESS_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_MASK               (0x00000002)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_SHIFT              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLKGATESTATUS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDEB_ACCESS_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_MASK                (0x00000004)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_SHIFT               (2)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLKGATESTATUS_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDMC_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_MASK               (0x00000008)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_SHIFT              (3)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLKGATESTATUS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_ITRANS_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_MASK         (0x00000020)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_SHIFT                (5)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLKGATESTATUS_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_MTX_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_MASK                (0x00000040)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_SHIFT               (6)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_MTX_CLKGATESTATUS_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_FE_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_MASK             (0x00000080)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_SHIFT            (7)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLKGATESTATUS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_BE_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_MASK             (0x00000100)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_SHIFT            (8)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLKGATESTATUS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_DEC_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_MASK            (0x00000200)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_SHIFT           (9)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLKGATESTATUS_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDEB_PROCESS_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_MASK          (0x00020000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_SHIFT         (17)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_PROCESS_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDEB_ACCESS_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_MASK           (0x00040000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_SHIFT          (18)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDEB_ACCESS_CLK_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VDMC_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_MASK          (0x00080000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_SHIFT         (19)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VDMC_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_ITRANS_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_MASK            (0x00200000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_SHIFT           (21)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_ITRANS_CLK_ENABLE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_FE_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_MASK                (0x00800000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_SHIFT               (23)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_FE_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_BE_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_MASK                (0x01000000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_SHIFT               (24)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_BE_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS, CR_VEC_DEC_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_MASK               (0x02000000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_SHIFT              (25)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS_CR_VEC_DEC_CLK_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_OFFSET           (0x003C)
+
+/* MSVDX_CORE, CR_MSVDX_MTX_MONITOR_ENABLE, CR_MTX_IDLE_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_MASK          (0x00000002)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_SHIFT         (1)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_IDLE_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MTX_MONITOR_ENABLE, CR_MTX_MONITOR_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_MASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_SHIFT              (0)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MTX_MONITOR_ENABLE_CR_MTX_MONITOR_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_OFFSET             (0x0040)
+
+/* MSVDX_CORE, CR_MSVDX_CORE_REV, CR_MSVDX_MAINT_REV */
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_MASK            (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_LSBMASK         (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_SHIFT           (0)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_LENGTH          (8)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_DEFAULT         (2)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAINT_REV_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CORE_REV, CR_MSVDX_MINOR_REV */
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_MASK            (0x0000FF00)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_LSBMASK         (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_SHIFT           (8)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_LENGTH          (8)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_DEFAULT         (5)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MINOR_REV_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CORE_REV, CR_MSVDX_MAJOR_REV */
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_MASK            (0x00FF0000)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_LSBMASK         (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_SHIFT           (16)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_LENGTH          (8)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_DEFAULT         (5)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_MAJOR_REV_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CORE_REV, CR_MSVDX_DESIGNER */
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_MASK             (0xFF000000)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_LSBMASK          (0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_SHIFT            (24)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_LENGTH           (8)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CORE_REV_CR_MSVDX_DESIGNER_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_OFFSET          (0x0044)
+
+/* MSVDX_CORE, CR_MSVDX_COMMAND_BUFFER_CTRL, CR_MSVDX_CMD_BUFFER_THRESHOLD */
+#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_MASK \
+	( \
+		0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_SHIFT             (0)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_LENGTH            (8)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_DEFAULT \
+	(128)
+#define MSVDX_CORE_CR_MSVDX_COMMAND_BUFFER_CTRL_CR_MSVDX_CMD_BUFFER_THRESHOLD_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_OFFSET           (0x0048)
+
+/* MSVDX_CORE, CR_MSVDX_DMAC_STREAM_STATUS, CR_HOST_IRQ_MONITOR */
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_MASK         (0x00001F00)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_LSBMASK              (0x0000001F)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_SHIFT                (8)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_LENGTH               (5)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_HOST_IRQ_MONITOR_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_DMAC_STREAM_STATUS, CR_DMAC_STREAM_STATUS */
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_MASK               (0x0000000F)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_LSBMASK            (0x0000000F)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_SHIFT              (0)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_LENGTH             (4)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_STATUS_CR_DMAC_STREAM_STATUS_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_OFFSET         (0x004C)
+
+/* MSVDX_CORE, CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE, CR_DMAC_STREAM_INTERRUPT_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_MASK \
+	( \
+		0x0000000F)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_LSBMASK \
+	( \
+		0x0000000F)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_SHIFT \
+	( \
+		0)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_LENGTH \
+	( \
+		4)
+#define MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_DEFAULT \
+	( \
+		1)
+#define \
+MSVDX_CORE_CR_MSVDX_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_SIGNED_FIELD \
+	( \
+	  IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_CORE_DES1_OFFSET            (0x0050)
+
+/* MSVDX_CORE, CR_MSVDX_CORE_DES1, CR_MSVDX_DESIGNER1 */
+#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_MASK           (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_LSBMASK                (0xFFFFFFFF)
+#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_SHIFT          (0)
+#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_LENGTH         (32)
+#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_DEFAULT                (0)
+#define MSVDX_CORE_CR_MSVDX_CORE_DES1_CR_MSVDX_DESIGNER1_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_OFFSET         (0x0054)
+
+/* MSVDX_CORE, CR_MSVDX_TIMEOUT_CTRL, CR_SP1_TIMEOUT_SELECT */
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_MASK             (0x00000003)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_LSBMASK          (0x00000003)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_SHIFT            (0)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_LENGTH           (2)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_SIGNED_FIELD     (IMG_FALSE)
+
+enum MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_SP1_TIMEOUT_SELECT_ENUM {
+	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_INDEFINITE  = 0x3,
+	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_128K        = 0x2,
+	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_16K         = 0x1,
+	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_4K          = 0x0,
+	MSVDX_CORE_CR_SP1_TIMEOUT_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* MSVDX_CORE, CR_MSVDX_TIMEOUT_CTRL, CR_MTX_TIMEOUT_SELECT */
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_MASK             (0x0000000C)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_LSBMASK          (0x00000003)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_SHIFT            (2)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_LENGTH           (2)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_SIGNED_FIELD     (IMG_FALSE)
+
+enum MSVDX_CORE_CR_MSVDX_TIMEOUT_CTRL_CR_MTX_TIMEOUT_SELECT_ENUM {
+	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_INDEFINITE  = 0x3,
+	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_128K        = 0x2,
+	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_16K         = 0x1,
+	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_4K          = 0x0,
+	MSVDX_CORE_CR_MTX_TIMEOUT_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_OFFSET              (0x0058)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_REGS_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_MASK            (0x20000000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_SHIFT           (29)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_LENGTH          (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_AUTO_CLK_ENABLE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_MEM_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_MASK         (0x10000000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_SHIFT                (28)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_AUTO_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x08000000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_SHIFT              (27)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x04000000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_SHIFT              (26)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_PROCESS2_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x02000000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_SHIFT              (25)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_PROCESS1_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x01000000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_SHIFT              (24)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_ACCESS2_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00800000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_SHIFT               (23)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_ACCESS1_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00400000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_SHIFT               (22)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDMC2_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_MASK               (0x00200000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_SHIFT              (21)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_AUTO_CLK_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDMC1_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_MASK               (0x00100000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_SHIFT              (20)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_AUTO_CLK_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_FE_GRP2_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_MASK         (0x00080000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_SHIFT                (19)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_AUTO_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_FE_GRP1_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_MASK         (0x00040000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_SHIFT                (18)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_AUTO_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_REG_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_MASK         (0x00020000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_SHIFT                (17)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_AUTO_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_DMAC_AUTO_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_MASK                (0x00010000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_SHIFT               (16)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_AUTO_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_REGS_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_MASK             (0x00002000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_SHIFT            (13)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_DEFAULT          (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_REGS_MAN_CLK_ENABLE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_MEM_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_MASK          (0x00001000)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_SHIFT         (12)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_DEFAULT               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_MEM_MAN_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_SCALE_BE_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000800)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_SHIFT               (11)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_SCALE_FE_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000400)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_SHIFT               (10)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_PROCESS2_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000200)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_SHIFT               (9)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS2_MAN_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_PROCESS1_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000100)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_SHIFT               (8)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_PROCESS1_MAN_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_ACCESS2_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_MASK         (0x00000080)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_SHIFT                (7)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS2_MAN_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDEB_ACCESS1_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_MASK         (0x00000040)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_SHIFT                (6)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDEB_ACCESS1_MAN_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDMC2_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_MASK                (0x00000020)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_SHIFT               (5)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC2_MAN_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VDMC1_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_MASK                (0x00000010)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_SHIFT               (4)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VDMC1_MAN_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_FE_GRP2_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_MASK          (0x00000008)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_SHIFT         (3)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP2_MAN_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_VEC_FE_GRP1_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_MASK          (0x00000004)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_SHIFT         (2)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_VEC_FE_GRP1_MAN_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_REG_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_MASK          (0x00000002)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_SHIFT         (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_DEFAULT               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_REG_MAN_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_MAN_CLK_ENABLE2, CR_DMAC_MAN_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_MASK         (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_SHIFT                (0)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_DEFAULT              (1)
+#define MSVDX_CORE_CR_MSVDX_MAN_CLK_ENABLE2_CR_DMAC_MAN_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_OFFSET          (0x005C)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_REGS_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_MASK             (0x20000000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_SHIFT            (29)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_DEFAULT          (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLK_ENABLE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_MEM_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_MASK          (0x10000000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_SHIFT         (28)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_DEFAULT               (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_SCALE_BE_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_MASK                (0x08000000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_SHIFT               (27)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_SCALE_FE_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_MASK                (0x04000000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_SHIFT               (26)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_PROCESS2_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_MASK                (0x02000000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_SHIFT               (25)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_PROCESS1_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_MASK                (0x01000000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_SHIFT               (24)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_ACCESS2_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_MASK         (0x00800000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_SHIFT                (23)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_ACCESS1_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_MASK         (0x00400000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_SHIFT                (22)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDMC2_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_MASK                (0x00200000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_SHIFT               (21)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDMC1_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_MASK                (0x00100000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_SHIFT               (20)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_LENGTH              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_DEFAULT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLK_ENABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_FE_GRP2_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_MASK          (0x00080000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_SHIFT         (19)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_FE_GRP1_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_MASK          (0x00040000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_SHIFT         (18)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_REG_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_MASK          (0x00020000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_SHIFT         (17)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_DEFAULT               (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLK_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_DMAC_CLK_ENABLE */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_MASK         (0x00010000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_SHIFT                (16)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_DEFAULT              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLK_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_REGS_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_MASK          (0x00002000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_SHIFT         (13)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_LENGTH                (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_DEFAULT               (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_REGS_CLKGATESTATUS_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_MEM_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_MASK               (0x00001000)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_SHIFT              (12)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_DEFAULT            (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_MEM_CLKGATESTATUS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_SCALE_BE_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_MASK             (0x00000800)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_SHIFT            (11)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_BE_CLKGATESTATUS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_SCALE_FE_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_MASK             (0x00000400)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_SHIFT            (10)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_SCALE_FE_CLKGATESTATUS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_PROCESS2_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_MASK             (0x00000200)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_SHIFT            (9)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS2_CLKGATESTATUS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_PROCESS1_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_MASK             (0x00000100)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_SHIFT            (8)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_PROCESS1_CLKGATESTATUS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_ACCESS2_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_MASK              (0x00000080)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_SHIFT             (7)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_DEFAULT           (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS2_CLKGATESTATUS_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDEB_ACCESS1_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_MASK              (0x00000040)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_SHIFT             (6)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_DEFAULT           (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDEB_ACCESS1_CLKGATESTATUS_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDMC2_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_MASK             (0x00000020)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_SHIFT            (5)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC2_CLKGATESTATUS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VDMC1_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_MASK             (0x00000010)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_SHIFT            (4)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_LENGTH           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VDMC1_CLKGATESTATUS_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_FE_GRP2_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_MASK               (0x00000008)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_SHIFT              (3)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP2_CLKGATESTATUS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_VEC_FE_GRP1_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_MASK               (0x00000004)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_SHIFT              (2)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_VEC_FE_GRP1_CLKGATESTATUS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_REG_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_MASK               (0x00000002)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_SHIFT              (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_LENGTH             (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_DEFAULT            (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_REG_CLKGATESTATUS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CLK_STATUS2, CR_DMAC_CLKGATESTATUS */
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_MASK              (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_SHIFT             (0)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_LENGTH            (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_DEFAULT           (1)
+#define MSVDX_CORE_CR_MSVDX_CLK_STATUS2_CR_DMAC_CLKGATESTATUS_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_OFFSET             (0x0060)
+
+/* MSVDX_CORE, CR_MSVDX_MULTICORE_STATUS, CR_MSVDX_NUM_SLAVES */
+#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_MASK           (0x00000003)
+#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_LSBMASK                (0x00000003)
+#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_SHIFT          (0)
+#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_LENGTH         (2)
+#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_DEFAULT                (1)
+#define MSVDX_CORE_CR_MSVDX_MULTICORE_STATUS_CR_MSVDX_NUM_SLAVES_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_OFFSET               (0x0064)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_CNT_CTRL */
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_MASK         (0x00060000)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_LSBMASK              (0x00000003)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_SHIFT                (17)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_LENGTH               (2)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_DEFAULT              (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CNT_CTRL_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_ENABLE */
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_MASK           (0x00010000)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_SHIFT          (16)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_DEFAULT                (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_ACTION1 */
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_MASK          (0x00003000)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_LSBMASK               (0x00000003)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_SHIFT         (12)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_LENGTH                (2)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_DEFAULT               (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION1_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_ACTION0 */
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_MASK          (0x00000100)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_SHIFT         (8)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_LENGTH                (1)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_DEFAULT               (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_ACTION0_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_CLEAR_SELECT */
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_MASK             (0x00000030)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_LSBMASK          (0x00000003)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_SHIFT            (4)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_LENGTH           (2)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_DEFAULT          (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLEAR_SELECT_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDT_CONTROL, FE_WDT_CLKDIV_SELECT */
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_MASK            (0x00000007)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_LSBMASK         (0x00000007)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_SHIFT           (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_LENGTH          (3)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_DEFAULT         (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_OFFSET           (0x0068)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDTIMER, FE_WDT_COUNTER */
+#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_MASK              (0x0000FFFF)
+#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_LSBMASK           (0x0000FFFF)
+#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_SHIFT             (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_LENGTH            (16)
+#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_DEFAULT           (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDTIMER_FE_WDT_COUNTER_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_OFFSET          (0x006C)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDT_COMPAREMATCH, FE_WDT_CM1 */
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_MASK         (0xFFFF0000)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_LSBMASK              (0x0000FFFF)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_SHIFT                (16)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_LENGTH               (16)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_DEFAULT              (65535)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_FE_MSVDX_WDT_COMPAREMATCH, FE_WDT_CM0 */
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_MASK         (0x0000FFFF)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_LSBMASK              (0x0000FFFF)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_SHIFT                (0)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_LENGTH               (16)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_DEFAULT              (65535)
+#define MSVDX_CORE_CR_FE_MSVDX_WDT_COMPAREMATCH_FE_WDT_CM0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_OFFSET               (0x0070)
+
+/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_CNT_CTRL */
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_MASK         (0x001E0000)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_LSBMASK              (0x0000000F)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_SHIFT                (17)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_LENGTH               (4)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_DEFAULT              (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CNT_CTRL_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_ENABLE */
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_MASK           (0x00010000)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_SHIFT          (16)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_DEFAULT                (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_ACTION0 */
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_MASK          (0x00000100)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_SHIFT         (8)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_LENGTH                (1)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_DEFAULT               (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_ACTION0_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_CLEAR_SELECT */
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_MASK             (0x000000F0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_LSBMASK          (0x0000000F)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_SHIFT            (4)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_LENGTH           (4)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_DEFAULT          (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLEAR_SELECT_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_BE_MSVDX_WDT_CONTROL, BE_WDT_CLKDIV_SELECT */
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_MASK            (0x00000007)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_LSBMASK         (0x00000007)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_SHIFT           (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_LENGTH          (3)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_DEFAULT         (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_OFFSET           (0x0074)
+
+/* MSVDX_CORE, CR_BE_MSVDX_WDTIMER, BE_WDT_COUNTER */
+#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_MASK              (0x0000FFFF)
+#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_LSBMASK           (0x0000FFFF)
+#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_SHIFT             (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_LENGTH            (16)
+#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_DEFAULT           (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDTIMER_BE_WDT_COUNTER_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_OFFSET          (0x0078)
+
+/* MSVDX_CORE, CR_BE_MSVDX_WDT_COMPAREMATCH, BE_WDT_CM0 */
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_MASK         (0x0000FFFF)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_LSBMASK              (0x0000FFFF)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_SHIFT                (0)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_LENGTH               (16)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_DEFAULT              (65535)
+#define MSVDX_CORE_CR_BE_MSVDX_WDT_COMPAREMATCH_BE_WDT_CM0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_OFFSET            (0x007C)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL_2, CR_MTX_CLK_RATIO */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_MASK             (0x00000018)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_LSBMASK          (0x00000003)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_SHIFT            (3)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_LENGTH           (2)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_DEFAULT          (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_MTX_CLK_RATIO_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_CONTROL_2, CR_DMAC_CH_SEL_FOR_MTX */
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_MASK               (0x00000007)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_LSBMASK            (0x00000007)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_SHIFT              (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_LENGTH             (3)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_DEFAULT            (0)
+#define MSVDX_CORE_CR_MSVDX_CONTROL_2_CR_DMAC_CH_SEL_FOR_MTX_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MMU_CONTROL0_OFFSET               (0x0080)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_INVALDC */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_MASK          (0x00000008)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_SHIFT         (3)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_LENGTH                (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_DEFAULT               (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_INVALDC_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_FLUSH */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_MASK            (0x00000004)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_SHIFT           (2)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_LENGTH          (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_FLUSH_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_PAUSE */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_MASK            (0x00000002)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_SHIFT           (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_LENGTH          (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_PAUSE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_NOREORDER */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_MASK                (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_SHIFT               (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_LENGTH              (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_DEFAULT             (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_NOREORDER_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_FLOWRATE_DMAC */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_MASK                (0x00000700)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_LSBMASK             (0x00000007)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_SHIFT               (8)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_LENGTH              (3)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_DEFAULT             (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_DMAC_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_FLOWRATE_VEC */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_MASK         (0x00003800)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_LSBMASK              (0x00000007)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_SHIFT                (11)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_LENGTH               (3)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_DEFAULT              (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VEC_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_FLOWRATE_VDMC */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_MASK                (0x0001C000)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_LSBMASK             (0x00000007)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_SHIFT               (14)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_LENGTH              (3)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_DEFAULT             (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDMC_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_FLOWRATE_VDEB */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_MASK                (0x000E0000)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_LSBMASK             (0x00000007)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_SHIFT               (17)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_LENGTH              (3)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_DEFAULT             (0)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_FLOWRATE_VDEB_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_BYPASS_DMAC */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_MASK              (0x01000000)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_SHIFT             (24)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_LENGTH            (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_DEFAULT           (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_DMAC_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_BYPASS_VEC */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_MASK               (0x02000000)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_SHIFT              (25)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_LENGTH             (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_DEFAULT            (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VEC_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_BYPASS_VDMC */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_MASK              (0x04000000)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_SHIFT             (26)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_LENGTH            (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_DEFAULT           (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDMC_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL0, CR_MMU_BYPASS_VDEB */
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_MASK              (0x08000000)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_SHIFT             (27)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_LENGTH            (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_DEFAULT           (1)
+#define MSVDX_CORE_CR_MMU_CONTROL0_CR_MMU_BYPASS_VDEB_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MMU_CONTROL1_OFFSET               (0x0084)
+
+/* MSVDX_CORE, CR_MMU_CONTROL1, CR_MMU_TTE_THRESHOLD */
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_MASK            (0x00000FFF)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_LSBMASK         (0x00000FFF)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_SHIFT           (0)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_LENGTH          (12)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_DEFAULT         (12)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_TTE_THRESHOLD_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL1, CR_MMU_ADT_TTE */
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_MASK          (0x000FF000)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_LSBMASK               (0x000000FF)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_SHIFT         (12)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_LENGTH                (8)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_ADT_TTE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL1, CR_MMU_BEST_COUNT */
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_MASK               (0x0FF00000)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_LSBMASK            (0x000000FF)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_SHIFT              (20)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_LENGTH             (8)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_DEFAULT            (0)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_BEST_COUNT_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL1, CR_MMU_PAGE_SIZE */
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_MASK                (0xF0000000)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_LSBMASK             (0x0000000F)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_SHIFT               (28)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_LENGTH              (4)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_DEFAULT             (12)
+#define MSVDX_CORE_CR_MMU_CONTROL1_CR_MMU_PAGE_SIZE_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_OFFSET             (0x0088)
+
+/* MSVDX_CORE, CR_MMU_BANK_INDEX, CR_MMU_BANK_SELECT */
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_MASK            (0x00000002)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SHIFT           (1)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_LENGTH          (1)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SIGNED_FIELD    (IMG_FALSE)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_NO_REPS         (2)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_SELECT_SIZE            (1)
+
+/* MSVDX_CORE, CR_MMU_BANK_INDEX, CR_MMU_BANK_N_INDEX_M */
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_MASK         (0x0000C000)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_LSBMASK              (0x00000003)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SHIFT                (14)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_LENGTH               (2)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_DEFAULT              (0)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SIGNED_FIELD (IMG_FALSE)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_NO_REPS              (4)
+#define MSVDX_CORE_CR_MMU_BANK_INDEX_CR_MMU_BANK_N_INDEX_M_SIZE         (2)
+
+#define MSVDX_CORE_CR_MMU_STATUS_OFFSET         (0x008C)
+
+/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_FAULT_ADDR */
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_MASK         (0xFFFFF000)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_LSBMASK              (0x000FFFFF)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_SHIFT                (12)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_LENGTH               (20)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_DEFAULT              (0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_ADDR_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_FAULT_CID */
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_MASK          (0x00000F00)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_LSBMASK               (0x0000000F)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_SHIFT         (8)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_LENGTH                (4)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_DEFAULT               (0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_CID_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_FAULT_TAG_SB */
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_MASK               (0x000000F0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_LSBMASK            (0x0000000F)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_SHIFT              (4)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_LENGTH             (4)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_DEFAULT            (0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_TAG_SB_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_READ_OVERRUN */
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_MASK               (0x00000008)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_SHIFT              (3)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_LENGTH             (1)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_DEFAULT            (0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_READ_OVERRUN_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_36BIT_CAPABLE */
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_MASK              (0x00000004)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_LSBMASK           (0x00000001)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_SHIFT             (2)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_LENGTH            (1)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_DEFAULT           (0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_36BIT_CAPABLE_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_FAULT_RNW */
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_MASK          (0x00000002)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_SHIFT         (1)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_LENGTH                (1)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_DEFAULT               (0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_FAULT_RNW_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_STATUS, CR_MMU_PF_N_RW */
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_MASK            (0x00000001)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_SHIFT           (0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_LENGTH          (1)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_STATUS_CR_MMU_PF_N_RW_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MMU_CONTROL2_OFFSET               (0x0090)
+
+/* MSVDX_CORE, CR_MMU_CONTROL2, CR_MMU_TILING_SCHEME */
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_MASK            (0x00000008)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_SHIFT           (3)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_LENGTH          (1)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_TILING_SCHEME_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL2, CR_MMU_ENABLE_40BIT_ADDRESSING */
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_MASK          (0x00000004)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_SHIFT         (2)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_LENGTH                (1)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_DEFAULT               (0)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_40BIT_ADDRESSING_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL2, CR_MMU_ENABLE_OVERRUN_IRQ */
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_MASK               (0x00000002)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_SHIFT              (1)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_LENGTH             (1)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_DEFAULT            (0)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_OVERRUN_IRQ_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MMU_CONTROL2, CR_MMU_ENABLE_36BIT_ADDRESSING */
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_MASK          (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_SHIFT         (0)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_LENGTH                (1)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_DEFAULT               (0)
+#define MSVDX_CORE_CR_MMU_CONTROL2_CR_MMU_ENABLE_36BIT_ADDRESSING_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_OFFSET                (0x00C4)
+
+/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_VDEB */
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_MASK               (0x00000010)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_SHIFT              (4)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_LENGTH             (1)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_DEFAULT            (0)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDEB_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_VDMC */
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_MASK               (0x00000008)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_SHIFT              (3)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_LENGTH             (1)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_DEFAULT            (0)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VDMC_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_VEC */
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_MASK                (0x00000004)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_SHIFT               (2)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_LENGTH              (1)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_DEFAULT             (0)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_VEC_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_DMAC */
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_MASK               (0x00000002)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_LSBMASK            (0x00000001)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_SHIFT              (1)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_LENGTH             (1)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_DEFAULT            (0)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_DMAC_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_CMD_PRIORITY_ENABLE, CR_CMD_PRI_EN_BIF */
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_MASK                (0x00000001)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_SHIFT               (0)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_LENGTH              (1)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_DEFAULT             (1)
+#define MSVDX_CORE_CR_CMD_PRIORITY_ENABLE_CR_CMD_PRI_EN_BIF_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_OFFSET         (0x00C8)
+
+/* MSVDX_CORE, CR_MSVDX_REQ_PRIORITY, CR_REQ_PRIORITY_DECR */
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_MASK              (0x0FFF0000)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_LSBMASK           (0x00000FFF)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_SHIFT             (16)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_LENGTH            (12)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_DEFAULT           (600)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_REQ_PRIORITY, CR_REQ_PRIORITY_THRESH */
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_MASK            (0x0000FFFF)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_LSBMASK         (0x0000FFFF)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_SHIFT           (0)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_LENGTH          (16)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_DEFAULT         (65535)
+#define MSVDX_CORE_CR_MSVDX_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_OFFSET           (0x00CC)
+
+/* MSVDX_CORE, CR_MSVDX_LIMITED_THROUGHPUT, CR_REQUEST_GAP */
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_MASK              (0x0FFF0000)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_LSBMASK           (0x00000FFF)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_SHIFT             (16)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_LENGTH            (12)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_DEFAULT           (0)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_REQUEST_GAP_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MSVDX_LIMITED_THROUGHPUT, CR_LIMITED_WORDS */
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_MASK            (0x000003FF)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_LSBMASK         (0x000003FF)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_SHIFT           (0)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_LENGTH          (10)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_DEFAULT         (0)
+#define MSVDX_CORE_CR_MSVDX_LIMITED_THROUGHPUT_CR_LIMITED_WORDS_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MMU_MEM_REQ_OFFSET                (0x00D0)
+
+/* MSVDX_CORE, CR_MMU_MEM_REQ, CR_MEM_REQ_STAT_READS */
+#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_MASK            (0x000000FF)
+#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_LSBMASK         (0x000000FF)
+#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_SHIFT           (0)
+#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_LENGTH          (8)
+#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_DEFAULT         (0)
+#define MSVDX_CORE_CR_MMU_MEM_REQ_CR_MEM_REQ_STAT_READS_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MEMORY_DEBUG_OFFSET               (0x00EC)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_MEM_MONITOR */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_MASK          (0xFFFF0000)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_LSBMASK               (0x0000FFFF)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SHIFT         (16)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_LENGTH                (16)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_DEFAULT               (32768)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDEB_MEM_AD_ENABLE */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_MASK           (0x00008000)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_SHIFT          (15)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_DEFAULT                (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDEB_MEM_AD_VALID */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_MASK            (0x00004000)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_SHIFT           (14)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_LENGTH          (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_DEFAULT         (0)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_MEM_AD_VALID_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDMC_MEM_AD_ENABLE */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_MASK           (0x00002000)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_SHIFT          (13)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_DEFAULT                (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDMC_MEM_AD_VALID */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_MASK            (0x00001000)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_SHIFT           (12)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_LENGTH          (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_DEFAULT         (0)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDMC_MEM_AD_VALID_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VEC_MEM_AD_ENABLE */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_MASK            (0x00000800)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_SHIFT           (11)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_LENGTH          (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_DEFAULT         (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_ENABLE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VEC_MEM_AD_VALID */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_MASK             (0x00000400)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_LSBMASK          (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_SHIFT            (10)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_LENGTH           (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_DEFAULT          (0)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VEC_MEM_AD_VALID_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_DMAC_MEM_AD_ENABLE */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_MASK           (0x00000200)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_LSBMASK                (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_SHIFT          (9)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_LENGTH         (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_DEFAULT                (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_ENABLE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_DMAC_MEM_AD_VALID */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_MASK            (0x00000100)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_LSBMASK         (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_SHIFT           (8)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_LENGTH          (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_DEFAULT         (0)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_DMAC_MEM_AD_VALID_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_BIF_STALLED */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_MASK          (0x00000080)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_LSBMASK               (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_SHIFT         (7)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_LENGTH                (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_DEFAULT               (0)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_STALLED_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_BIF_TRANSFER */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_MASK         (0x00000040)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_SHIFT                (6)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_LENGTH               (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_DEFAULT              (0)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_BIF_TRANSFER_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_VDEB_USE_ADDR_SIG_ID */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_MASK         (0x00000010)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_SHIFT                (4)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_LENGTH               (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_DEFAULT              (1)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_VDEB_USE_ADDR_SIG_ID_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MEMORY_DEBUG, CR_MEM_MONITOR_SEL */
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_MASK              (0x0000000F)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_LSBMASK           (0x0000000F)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_SHIFT             (0)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_LENGTH            (4)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_DEFAULT           (0)
+#define MSVDX_CORE_CR_MEMORY_DEBUG_CR_MEM_MONITOR_SEL_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_CORE_CR_MTX_DEBUG_OFFSET          (0x00F0)
+
+/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_LAST_RAM_BANK_SIZE */
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_MASK          (0x0F000000)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_LSBMASK               (0x0000000F)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_SHIFT         (24)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_LENGTH                (4)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_DEFAULT               (0)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_LAST_RAM_BANK_SIZE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_RAM_BANK_SIZE */
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_MASK               (0x000F0000)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_LSBMASK            (0x0000000F)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_SHIFT              (16)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_LENGTH             (4)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_DEFAULT            (1)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANK_SIZE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_RAM_BANKS */
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_MASK           (0x00000F00)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_LSBMASK                (0x0000000F)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_SHIFT          (8)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_LENGTH         (4)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_DEFAULT                (0)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_RAM_BANKS_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_DBG_GPIO_OUT */
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_MASK                (0x00000018)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_LSBMASK             (0x00000003)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_SHIFT               (3)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_LENGTH              (2)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_DEFAULT             (0)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_OUT_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_DBG_IS_SLAVE */
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_MASK                (0x00000004)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_LSBMASK             (0x00000001)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_SHIFT               (2)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_LENGTH              (1)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_DEFAULT             (1)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_IS_SLAVE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_CORE, CR_MTX_DEBUG, CR_MTX_DBG_GPIO_IN */
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_MASK         (0x00000003)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_LSBMASK              (0x00000003)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_SHIFT                (0)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_LENGTH               (2)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_DEFAULT              (0)
+#define MSVDX_CORE_CR_MTX_DEBUG_CR_MTX_DBG_GPIO_IN_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_OFFSET              (0x00F4)
+
+/* MSVDX_CORE, CR_SYS_MSVDX_WDT_CONTROL, SYS_WDT_ENABLE */
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_MASK         (0x00010000)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_LSBMASK              (0x00000001)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_SHIFT                (16)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_LENGTH               (1)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_DEFAULT              (0)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_ENABLE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_CORE, CR_SYS_MSVDX_WDT_CONTROL, SYS_WDT_CLKDIV_SELECT */
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_MASK          (0x00000007)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_LSBMASK               (0x00000007)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_SHIFT         (0)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_LENGTH                (3)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_DEFAULT               (0)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_OFFSET          (0x00F8)
+
+/* MSVDX_CORE, CR_SYS_MSVDX_WDTIMER, SYS_WDT_COUNTER */
+#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_MASK            (0xFFFFFFFF)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_LSBMASK         (0xFFFFFFFF)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_SHIFT           (0)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_LENGTH          (32)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_DEFAULT         (0)
+#define MSVDX_CORE_CR_SYS_MSVDX_WDTIMER_SYS_WDT_COUNTER_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_OFFSET          (0x00FC)
+
+/* MSVDX_CORE, CR_SYS_MEMORY_DEBUG2, CR_VDEB_OUTSTANDING_READ_REQS */
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_MASK              (0xFF000000)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_LSBMASK           (0x000000FF)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_SHIFT             (24)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_LENGTH            (8)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_DEFAULT           (0)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_SYS_MEMORY_DEBUG2, CR_VDMC_OUTSTANDING_READ_REQS */
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_MASK              (0x00FF0000)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_LSBMASK           (0x000000FF)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_SHIFT             (16)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_LENGTH            (8)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_DEFAULT           (0)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_CORE, CR_SYS_MEMORY_DEBUG2, CR_VEC_OUTSTANDING_READ_REQS */
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_MASK               (0x0000FF00)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_LSBMASK            (0x000000FF)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_SHIFT              (8)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_LENGTH             (8)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_DEFAULT            (0)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_CORE, CR_SYS_MEMORY_DEBUG2, CR_DMAC_OUTSTANDING_READ_REQS */
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_MASK              (0x000000FF)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_LSBMASK           (0x000000FF)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_SHIFT             (0)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_LENGTH            (8)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_DEFAULT           (0)
+#define MSVDX_CORE_CR_SYS_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_SIGNED_FIELD      (IMG_FALSE)
+
+#endif /* _IMG_MSVDX_CORE_REGS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_msvdx_mtx_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_mtx_regs.h
new file mode 100644
index 000000000000..981c246bf730
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_mtx_regs.h
@@ -0,0 +1,400 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG MSVDX MTX Registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_MSVDX_MTX_REGS_H
+#define _IMG_MSVDX_MTX_REGS_H
+
+#define MTX_CORE_CR_MTX_ENABLE_OFFSET           (0x0000)
+
+/* MTX_CORE, CR_MTX_ENABLE, MTX_MAJ_REV */
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_MASK         (0xFF000000)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_LSBMASK              (0x000000FF)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_SHIFT                (24)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_LENGTH               (8)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_DEFAULT              (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MAJ_REV_SIGNED_FIELD (0)
+
+/* MTX_CORE, CR_MTX_ENABLE, MTX_MIN_REV */
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_MASK         (0x00FF0000)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_LSBMASK              (0x000000FF)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_SHIFT                (16)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_LENGTH               (8)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_DEFAULT              (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_MIN_REV_SIGNED_FIELD (0)
+
+/* MTX_CORE, CR_MTX_ENABLE, MTX_TCAPS */
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_MASK           (0x0000F000)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_LSBMASK                (0x0000000F)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_SHIFT          (12)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_LENGTH         (4)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_DEFAULT                (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TCAPS_SIGNED_FIELD   (0)
+
+/* MTX_CORE, CR_MTX_ENABLE, MTX_ARCH */
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_MASK            (0x00000800)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_LSBMASK         (0x00000001)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_SHIFT           (11)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_LENGTH          (1)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ARCH_SIGNED_FIELD    (0)
+
+/* MTX_CORE, CR_MTX_ENABLE, MTX_STEP_REC */
+#define MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_MASK                (0x000000F0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_LSBMASK             (0x0000000F)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_SHIFT               (4)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_LENGTH              (4)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_DEFAULT             (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_STEP_REC_SIGNED_FIELD        (0)
+
+/* MTX_CORE, CR_MTX_ENABLE, MTX_TSTOPPED */
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_MASK                (0x00000004)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_LSBMASK             (0x00000001)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_SHIFT               (2)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_LENGTH              (1)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_DEFAULT             (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TSTOPPED_SIGNED_FIELD        (0)
+
+/* MTX_CORE, CR_MTX_ENABLE, MTX_TOFF */
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_MASK            (0x00000002)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_LSBMASK         (0x00000001)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_SHIFT           (1)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_LENGTH          (1)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_TOFF_SIGNED_FIELD    (0)
+
+/* MTX_CORE, CR_MTX_ENABLE, MTX_ENABLE */
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_MASK          (0x00000001)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_LSBMASK               (0x00000001)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_SHIFT         (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_LENGTH                (1)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_DEFAULT               (0)
+#define MTX_CORE_CR_MTX_ENABLE_MTX_ENABLE_SIGNED_FIELD  (0)
+
+#define MTX_CORE_CR_MTX_STATUS_OFFSET           (0x0008)
+
+/* MTX_CORE, CR_MTX_STATUS, MTX_HREASON */
+#define MTX_CORE_CR_MTX_STATUS_MTX_HREASON_MASK         (0x000C0000)
+#define MTX_CORE_CR_MTX_STATUS_MTX_HREASON_LSBMASK              (0x00000003)
+#define MTX_CORE_CR_MTX_STATUS_MTX_HREASON_SHIFT                (18)
+#define MTX_CORE_CR_MTX_STATUS_MTX_HREASON_LENGTH               (2)
+#define MTX_CORE_CR_MTX_STATUS_MTX_HREASON_DEFAULT              (0)
+#define MTX_CORE_CR_MTX_STATUS_MTX_HREASON_SIGNED_FIELD (0)
+
+/* MTX_CORE, CR_MTX_STATUS, MTX_LSM_STEP */
+#define MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_MASK                (0x00000700)
+#define MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_LSBMASK             (0x00000007)
+#define MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_SHIFT               (8)
+#define MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_LENGTH              (3)
+#define MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_DEFAULT             (0)
+#define MTX_CORE_CR_MTX_STATUS_MTX_LSM_STEP_SIGNED_FIELD        (0)
+
+/* MTX_CORE, CR_MTX_STATUS, MTX_CF_Z */
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_MASK            (0x00000008)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_LSBMASK         (0x00000001)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_SHIFT           (3)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_LENGTH          (1)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_Z_SIGNED_FIELD    (0)
+
+/* MTX_CORE, CR_MTX_STATUS, MTX_CF_N */
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_N_MASK            (0x00000004)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_N_LSBMASK         (0x00000001)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_N_SHIFT           (2)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_N_LENGTH          (1)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_N_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_N_SIGNED_FIELD    (0)
+
+/* MTX_CORE, CR_MTX_STATUS, MTX_CR_O */
+#define MTX_CORE_CR_MTX_STATUS_MTX_CR_O_MASK            (0x00000002)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CR_O_LSBMASK         (0x00000001)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CR_O_SHIFT           (1)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CR_O_LENGTH          (1)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CR_O_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CR_O_SIGNED_FIELD    (0)
+
+/* MTX_CORE, CR_MTX_STATUS, MTX_CF_C */
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_C_MASK            (0x00000001)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_C_LSBMASK         (0x00000001)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_C_SHIFT           (0)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_C_LENGTH          (1)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_C_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_STATUS_MTX_CF_C_SIGNED_FIELD    (0)
+
+#define MTX_CORE_CR_MTX_KICK_OFFSET             (0x0080)
+
+/* MTX_CORE, CR_MTX_KICK, MTX_KICK */
+#define MTX_CORE_CR_MTX_KICK_MTX_KICK_MASK              (0x0000FFFF)
+#define MTX_CORE_CR_MTX_KICK_MTX_KICK_LSBMASK           (0x0000FFFF)
+#define MTX_CORE_CR_MTX_KICK_MTX_KICK_SHIFT             (0)
+#define MTX_CORE_CR_MTX_KICK_MTX_KICK_LENGTH            (16)
+#define MTX_CORE_CR_MTX_KICK_MTX_KICK_DEFAULT           (0)
+#define MTX_CORE_CR_MTX_KICK_MTX_KICK_SIGNED_FIELD      (0)
+
+#define MTX_CORE_CR_MTX_KICKI_OFFSET            (0x0088)
+
+/* MTX_CORE, CR_MTX_KICKI, MTX_KICKI */
+#define MTX_CORE_CR_MTX_KICKI_MTX_KICKI_MASK            (0x0000FFFF)
+#define MTX_CORE_CR_MTX_KICKI_MTX_KICKI_LSBMASK         (0x0000FFFF)
+#define MTX_CORE_CR_MTX_KICKI_MTX_KICKI_SHIFT           (0)
+#define MTX_CORE_CR_MTX_KICKI_MTX_KICKI_LENGTH          (16)
+#define MTX_CORE_CR_MTX_KICKI_MTX_KICKI_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_KICKI_MTX_KICKI_SIGNED_FIELD    (0)
+
+#define MTX_CORE_CR_MTX_FAULT0_OFFSET           (0x0090)
+
+/* MTX_CORE, CR_MTX_FAULT0, REQ_LD_REG */
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_MASK          (0xF8000000)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_LSBMASK               (0x0000001F)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_SHIFT         (27)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_LENGTH                (5)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_DEFAULT               (0)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_REG_SIGNED_FIELD  (0)
+
+/* MTX_CORE, CR_MTX_FAULT0, REQ_LD_DEST */
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_MASK         (0x00FF0000)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_LSBMASK              (0x000000FF)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_SHIFT                (16)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_LENGTH               (8)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_DEFAULT              (0)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_LD_DEST_SIGNED_FIELD (0)
+
+/* MTX_CORE, CR_MTX_FAULT0, REQ_STATE */
+#define MTX_CORE_CR_MTX_FAULT0_REQ_STATE_MASK           (0x00000C00)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_STATE_LSBMASK                (0x00000003)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_STATE_SHIFT          (10)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_STATE_LENGTH         (2)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_STATE_DEFAULT                (0)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_STATE_SIGNED_FIELD   (0)
+
+/* MTX_CORE, CR_MTX_FAULT0, REQ_RN_W */
+#define MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_MASK            (0x00000100)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_LSBMASK         (0x00000001)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_SHIFT           (8)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_LENGTH          (1)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_RN_W_SIGNED_FIELD    (0)
+
+/* MTX_CORE, CR_MTX_FAULT0, REQ_SB */
+#define MTX_CORE_CR_MTX_FAULT0_REQ_SB_MASK              (0x000000FF)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_SB_LSBMASK           (0x000000FF)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_SB_SHIFT             (0)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_SB_LENGTH            (8)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_SB_DEFAULT           (0)
+#define MTX_CORE_CR_MTX_FAULT0_REQ_SB_SIGNED_FIELD      (0)
+
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_DATA_OFFSET         (0x00F8)
+
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_OFFSET              (0x00FC)
+
+/* MTX_CORE, CR_MTX_REGISTER_READ_WRITE_REQUEST, MTX_DREADY */
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_MASK             (0x80000000)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_LSBMASK          (0x00000001)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_SHIFT            (31)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_LENGTH           (1)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_DEFAULT          (0)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_DREADY_SIGNED_FIELD     (0)
+
+/* MTX_CORE, CR_MTX_REGISTER_READ_WRITE_REQUEST, MTX_RNW */
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_MASK                (0x00010000)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_LSBMASK             (0x00000001)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_SHIFT               (16)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_LENGTH              (1)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_DEFAULT             (0)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RNW_SIGNED_FIELD        (0)
+
+/* MTX_CORE, CR_MTX_REGISTER_READ_WRITE_REQUEST, MTX_RSPECIFIER */
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_MASK         (0x00000070)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_LSBMASK              (0x00000007)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_SHIFT                (4)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_LENGTH               (3)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_DEFAULT              (0)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_RSPECIFIER_SIGNED_FIELD (0)
+
+/* MTX_CORE, CR_MTX_REGISTER_READ_WRITE_REQUEST, MTX_USPECIFIER */
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_MASK         (0x0000000F)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_LSBMASK              (0x0000000F)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_SHIFT                (0)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_LENGTH               (4)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_DEFAULT              (0)
+#define MTX_CORE_CR_MTX_REGISTER_READ_WRITE_REQUEST_MTX_USPECIFIER_SIGNED_FIELD (0)
+
+#define MTX_CORE_CR_MTX_RAM_ACCESS_DATA_EXCHANGE_OFFSET         (0x0100)
+
+#define MTX_CORE_CR_MTX_RAM_ACCESS_DATA_TRANSFER_OFFSET         (0x0104)
+
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_OFFSET               (0x0108)
+
+/* MTX_CORE, CR_MTX_RAM_ACCESS_CONTROL, MTX_MCMID */
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_MASK               (0x0FF00000)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_LSBMASK            (0x000000FF)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_SHIFT              (20)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_LENGTH             (8)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_DEFAULT            (0)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMID_SIGNED_FIELD       (0)
+
+/* MTX_CORE, CR_MTX_RAM_ACCESS_CONTROL, MTX_MCM_ADDR */
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_MASK            (0x000FFFFC)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_LSBMASK         (0x0003FFFF)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_SHIFT           (2)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_LENGTH          (18)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCM_ADDR_SIGNED_FIELD    (0)
+
+/* MTX_CORE, CR_MTX_RAM_ACCESS_CONTROL, MTX_MCMAI */
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_MASK               (0x00000002)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_LSBMASK            (0x00000001)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_SHIFT              (1)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_LENGTH             (1)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_DEFAULT            (0)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMAI_SIGNED_FIELD       (0)
+
+/* MTX_CORE, CR_MTX_RAM_ACCESS_CONTROL, MTX_MCMR */
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_MASK                (0x00000001)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_LSBMASK             (0x00000001)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_SHIFT               (0)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_LENGTH              (1)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_DEFAULT             (0)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_CONTROL_MTX_MCMR_SIGNED_FIELD        (0)
+
+#define MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_OFFSET                (0x010C)
+
+/* MTX_CORE, CR_MTX_RAM_ACCESS_STATUS, MTX_MTX_MCM_STAT */
+#define MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_MASK         (0x00000001)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_LSBMASK              (0x00000001)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_SHIFT                (0)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_LENGTH               (1)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_DEFAULT              (0)
+#define MTX_CORE_CR_MTX_RAM_ACCESS_STATUS_MTX_MTX_MCM_STAT_SIGNED_FIELD (0)
+
+#define MTX_CORE_CR_MTX_SOFT_RESET_OFFSET               (0x0200)
+
+/* MTX_CORE, CR_MTX_SOFT_RESET, MTX_RESET */
+#define MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_MASK               (0x00000001)
+#define MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_LSBMASK            (0x00000001)
+#define MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_SHIFT              (0)
+#define MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_LENGTH             (1)
+#define MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_DEFAULT            (0)
+#define MTX_CORE_CR_MTX_SOFT_RESET_MTX_RESET_SIGNED_FIELD       (0)
+
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_OFFSET            (0x0208)
+
+/* MTX_CORE, CR_MTX_SYSC_TIMERDIV, TIMER_EN */
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_MASK             (0x00010000)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_LSBMASK          (0x00000001)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_SHIFT            (16)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_LENGTH           (1)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_DEFAULT          (1)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_EN_SIGNED_FIELD     (0)
+
+/* MTX_CORE, CR_MTX_SYSC_TIMERDIV, TIMER_DIV */
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_MASK            (0x000000FF)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_LSBMASK         (0x000000FF)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_SHIFT           (0)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_LENGTH          (8)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_DEFAULT         (99)
+#define MTX_CORE_CR_MTX_SYSC_TIMERDIV_TIMER_DIV_SIGNED_FIELD    (0)
+
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_OFFSET               (0x0340)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAC, BURSTSIZE */
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_MASK               (0x07000000)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_LSBMASK            (0x00000007)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_SHIFT              (24)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_LENGTH             (3)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_DEFAULT            (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_BURSTSIZE_SIGNED_FIELD       (0)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAC, RNW */
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_MASK             (0x00020000)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_LSBMASK          (0x00000001)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_SHIFT            (17)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_LENGTH           (1)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_DEFAULT          (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_RNW_SIGNED_FIELD     (0)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAC, ENABLE */
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_MASK          (0x00010000)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_LSBMASK               (0x00000001)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_SHIFT         (16)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_LENGTH                (1)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_DEFAULT               (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_ENABLE_SIGNED_FIELD  (0)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAC, LENGTH */
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_MASK          (0x0000FFFF)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_LSBMASK               (0x0000FFFF)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_SHIFT         (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_LENGTH                (16)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_DEFAULT               (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAC_LENGTH_SIGNED_FIELD  (0)
+
+#define MTX_CORE_CR_MTX_SYSC_CDMAA_OFFSET               (0x0344)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAA, CDMAA_ADDRESS */
+#define MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_MASK           (0x03FFFFFC)
+#define MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_LSBMASK                (0x00FFFFFF)
+#define MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_SHIFT          (2)
+#define MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_LENGTH         (24)
+#define MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_DEFAULT                (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAA_CDMAA_ADDRESS_SIGNED_FIELD   (0)
+
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_OFFSET              (0x0348)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAS0, COUNT */
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_MASK          (0xFFFF0000)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_LSBMASK               (0x0000FFFF)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_SHIFT         (16)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_LENGTH                (16)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_DEFAULT               (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_COUNT_SIGNED_FIELD  (0)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAS0, RAMNUMBER */
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_MASK              (0x00000F00)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_LSBMASK           (0x0000000F)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_SHIFT             (8)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_LENGTH            (4)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_DEFAULT           (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_RAMNUMBER_SIGNED_FIELD      (0)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAS0, DMAREQUEST */
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_MASK             (0x00000010)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_LSBMASK          (0x00000001)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_SHIFT            (4)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_LENGTH           (1)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_DEFAULT          (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DMAREQUEST_SIGNED_FIELD     (0)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAS0, DONOTHING */
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_MASK              (0x00000001)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_LSBMASK           (0x00000001)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_SHIFT             (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_LENGTH            (1)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_DEFAULT           (1)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS0_DONOTHING_SIGNED_FIELD      (0)
+
+#define MTX_CORE_CR_MTX_SYSC_CDMAS1_OFFSET              (0x034C)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAS1, CDMAS1_ADDRESS */
+#define MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_MASK         (0x03FFFFFC)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_LSBMASK              (0x00FFFFFF)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_SHIFT                (2)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_LENGTH               (24)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_DEFAULT              (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAS1_CDMAS1_ADDRESS_SIGNED_FIELD (0)
+
+#define MTX_CORE_CR_MTX_SYSC_CDMAT_OFFSET               (0x0350)
+
+/* MTX_CORE, CR_MTX_SYSC_CDMAT, TRANSFERDATA */
+#define MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_MASK            (0xFFFFFFFF)
+#define MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_LSBMASK         (0xFFFFFFFF)
+#define MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_SHIFT           (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_LENGTH          (32)
+#define MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_DEFAULT         (0)
+#define MTX_CORE_CR_MTX_SYSC_CDMAT_TRANSFERDATA_SIGNED_FIELD    (0)
+
+#endif /* _IMG_MSVDX_MTX_REGS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_msvdx_vdmc_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_vdmc_regs.h
new file mode 100644
index 000000000000..060e6fe228f9
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_vdmc_regs.h
@@ -0,0 +1,1023 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG MSVDX VDMC Registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_MSVDX_VDMC_REGS_H
+#define _IMG_MSVDX_VDMC_REGS_H
+
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_OFFSET             (0x0000)
+
+/* MSVDX_VDMC, CR_VDMC_REFERENCE_CACHE_SIGNATURE, CR_VDMC_REFCACHE_SIG */
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_MASK          (0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_SHIFT         (0)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_LENGTH                (32)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_DEFAULT               (0)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_SIGNATURE_CR_VDMC_REFCACHE_SIG_SIGNED_FIELD  (0)
+
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_OFFSET            (0x0004)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_REFERENCE_CACHE_EFFICIENCY,
+ * CR_VDMC_REFCACHE_EFFICIENCY
+ */
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_MASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_SHIFT         (0)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_LENGTH \
+	( \
+		32)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_DEFAULT \
+	( \
+		0)
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_EFFICIENCY_CR_VDMC_REFCACHE_EFFICIENCY_SIGNED_FIELD  (0)
+
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_OFFSET          (0x0008)
+
+/* MSVDX_VDMC, CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE, CR_VDMC_FILT_SIG */
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_MASK           (0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_SHIFT          (0)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_LENGTH         (32)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_SIGNATURE_CR_VDMC_FILT_SIG_SIGNED_FIELD   (0)
+
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_OFFSET                (0x000C)
+
+/* MSVDX_VDMC, CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE, CR_VDMC_RECON_SIG */
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_MASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_SHIFT               (0)
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_LENGTH              (32)
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_SIGNATURE_CR_VDMC_RECON_SIG_SIGNED_FIELD        (0)
+
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_OFFSET          (0x0010)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_SLICE_REALIGNMENT */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_MASK          (0x00010000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_LSBMASK               (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_SHIFT         (16)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_LENGTH                (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_DEFAULT               (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_REALIGNMENT_SIGNED_FIELD  (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_SLICE_LATE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_MASK           (0x00008000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_LSBMASK                (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_SHIFT          (15)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_LATE_ERROR_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_SLICE_EARLY_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_MASK          (0x00004000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_LSBMASK               (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_SHIFT         (14)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_LENGTH                (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_DEFAULT               (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_SLICE_EARLY_ERROR_SIGNED_FIELD  (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_MB_ALIGNMENT_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_MASK         (0x00002000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_LSBMASK              (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_SHIFT                (13)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_LENGTH               (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_DEFAULT              (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MB_ALIGNMENT_ERROR_SIGNED_FIELD (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_FILT_SYNC_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_MASK            (0x00001000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_LSBMASK         (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_SHIFT           (12)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_LENGTH          (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_FILT_SYNC_ERROR_SIGNED_FIELD    (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_READ_OVERFLOW */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_MASK              (0x00000800)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_LSBMASK           (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_SHIFT             (11)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_LENGTH            (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_DEFAULT           (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_READ_OVERFLOW_SIGNED_FIELD      (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_INTER_INTRA_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_MASK          (0x00000400)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_LSBMASK               (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_SHIFT         (10)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_LENGTH                (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_DEFAULT               (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTER_INTRA_ERROR_SIGNED_FIELD  (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_MBNO_SMALL_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_MASK           (0x00000200)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_LSBMASK                (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_SHIFT          (9)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_SMALL_ERROR_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_MBNO_LARGE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_MASK           (0x00000100)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_LSBMASK                (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_SHIFT          (8)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_LARGE_ERROR_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_INTRAMV_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_MASK              (0x00000080)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_LSBMASK           (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_SHIFT             (7)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_LENGTH            (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_DEFAULT           (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_INTRAMV_ERROR_SIGNED_FIELD      (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_MVACC_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_MASK                (0x00000040)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_SHIFT               (6)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVACC_ERROR_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_MVSIZE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_MASK               (0x00000020)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_LSBMASK            (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_SHIFT              (5)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_LENGTH             (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_DEFAULT            (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MVSIZE_ERROR_SIGNED_FIELD       (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_NOOFMV_FEW */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_MASK         (0x00000010)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_LSBMASK              (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_SHIFT                (4)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_LENGTH               (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_DEFAULT              (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_FEW_SIGNED_FIELD (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_NOOFMV_MANY */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_MASK                (0x00000008)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_SHIFT               (3)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFMV_MANY_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_NOOFBLK_FEW */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_MASK                (0x00000004)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_SHIFT               (2)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_FEW_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_NOOFBLK_MANY */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_MASK               (0x00000002)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_LSBMASK            (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_SHIFT              (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_LENGTH             (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_DEFAULT            (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_NOOFBLK_MANY_SIGNED_FIELD       (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_STATUS, CR_VDMC_MBNO_PICTSIZE_MISMATCH */
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_MASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_LSBMASK          (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_SHIFT            (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_LENGTH           (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_DEFAULT          (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_STATUS_CR_VDMC_MBNO_PICTSIZE_MISMATCH_SIGNED_FIELD     (0)
+
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_OFFSET                (0x0014)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_SLICE_REALIGNMENT */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_MASK           (0x00010000)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_SHIFT          (16)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_REALIGNMENT_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_SLICE_LATE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_MASK            (0x00008000)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_LSBMASK         (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_SHIFT           (15)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_LENGTH          (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_LATE_ERROR_SIGNED_FIELD    (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_SLICE_EARLY_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_MASK           (0x00004000)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_SHIFT          (14)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_SLICE_EARLY_ERROR_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_MB_ALIGN_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_MASK              (0x00002000)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_LSBMASK           (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_SHIFT             (13)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_LENGTH            (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_DEFAULT           (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MB_ALIGN_ERROR_SIGNED_FIELD      (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_FILT_SYNC_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_MASK             (0x00001000)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_LSBMASK          (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_SHIFT            (12)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_LENGTH           (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_DEFAULT          (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_FILT_SYNC_ERROR_SIGNED_FIELD     (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_READ_OVERFLOW */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_MASK               (0x00000800)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_LSBMASK            (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_SHIFT              (11)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_LENGTH             (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_DEFAULT            (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_READ_OVERFLOW_SIGNED_FIELD       (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_INTER_INTRA_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_MASK           (0x00000400)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_SHIFT          (10)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTER_INTRA_ERROR_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_MBNO_SMALL_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_MASK            (0x00000200)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_LSBMASK         (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_SHIFT           (9)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_LENGTH          (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_SMALL_ERROR_SIGNED_FIELD    (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_MBNO_LARGE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_MASK            (0x00000100)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_LSBMASK         (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_SHIFT           (8)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_LENGTH          (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_LARGE_ERROR_SIGNED_FIELD    (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_INTRAMV_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_MASK               (0x00000080)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_LSBMASK            (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_SHIFT              (7)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_LENGTH             (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_DEFAULT            (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_INTRAMV_ERROR_SIGNED_FIELD       (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_MVACC_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_MASK         (0x00000040)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_LSBMASK              (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_SHIFT                (6)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_LENGTH               (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_DEFAULT              (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVACC_ERROR_SIGNED_FIELD (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_MVSIZE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_MASK                (0x00000020)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_SHIFT               (5)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MVSIZE_ERROR_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_NOOFMV_FEW */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_MASK          (0x00000010)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_LSBMASK               (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_SHIFT         (4)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_LENGTH                (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_DEFAULT               (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_FEW_SIGNED_FIELD  (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_NOOFMV_MANY */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_MASK         (0x00000008)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_LSBMASK              (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_SHIFT                (3)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_LENGTH               (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_DEFAULT              (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFMV_MANY_SIGNED_FIELD (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_EANB_NOOFBLK_FEW */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_MASK         (0x00000004)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_LSBMASK              (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_SHIFT                (2)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_LENGTH               (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_DEFAULT              (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_EANB_NOOFBLK_FEW_SIGNED_FIELD (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_NOOFBLK_MANY */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_MASK                (0x00000002)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_SHIFT               (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_NOOFBLK_MANY_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_ENAB_INTERRUPT, CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH */
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_MASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_SHIFT             (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_LENGTH            (1)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_DEFAULT           (0)
+#define MSVDX_VDMC_CR_VDMC_ENAB_INTERRUPT_CR_VDMC_ENAB_MBNO_PICTSIZE_MISMATCH_SIGNED_FIELD      (0)
+
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_OFFSET            (0x0018)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_SLICE_REALIGNMENT */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_MASK                (0x00010000)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_SHIFT               (16)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_REALIGNMENT_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_SLICE_LATE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_MASK         (0x00008000)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_LSBMASK              (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_SHIFT                (15)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_LENGTH               (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_DEFAULT              (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_LATE_ERROR_SIGNED_FIELD (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_SLICE_EARLY_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_MASK                (0x00004000)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_SHIFT               (14)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_SLICE_EARLY_ERROR_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_MB_ALIGN_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_MASK           (0x00002000)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_LSBMASK                (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_SHIFT          (13)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MB_ALIGN_ERROR_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_FILT_SYNC_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_MASK          (0x00001000)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_LSBMASK               (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_SHIFT         (12)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_LENGTH                (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_DEFAULT               (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_FILT_SYNC_ERROR_SIGNED_FIELD  (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_READ_OVERFLOW */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_MASK            (0x00000800)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_LSBMASK         (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_SHIFT           (11)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_LENGTH          (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_READ_OVERFLOW_SIGNED_FIELD    (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_INTER_INTRA_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_MASK                (0x00000400)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_SHIFT               (10)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTER_INTRA_ERROR_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_MBNO_SMALL_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_MASK         (0x00000200)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_LSBMASK              (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_SHIFT                (9)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_LENGTH               (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_DEFAULT              (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_SMALL_ERROR_SIGNED_FIELD (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_MBNO_LARGE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_MASK         (0x00000100)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_LSBMASK              (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_SHIFT                (8)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_LENGTH               (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_DEFAULT              (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_LARGE_ERROR_SIGNED_FIELD (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_INTRAMV_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_MASK            (0x00000080)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_LSBMASK         (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_SHIFT           (7)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_LENGTH          (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_INTRAMV_ERROR_SIGNED_FIELD    (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_MVACC_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_MASK              (0x00000040)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_LSBMASK           (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_SHIFT             (6)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_LENGTH            (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_DEFAULT           (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVACC_ERROR_SIGNED_FIELD      (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_MVSIZE_ERROR */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_MASK             (0x00000020)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_LSBMASK          (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_SHIFT            (5)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_LENGTH           (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_DEFAULT          (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MVSIZE_ERROR_SIGNED_FIELD     (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_NOOFMV_FEW */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_MASK               (0x00000010)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_LSBMASK            (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_SHIFT              (4)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_LENGTH             (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_DEFAULT            (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_FEW_SIGNED_FIELD       (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_NOOFMV_MANY */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_MASK              (0x00000008)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_LSBMASK           (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_SHIFT             (3)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_LENGTH            (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_DEFAULT           (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFMV_MANY_SIGNED_FIELD      (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_NOOFBLK_FEW */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_MASK              (0x00000004)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_LSBMASK           (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_SHIFT             (2)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_LENGTH            (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_DEFAULT           (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_FEW_SIGNED_FIELD      (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_NOOFBLK_MANY */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_MASK             (0x00000002)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_LSBMASK          (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_SHIFT            (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_LENGTH           (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_DEFAULT          (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_NOOFBLK_MANY_SIGNED_FIELD     (0)
+
+/* MSVDX_VDMC, CR_VDMC_CLR_STATUS, CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH */
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_MASK           (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_SHIFT          (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_CLR_STATUS_CR_VDMC_CLR_MBNO_PICTSIZE_MISMATCH_SIGNED_FIELD   (0)
+
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_OFFSET         (0x0020)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA,
+ * CR_VDMC_FILT_DIRECT_DATA
+ */
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_MASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_SHIFT \
+	( \
+		0)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_LENGTH \
+	( \
+		32)
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_DATA_CR_VDMC_FILT_DIRECT_DATA_SIGNED_FIELD \
+	( \
+	  0)
+
+#define MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_OFFSET              (0x0024)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL,
+ * CR_VDMC_FILT_DIRECT_CONTROL
+ */
+#define \
+MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_MASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_LSBMASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_SHIFT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_LENGTH \
+	( \
+	  32)
+#define \
+MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_DEFAULT \
+	( \
+	  0)
+#define \
+	MSVDX_VDMC_CR_VDMC_2D_FILTER_PIPELINE_DIRECT_INSERT_CONTROL_CR_VDMC_FILT_DIRECT_CONTROL_SIGNED_FIELD \
+	( \
+	  0)
+
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_OFFSET               (0x0028)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA,
+ * CR_VDMC_RECON_DIRECT_DATA
+ */
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_MASK \
+	( \
+		0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_SHIFT \
+	( \
+		0)
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_LENGTH \
+	( \
+		32)
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_DATA_CR_VDMC_RECON_DIRECT_DATA_SIGNED_FIELD \
+	( \
+	  0)
+
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_OFFSET            (0x002C)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL,
+ * CR_VDMC_RECON_DIRECT_CONTROL
+ */
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_MASK \
+	( \
+	  0x00007FFF)
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_LSBMASK \
+	( \
+	  0x00007FFF)
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_SHIFT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_LENGTH \
+	( \
+	  15)
+#define \
+MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_DEFAULT \
+	( \
+	  0)
+#define MSVDX_VDMC_CR_VDMC_PIXEL_RECONSTRUCTION_DIRECT_INSERT_CONTROL_CR_VDMC_RECON_DIRECT_CONTROL_SIGNED_FIELD \
+	( \
+	  0)
+
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_OFFSET           (0x0030)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA,
+ * CR_VDMC_RESIDUAL_DIRECT_DATA
+ */
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_MASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_SHIFT \
+	( \
+		0)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_LENGTH \
+	( \
+		32)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_DEFAULT \
+	( \
+		0)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_DATA_CR_VDMC_RESIDUAL_DIRECT_DATA_SIGNED_FIELD \
+	( \
+		0)
+
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_OFFSET                (0x0034)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL,
+ * CR_VDMC_RESIDUAL_DIRECT_CONTROL
+ */
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_MASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_SHIFT \
+	( \
+		0)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_LENGTH \
+	( \
+		1)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DIRECT_CONTROL_SIGNED_FIELD \
+	( \
+	  0)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL,
+ * CR_VDMC_RESIDUAL_DISABLE_MB_CHECK
+ */
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_MASK \
+	( \
+		0x00000002)
+#define \
+MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_SHIFT \
+	( \
+		1)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_LENGTH \
+	( \
+		1)
+#define \
+MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_RESIDUAL_DISABLE_MB_CHECK_SIGNED_FIELD \
+	( \
+	  0)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL,
+ * CR_VDMC_ADD_128_INTRA_IN_INTER
+ */
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_MASK \
+	( \
+		0x00000004)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_SHIFT \
+	( \
+		2)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_LENGTH \
+	( \
+		1)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_ADD_128_INTRA_IN_INTER_SIGNED_FIELD \
+	( \
+	  0)
+
+/* MSVDX_VDMC, CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL, CR_VDMC_HD_SUPPORTED */
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_MASK \
+	( \
+		0x80000000)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_SHIFT            (31)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_LENGTH           (1)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_DEFAULT          (0)
+#define MSVDX_VDMC_CR_VDMC_RESIDUAL_DIRECT_INSERT_CONTROL_CR_VDMC_HD_SUPPORTED_SIGNED_FIELD     (0)
+
+#define MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_OFFSET          (0x0040)
+
+/* MSVDX_VDMC, CR_VDMC_LUMA_ERROR_BASE_ADDR, CR_VDMC_LUMA_ERROR_BASE */
+#define MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_MASK            (0xFFFFFFC0)
+#define MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_LSBMASK         (0x03FFFFFF)
+#define MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_SHIFT           (6)
+#define MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_LENGTH          (26)
+#define MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_LUMA_ERROR_BASE_ADDR_CR_VDMC_LUMA_ERROR_BASE_SIGNED_FIELD    (0)
+
+#define MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_OFFSET                (0x0044)
+
+/* MSVDX_VDMC, CR_VDMC_CHROMA_ERROR_BASE_ADDR, CR_VDMC_CHROMA_ERROR_BASE */
+#define MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_MASK \
+	( \
+		0xFFFFFFC0)
+#define MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_SHIFT               (6)
+#define MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_LENGTH              (26)
+#define MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_CHROMA_ERROR_BASE_ADDR_CR_VDMC_CHROMA_ERROR_BASE_SIGNED_FIELD        (0)
+
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_OFFSET             (0x0048)
+
+/* MSVDX_VDMC, CR_VDMC_MACROBLOCK_NUMBER, CR_VDMC_MACROBLOCK_Y_OFFSET */
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_MASK           (0xFFFF0000)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_SHIFT          (16)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_LENGTH         (16)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_Y_OFFSET_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_MACROBLOCK_NUMBER, CR_VDMC_MACROBLOCK_X_OFFSET */
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_MASK           (0x0000FFFF)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_LSBMASK \
+	( \
+		0x0000FFFF)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_SHIFT          (0)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_LENGTH         (16)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_MACROBLOCK_NUMBER_CR_VDMC_MACROBLOCK_X_OFFSET_SIGNED_FIELD   (0)
+
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_OFFSET              (0x004C)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_ERROR_DETECTED_FLAG */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_MASK            (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_LSBMASK         (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_SHIFT           (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_LENGTH          (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_ERROR_DETECTED_FLAG_SIGNED_FIELD    (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_SLICE_FLUSH_FLAG */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_MASK               (0x00000002)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_LSBMASK            (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_SHIFT              (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_LENGTH             (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_DEFAULT            (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_SLICE_FLUSH_FLAG_SIGNED_FIELD       (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_INTER_FILL */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_MASK             (0x00000004)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_LSBMASK          (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_SHIFT            (2)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_LENGTH           (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_DEFAULT          (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_INTER_FILL_SIGNED_FIELD     (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_MINIMUM_REQUEST */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_MASK                (0x04000000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_LSBMASK             (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_SHIFT               (26)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_LENGTH              (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_DEFAULT             (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_MINIMUM_REQUEST_SIGNED_FIELD        (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_FORCE_INTRA_WRITE */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_MASK              (0x08000000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_LSBMASK           (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_SHIFT             (27)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_LENGTH            (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_DEFAULT           (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_FORCE_INTRA_WRITE_SIGNED_FIELD      (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_BURST4_DISABLE_INTER */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_MASK           (0x10000000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_SHIFT          (28)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTER_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_BURST4_DISABLE_INTRA */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_MASK           (0x20000000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_SHIFT          (29)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_INTRA_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_BURST4_DISABLE_MBAFF */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_MASK           (0x40000000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_SHIFT          (30)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_LENGTH         (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_MBAFF_SIGNED_FIELD   (0)
+
+/* MSVDX_VDMC, CR_VDMC_ERROR_FLUSH_CTRL, CR_VDMC_BURST4_DISABLE_JPEG */
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_MASK            (0x80000000)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_LSBMASK         (0x00000001)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_SHIFT           (31)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_LENGTH          (1)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_ERROR_FLUSH_CTRL_CR_VDMC_BURST4_DISABLE_JPEG_SIGNED_FIELD    (0)
+
+#define MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_OFFSET         (0x0050)
+
+/* MSVDX_VDMC, CR_VDMC_MCU_SIGNATURE, CR_VDMC_MCU_SIG */
+#define MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_MASK           (0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_LSBMASK                (0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_SHIFT          (0)
+#define MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_LENGTH         (32)
+#define MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_DEFAULT                (0)
+#define MSVDX_VDMC_CR_VDMC_MCU_SIGNATURE_CR_VDMC_MCU_SIG_SIGNED_FIELD   (0)
+
+#define MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_OFFSET             (0x0054)
+
+/* MSVDX_VDMC, CR_VDMC_RES_BUFFER_WRITES, CR_VDMC_RES_WRITES */
+#define MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_MASK            (0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_LSBMASK         (0xFFFFFFFF)
+#define MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_SHIFT           (0)
+#define MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_LENGTH          (32)
+#define MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_DEFAULT         (0)
+#define MSVDX_VDMC_CR_VDMC_RES_BUFFER_WRITES_CR_VDMC_RES_WRITES_SIGNED_FIELD    (0)
+
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WADDR_SIGNATURE_OFFSET           (0x0058)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_REFERENCE_CACHE_MEM_WADDR_SIGNATURE,
+ * CR_VDMC_REFCACHE_MEM_WADDR_SIG
+ */
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_WADDR_SIG_MASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_WADDR_SIG_LSBMASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_WADDR_SIG_SHIFT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_WADDR_SIG_LENGTH \
+	( \
+	  32)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_WADDR_SIG_DEFAULT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_WADDR_SIG_SIGNED_FIELD \
+	( \
+	  0)
+
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RADDR_SIGNATURE_OFFSET           (0x005C)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_REFERENCE_CACHE_MEM_RADDR_SIGNATURE,
+ * CR_VDMC_REFCACHE_MEM_RADDR_SIG
+ */
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_RADDR_SIG_MASK \
+	( \
+		0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_RADDR_SIG_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_RADDR_SIG_SHIFT \
+	( \
+		0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_RADDR_SIG_LENGTH \
+	( \
+		32)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_RADDR_SIG_DEFAULT \
+	( \
+		0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RADDR_SIGNATURE_CR_VDMC_REFCACHE_MEM_RADDR_SIG_SIGNED_FIELD \
+	( \
+	  0)
+
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WDATA_SIGNATURE_OFFSET           (0x0060)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_REFERENCE_CACHE_MEM_WDATA_SIGNATURE,
+ * CR_VDMC_REFCACHE_MEM_WDATA_SIG
+ */
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_WDATA_SIG_MASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_WDATA_SIG_LSBMASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_WDATA_SIG_SHIFT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_WDATA_SIG_LENGTH \
+	( \
+	  32)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_WDATA_SIG_DEFAULT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_WDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_WDATA_SIG_SIGNED_FIELD \
+	( \
+	  0)
+
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RDATA_SIGNATURE_OFFSET           (0x0064)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_REFERENCE_CACHE_MEM_RDATA_SIGNATURE,
+ * CR_VDMC_REFCACHE_MEM_RDATA_SIG
+ */
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_RDATA_SIG_MASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_RDATA_SIG_LSBMASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_RDATA_SIG_SHIFT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_RDATA_SIG_LENGTH \
+	( \
+	  32)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_RDATA_SIG_DEFAULT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_RDATA_SIGNATURE_CR_VDMC_REFCACHE_MEM_RDATA_SIG_SIGNED_FIELD \
+	( \
+	  0)
+
+#define MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_PRELOAD_SIGNATURE_OFFSET         (0x0068)
+
+/*
+ * MSVDX_VDMC, CR_VDMC_REFERENCE_CACHE_MEM_PRELOAD_SIGNATURE,
+ * CR_VDMC_REFCACHE_MEM_PRELOAD_SIG
+ */
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_PRELOAD_SIGNATURE_CR_VDMC_REFCACHE_MEM_PRELOAD_SIG_MASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_PRELOAD_SIGNATURE_CR_VDMC_REFCACHE_MEM_PRELOAD_SIG_LSBMASK \
+	( \
+	  0xFFFFFFFF)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_PRELOAD_SIGNATURE_CR_VDMC_REFCACHE_MEM_PRELOAD_SIG_SHIFT \
+	( \
+	  0)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_PRELOAD_SIGNATURE_CR_VDMC_REFCACHE_MEM_PRELOAD_SIG_LENGTH \
+	( \
+	  32)
+#define \
+MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_PRELOAD_SIGNATURE_CR_VDMC_REFCACHE_MEM_PRELOAD_SIG_DEFAULT \
+	( \
+	  0)
+#define \
+	MSVDX_VDMC_CR_VDMC_REFERENCE_CACHE_MEM_PRELOAD_SIGNATURE_CR_VDMC_REFCACHE_MEM_PRELOAD_SIG_SIGNED_FIELD \
+	( \
+	  0)
+
+#endif /* _IMG_MSVDX_VDMC_REGS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_msvdx_vec_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_vec_regs.h
new file mode 100644
index 000000000000..c9ace14a1b76
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_msvdx_vec_regs.h
@@ -0,0 +1,3037 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG MSVDX VEC Registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#if !defined(__MSVDX_VEC_REGS_H__)
+#define __MSVDX_VEC_REGS_H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_OFFSET                (0x0024)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_STRIDE                (16)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_NO_ENTRIES            (4)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_EMULATION_COUNT, SR_BIT_OFFSETJ */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_MASK            (0x07000000)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_LSBMASK         (0x00000007)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_SHIFT           (24)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_LENGTH          (3)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_EMULATION_COUNT, SR_EMULATION_COUNT */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_MASK               (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_LSBMASK            (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_LENGTH             (24)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_OFFSET               (0x0020)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_STRIDE               (16)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_NO_ENTRIES           (4)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_STREAMIN, SR_STREAMIN */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_MASK             (0x000000FF)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_LSBMASK          (0x000000FF)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_SHIFT            (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_LENGTH           (8)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_STREAMIN_SR_STREAMIN_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_OFFSET             (0x001C)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_STRIDE             (16)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_NO_ENTRIES         (4)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_BYTE_COUNT, SR_BYTE_COUNT */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_MASK         (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_LSBMASK              (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_LENGTH               (32)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_DEFAULT              (16777215)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_OFFSET                (0x0018)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_STRIDE                (16)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_NO_ENTRIES            (4)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_CODEC_MODE */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_CODEC_MODE_MASK            (0x000F0000)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_CODEC_MODE_LSBMASK         (0x0000000F)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_CODEC_MODE_SHIFT           (16)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_CODEC_MODE_LENGTH          (4)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_CODEC_MODE_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_CODEC_MODE_SIGNED_FIELD    (IMG_FALSE)
+
+enum MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_CODEC_MODE_ENUM {
+	MSVDX_VEC_SR_CODEC_MODE_SR_HEVC        = 0xc,
+	MSVDX_VEC_SR_CODEC_MODE_SR_VP8         = 0xb,
+	MSVDX_VEC_SR_CODEC_MODE_SR_VP6         = 0xa,
+	MSVDX_VEC_SR_CODEC_MODE_SR_RV9         = 0x9,
+	MSVDX_VEC_SR_CODEC_MODE_SR_RV8         = 0x8,
+	MSVDX_VEC_SR_CODEC_MODE_SR_MPEG1       = 0x7,
+	MSVDX_VEC_SR_CODEC_MODE_SR_WMV9        = 0x6,
+	MSVDX_VEC_SR_CODEC_MODE_SR_AVS         = 0x5,
+	MSVDX_VEC_SR_CODEC_MODE_SR_MPEG4       = 0x4,
+	MSVDX_VEC_SR_CODEC_MODE_SR_MPEG2       = 0x3,
+	MSVDX_VEC_SR_CODEC_MODE_SR_VC1         = 0x2,
+	MSVDX_VEC_SR_CODEC_MODE_SR_H264        = 0x1,
+	MSVDX_VEC_SR_CODEC_MODE_SR_JPEG        = 0x0,
+	MSVDX_VEC_SR_CODEC_MODE_SR_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_BYTE_COUNT_EBDU */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_MASK               (0x00001000)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_LSBMASK            (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_SHIFT              (12)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_LENGTH             (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_FILL_IN_ZEROES */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_MASK                (0x00000800)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_SHIFT               (11)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_MASTER_SELECT */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_MASK         (0x00000300)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_LSBMASK              (0x00000003)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_LENGTH               (2)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_SIGNED_FIELD (IMG_FALSE)
+
+enum MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_MASTER_SELECT_ENUM {
+	MSVDX_VEC_SR_MASTER_SELECT_COPRO       = 0x3,
+	MSVDX_VEC_SR_MASTER_SELECT_ENTDEC      = 0x2,
+	MSVDX_VEC_SR_MASTER_SELECT_REGISTER    = 0x1,
+	MSVDX_VEC_SR_MASTER_SELECT_RESERVED    = 0x0,
+	MSVDX_VEC_SR_MASTER_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_DISABLE_DMA */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_MASK           (0x00000080)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_SHIFT          (7)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_DISABLE_DMA_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_FIFO_BYTE_SWAP */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_MASK                (0x00000040)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_SHIFT               (6)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_FIFO_MODE */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_MASK             (0x00000020)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_SHIFT            (5)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_FIFO_MODE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_RBDU_JPEG */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_MASK             (0x00000010)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_SHIFT            (4)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_JPEG_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_RBDU_EXTRACT */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_MASK          (0x00000008)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_LSBMASK               (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_SHIFT         (3)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_LENGTH                (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_READ_MODE */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_MASK             (0x00000004)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_SHIFT            (2)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_READ_MODE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_PREEMPT */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_MASK               (0x00000002)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_LSBMASK            (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_SHIFT              (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_LENGTH             (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_PREEMPT_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_CONTROL, SR_SW_RESET */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_MASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_SHIFT             (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_CONTROL_SR_SW_RESET_SIGNED_FIELD      (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_OFFSET           (0x01D0)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_STRIDE           (4)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_NO_ENTRIES               (4)
+
+/* MSVDX_VEC, CR_VEC_MPEG4_PATTERN, SR_MPEG4_PATTERN */
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_MASK            (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LSBMASK         (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_SHIFT           (0)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH          (24)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_MPEG4_PATTERN, SR_MPEG4_PATTERN_LENGTH */
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_MASK             (0x1F000000)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_LSBMASK          (0x0000001F)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_SHIFT            (24)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_LENGTH           (5)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_MPEG4_PATTERN_SR_MPEG4_PATTERN_LENGTH_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_SR_CRC_OFFSET              (0x0360)
+#define MSVDX_VEC_CR_SR_CRC_STRIDE              (4)
+#define MSVDX_VEC_CR_SR_CRC_NO_ENTRIES          (8)
+
+/* MSVDX_VEC, CR_SR_CRC, SR_SIGNATURE */
+#define MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_MASK           (0xFFFFFFFF)
+#define MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_LSBMASK                (0xFFFFFFFF)
+#define MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_SHIFT          (0)
+#define MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_LENGTH         (32)
+#define MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_DEFAULT                (0)
+#define MSVDX_VEC_CR_SR_CRC_SR_SIGNATURE_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_CONTROL_OFFSET         (0x0000)
+
+/* MSVDX_VEC, CR_VEC_CONTROL, BITPLANE_FETCH_ENABLE */
+#define MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_MASK             (0x00010000)
+#define MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_SHIFT            (16)
+#define MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_CONTROL_BITPLANE_FETCH_ENABLE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_CONTROL, ENTDEC_ENABLE_BE */
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_MASK          (0x00000100)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_LSBMASK               (0x00000001)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_SHIFT         (8)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_LENGTH                (1)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_BE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_CONTROL, ENTDEC_BITPLANE_DECODE_COMPLETE */
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_MASK           (0x00000004)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_SHIFT          (2)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_COMPLETE_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_CONTROL, ENTDEC_BITPLANE_DECODE_ENABLE */
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_MASK             (0x00000002)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_SHIFT            (1)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_BITPLANE_DECODE_ENABLE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_CONTROL, ENTDEC_ENABLE_FE */
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_MASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_LSBMASK               (0x00000001)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_LENGTH                (1)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_CONTROL_ENTDEC_ENABLE_FE_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_OFFSET                (0x0004)
+
+/* MSVDX_VEC, CR_VEC_MULTICORE_OPERATION_MODE, MBLK_ROW_OFFSET */
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_MASK          (0x000000FF)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_LSBMASK               (0x000000FF)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_LENGTH                (8)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MBLK_ROW_OFFSET_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_MULTICORE_OPERATION_MODE, PICTURE_NUMBER_CURR */
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_MASK              (0x000F0000)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_LSBMASK           (0x0000000F)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_SHIFT             (16)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_LENGTH            (4)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_CURR_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_MULTICORE_OPERATION_MODE, PICTURE_NUMBER_SYNC */
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_MASK              (0x00F00000)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_LSBMASK           (0x0000000F)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_SHIFT             (20)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_LENGTH            (4)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_PICTURE_NUMBER_SYNC_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_MULTICORE_OPERATION_MODE, SYNC_CORE_ORDINAL */
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_MASK                (0x03000000)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_LSBMASK             (0x00000003)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_SHIFT               (24)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_LENGTH              (2)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_SYNC_CORE_ORDINAL_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_MULTICORE_OPERATION_MODE, MULTICORE_BYPASS_ENABLE */
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MULTICORE_BYPASS_ENABLE_MASK          (0x20000000)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MULTICORE_BYPASS_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MULTICORE_BYPASS_ENABLE_SHIFT         (29)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MULTICORE_BYPASS_ENABLE_LENGTH                (1)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MULTICORE_BYPASS_ENABLE_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_MULTICORE_BYPASS_ENABLE_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_MULTICORE_OPERATION_MODE, FENCE_AT_END_OF_ROW */
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_MASK              (0x40000000)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_SHIFT             (30)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_FENCE_AT_END_OF_ROW_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_MULTICORE_OPERATION_MODE, STALL_ON_ROW_COUNT */
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_MASK               (0x80000000)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_LSBMASK            (0x00000001)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_SHIFT              (31)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_LENGTH             (1)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_MULTICORE_OPERATION_MODE_STALL_ON_ROW_COUNT_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_COPRO_TARGET_OFFSET            (0x0008)
+
+/* MSVDX_VEC, CR_VEC_COPRO_TARGET, COPRO_TARGET */
+#define MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_MASK         (0x00000007)
+#define MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_LSBMASK              (0x00000007)
+#define MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_SIGNED_FIELD (IMG_FALSE)
+
+enum MSVDX_VEC_CR_VEC_COPRO_TARGET_COPRO_TARGET_ENUM {
+	MSVDX_VEC_COPRO_TARGET_BOOL_CODER  = 0x1,
+	MSVDX_VEC_COPRO_TARGET_SHIFT_REG   = 0x0,
+	MSVDX_VEC_COPRO_TARGET_FORCE32BITS = 0x7FFFFFFFU
+};
+
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_OFFSET               (0x000C)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_FE_CONTROL, CR_SKIP_MACROBLOCK_ADDRESS_INC */
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_MASK          (0x00002000)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_SHIFT         (13)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_LENGTH                (1)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_CR_SKIP_MACROBLOCK_ADDRESS_INC_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_FE_CONTROL, ENTDEC_BITPLANE_INTERRUPT_ENABLE */
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_MASK \
+	( \
+		0x00001000)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_SHIFT               (12)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_BITPLANE_INTERRUPT_ENABLE_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_FE_CONTROL, VLRIF_DMAC_BURST_LENGTH */
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_MASK         (0x00000100)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_VLRIF_DMAC_BURST_LENGTH_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_FE_CONTROL, ENTDEC_FE_EXTENDED_MODE */
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_MASK         (0x00000020)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_SHIFT                (5)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_SIGNED_FIELD (IMG_FALSE)
+
+enum MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_EXTENDED_MODE_ENUM {
+	MSVDX_VEC_ENTDEC_FE_EXTENDED_MODE_EXTENDED    = 0x1,
+	MSVDX_VEC_ENTDEC_FE_EXTENDED_MODE_BASE        = 0x0,
+	MSVDX_VEC_ENTDEC_FE_EXTENDED_MODE_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_FE_CONTROL, ENTDEC_FE_PROFILE */
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_MASK               (0x00000018)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_LSBMASK            (0x00000003)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_SHIFT              (3)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_PROFILE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_FE_CONTROL, ENTDEC_FE_MODE */
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_MASK          (0x00000007)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_LSBMASK               (0x00000007)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_LENGTH                (3)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_DEFAULT               (1)
+#define MSVDX_VEC_CR_VEC_ENTDEC_FE_CONTROL_ENTDEC_FE_MODE_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_OFFSET               (0x0010)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_BE_CONTROL, ENTDEC_BE_EXTENDED_MODE */
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_MASK         (0x00000020)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_SHIFT                (5)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_SIGNED_FIELD (IMG_FALSE)
+
+enum MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_EXTENDED_MODE_ENUM {
+	MSVDX_VEC_ENTDEC_BE_EXTENDED_MODE_EXTENDED    = 0x1,
+	MSVDX_VEC_ENTDEC_BE_EXTENDED_MODE_BASE        = 0x0,
+	MSVDX_VEC_ENTDEC_BE_EXTENDED_MODE_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_BE_CONTROL, ENTDEC_BE_PROFILE */
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_MASK               (0x00000018)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_LSBMASK            (0x00000003)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_SHIFT              (3)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_PROFILE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_BE_CONTROL, ENTDEC_BE_MODE */
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_MASK          (0x00000007)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_LSBMASK               (0x00000007)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_LENGTH                (3)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_BE_CONTROL_ENTDEC_BE_MODE_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_OFFSET         (0x0014)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_SELECT, SR_ENTDEC_SELECTOR */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_MASK                (0x00070000)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_LSBMASK             (0x00000007)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_SHIFT               (16)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_SELECT, SR_COPRO_SELECTOR */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_MASK         (0x00000700)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_LSBMASK              (0x00000007)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_COPRO_SELECTOR_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_SELECT, SR_RESET_METRICS */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_MASK          (0x00000010)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_LSBMASK               (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_SHIFT         (4)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_LENGTH                (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_DEFAULT               (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_RESET_METRICS_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_SELECT, SR_REGIF_SELECTOR */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_MASK         (0x00000007)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_LSBMASK              (0x00000007)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_SELECT_SR_REGIF_SELECTOR_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_OFFSET               (0x005C)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_RESP_MSWRD, SR_RESP_VALID */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_MASK           (0x80000000)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_SHIFT          (31)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_RESP_MSWRD, SR_SW_RESET_ACTIVE */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_MASK              (0x40000000)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_SHIFT             (30)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_RESP_MSWRD, SR_BYTE_ALIGNED */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_MASK         (0x00000010)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_SHIFT                (4)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_DEFAULT              (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_RESP_MSWRD, SR_MORE_RBSP */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_MASK            (0x00000008)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_LSBMASK         (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_SHIFT           (3)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_LENGTH          (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_DEFAULT         (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_RESP_MSWRD, SR_RESP_EXPG_ERROR */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_MASK              (0x00000004)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_SHIFT             (2)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_RESP_MSWRD, SR_RESP_SCP_OR_EOD */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_MASK              (0x00000002)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_SHIFT             (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_RESP_MSWRD, SR_RESP_PREEMPTED */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_MASK               (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_LSBMASK            (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_LENGTH             (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_OFFSET               (0x0060)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_RESP_LSWRD, SR_RESP_VALUE */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_MASK           (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_LSBMASK                (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_LENGTH         (32)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_OFFSET                (0x0064)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_CMD_MSWRD, SR_READ_PEEK_EXT */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_MASK         (0x00004000)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_SHIFT                (14)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_CMD_MSWRD, SR_PRE_FLUSH */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_MASK             (0x00001F00)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_LSBMASK          (0x0000001F)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_SHIFT            (8)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_LENGTH           (5)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_CMD_MSWRD, SR_READ_PEEK */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_MASK             (0x000000F8)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_LSBMASK          (0x0000001F)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_SHIFT            (3)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_LENGTH           (5)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_SHIFTREG_COPRO_CMD_MSWRD, SR_ACCESS_MODE */
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_MASK           (0x00000007)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_LSBMASK                (0x00000007)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_LENGTH         (3)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_OFFSET         (0x0068)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL0, RENDEC_DEC_INITIALISE */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_MASK             (0x00000040)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_SHIFT            (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_DEC_INITIALISE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL0, RENDEC_ENC_INITIALISE */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_MASK             (0x00000020)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_SHIFT            (5)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_INITIALISE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL0, RENDEC_ENC_ERROR_RECOVERY */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_MASK         (0x00000010)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_SHIFT                (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_ENC_ERROR_RECOVERY_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL0, RENDEC_MTX_BLOCK_SEARCH */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_MASK           (0x00000008)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_SHIFT          (3)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_MTX_BLOCK_SEARCH_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL0, RENDEC_SLICE_SKIP */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_MASK         (0x00000004)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_SHIFT                (2)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_SLICE_SKIP_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL0, RENDEC_FLUSH */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_MASK              (0x00000002)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_SHIFT             (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_FLUSH_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL0, RENDEC_INITIALISE */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_MASK         (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL0_RENDEC_INITIALISE_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_OFFSET         (0x006C)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_ERROR_PROPAGATE */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_ERROR_PROPAGATE_MASK            (0x80000000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_ERROR_PROPAGATE_LSBMASK         (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_ERROR_PROPAGATE_SHIFT           (31)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_ERROR_PROPAGATE_LENGTH          (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_ERROR_PROPAGATE_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_ERROR_PROPAGATE_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_BE_STREAM_SELECT */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_MASK           (0x40000000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_SHIFT          (30)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BE_STREAM_SELECT_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_FE_AUTO_FLUSH_ENABLE */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_AUTO_FLUSH_ENABLE_MASK               (0x20000000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_AUTO_FLUSH_ENABLE_LSBMASK            (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_AUTO_FLUSH_ENABLE_SHIFT              (29)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_AUTO_FLUSH_ENABLE_LENGTH             (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_AUTO_FLUSH_ENABLE_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_AUTO_FLUSH_ENABLE_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_FE_STREAM_SELECT */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_MASK           (0x10000000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_SHIFT          (28)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_FE_STREAM_SELECT_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_DEC_DISABLE */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_MASK                (0x08000000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_SHIFT               (27)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_DISABLE_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_DEC_SLICE_MODE */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_MASK             (0x04000000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_SHIFT            (26)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DEC_SLICE_MODE_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_STREAM_END */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_MASK         (0x02000000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_SHIFT                (25)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_STREAM_END_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_EXTERNAL_MEMORY */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_MASK            (0x01000000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_LSBMASK         (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_SHIFT           (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_LENGTH          (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_EXTERNAL_MEMORY_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_BURST_SIZE_W */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_MASK               (0x000C0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_LSBMASK            (0x00000003)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_SHIFT              (18)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_DEFAULT            (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_W_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_BURST_SIZE_R */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_MASK               (0x00030000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_LSBMASK            (0x00000003)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_SHIFT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_DEFAULT            (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_BURST_SIZE_R_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTROL1, RENDEC_DECODE_START_SIZE */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_MASK          (0x000000FF)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_LSBMASK               (0x000000FF)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_LENGTH                (8)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_DEFAULT               (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTROL1_RENDEC_DECODE_START_SIZE_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_OFFSET              (0x0070)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_BUFFER_SIZE, RENDEC_BUFFER_SIZE1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_MASK            (0xFFFF0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_LSBMASK         (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_SHIFT           (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_LENGTH          (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE1_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_BUFFER_SIZE, RENDEC_BUFFER_SIZE0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_MASK            (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_LSBMASK         (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_SHIFT           (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_LENGTH          (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_RENDEC_BUFFER_SIZE0_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_OFFSET               (0x0074)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_BASE_ADDR0, RENDEC_BASE_ADDR0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_MASK               (0xFFFFF000)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_LSBMASK            (0x000FFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_SHIFT              (12)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_LENGTH             (20)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_RENDEC_BASE_ADDR0_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_OFFSET               (0x0078)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_BASE_ADDR1, RENDEC_BASE_ADDR1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_MASK               (0xFFFFF000)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_LSBMASK            (0x000FFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_SHIFT              (12)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_LENGTH             (20)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_RENDEC_BASE_ADDR1_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_OFFSET              (0x007C)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_WRITE_ADDR0, RENDEC_WRITE_ADDR0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_MASK             (0x0FFFFFF0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_LSBMASK          (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_SHIFT            (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_LENGTH           (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_RENDEC_WRITE_ADDR0_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_OFFSET              (0x0080)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_WRITE_ADDR1, RENDEC_WRITE_ADDR1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_MASK             (0x0FFFFFF0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_LSBMASK          (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_SHIFT            (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_LENGTH           (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_RENDEC_WRITE_ADDR1_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_OFFSET               (0x0084)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_READ_ADDR0, RENDEC_READ_ADDR0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_MASK               (0x0FFFFFF0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_LSBMASK            (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_SHIFT              (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_LENGTH             (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_RENDEC_READ_ADDR0_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_OFFSET               (0x0088)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_READ_ADDR1, RENDEC_READ_ADDR1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_MASK               (0x0FFFFFF0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_LSBMASK            (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_SHIFT              (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_LENGTH             (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_RENDEC_READ_ADDR1_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_OFFSET               (0x008C)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_DATA_SIZE0, RENDEC_DATA_SIZE0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_MASK               (0x0FFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_LSBMASK            (0x0FFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_LENGTH             (28)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_RENDEC_DATA_SIZE0_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_OFFSET               (0x0090)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_DATA_SIZE1, RENDEC_DATA_SIZE1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_MASK               (0x0FFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_LSBMASK            (0x0FFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_LENGTH             (28)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_RENDEC_DATA_SIZE1_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_OFFSET               (0x0094)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_WRITE_DATA, RENDEC_WRITE_DATA */
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_MASK               (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_LSBMASK            (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_LENGTH             (32)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_DATA_RENDEC_WRITE_DATA_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_OFFSET                (0x0098)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_READ_DATA, RENDEC_READ_DATA */
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_MASK         (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_LSBMASK              (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_LENGTH               (32)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_DATA_RENDEC_READ_DATA_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_OFFSET           (0x009C)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_DECODED_DATA */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_MASK         (0xFFFF0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_LSBMASK              (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_SHIFT                (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_LENGTH               (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DECODED_DATA_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_ENC_BUFF_STATUS */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_MASK              (0x00000800)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_SHIFT             (11)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_BUFF_STATUS_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_ENC_CTRL_STATUS */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_MASK              (0x00000400)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_SHIFT             (10)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ENC_CTRL_STATUS_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_ERROR_FLAG */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_MASK           (0x00000200)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_SHIFT          (9)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_ERROR_FLAG_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_HEADER_FLAG */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_MASK          (0x00000100)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_LSBMASK               (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_SHIFT         (8)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_LENGTH                (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_HEADER_FLAG_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_DFIFO1_STATUS */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_MASK                (0x00000008)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_SHIFT               (3)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO1_STATUS_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_DFIFO0_STATUS */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_MASK                (0x00000004)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_SHIFT               (2)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_DFIFO0_STATUS_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_EFIFO1_STATUS */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_MASK                (0x00000002)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_SHIFT               (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO1_STATUS_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_STATUS, RENDEC_EFIFO0_STATUS */
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_MASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_SHIFT               (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_STATUS_RENDEC_EFIFO0_STATUS_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_OFFSET              (0x00A0)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_SLICE_COUNT, RENDEC_SLICE_COUNT */
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_MASK             (0x000FFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_LSBMASK          (0x000FFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_SHIFT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_LENGTH           (20)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_RENDEC_SLICE_COUNT_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_OFFSET               (0x00A4)
+
+/* MSVDX_VEC, CR_VEC_BOOL_INIT, BOOL_INIT_RANGE */
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_MASK         (0x0000FF00)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_LSBMASK              (0x000000FF)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_LENGTH               (8)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_RANGE_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_BOOL_INIT, BOOL_INIT_VALUE */
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_MASK         (0x000000FF)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_LSBMASK              (0x000000FF)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_LENGTH               (8)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_BOOL_INIT_BOOL_INIT_VALUE_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_BOOL_CTRL_OFFSET               (0x00A8)
+
+/* MSVDX_VEC, CR_VEC_BOOL_CTRL, BOOL_MASTER_SELECT */
+#define MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_MASK              (0x00000003)
+#define MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_LSBMASK           (0x00000003)
+#define MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_SHIFT             (0)
+#define MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_SIGNED_FIELD      (IMG_FALSE)
+
+enum MSVDX_VEC_CR_VEC_BOOL_CTRL_BOOL_MASTER_SELECT_ENUM {
+	MSVDX_VEC_BOOL_MASTER_SELECT_COPRO       = 0x3,
+	MSVDX_VEC_BOOL_MASTER_SELECT_ENTDEC      = 0x2,
+	MSVDX_VEC_BOOL_MASTER_SELECT_REGISTER    = 0x1,
+	MSVDX_VEC_BOOL_MASTER_SELECT_RESERVED    = 0x0,
+	MSVDX_VEC_BOOL_MASTER_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_OFFSET              (0x00AC)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_INFORMATION, FE_ENTDEC_LATEST_MB_ADDR_Y */
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_MASK             (0xFF000000)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_LSBMASK          (0x000000FF)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_SHIFT            (24)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_LENGTH           (8)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_Y_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_INFORMATION, FE_ENTDEC_LATEST_MB_ADDR_X */
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_MASK             (0x00FF0000)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_LSBMASK          (0x000000FF)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_SHIFT            (16)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_LENGTH           (8)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_LATEST_MB_ADDR_X_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_INFORMATION, FE_ENTDEC_STATUS */
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_MASK               (0x0000003F)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_LSBMASK            (0x0000003F)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_LENGTH             (6)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_FE_ENTDEC_STATUS_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_OFFSET            (0x00B0)
+
+/* MSVDX_VEC, CR_VEC_BOOL_COMMAND, BOOL_BITS_MIN1 */
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_MASK               (0x00000F00)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_LSBMASK            (0x0000000F)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_SHIFT              (8)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_LENGTH             (4)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_BITS_MIN1_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_BOOL_COMMAND, BOOL_PROB */
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_MASK            (0x000000FF)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_LSBMASK         (0x000000FF)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_SHIFT           (0)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_LENGTH          (8)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_BOOL_COMMAND_BOOL_PROB_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_OFFSET             (0x00B4)
+
+/* MSVDX_VEC, CR_VEC_BOOL_RESULT, BOOL_RESULT_VALID */
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_MASK             (0x80000000)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_LSBMASK          (0x00000001)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_SHIFT            (31)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_LENGTH           (1)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_VALID_SIGNED_FIELD     (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_BOOL_RESULT, BOOL_RESULT */
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_MASK           (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_LSBMASK                (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_LENGTH         (16)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_BOOL_RESULT_BOOL_RESULT_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_OFFSET             (0x00B8)
+
+/* MSVDX_VEC, CR_VEC_DIRECT_MODE_CONTROL, DIRECT_MODE */
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_MASK           (0x00000007)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_LSBMASK                (0x00000007)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_LENGTH         (3)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_CONTROL_DIRECT_MODE_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_OFFSET               (0x00BC)
+
+/* MSVDX_VEC, CR_VEC_DIRECT_MODE_DATA0, DIRECT_DATA0 */
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_MASK            (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_LSBMASK         (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_SHIFT           (0)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_LENGTH          (32)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_DIRECT_MODE_DATA0_DIRECT_DATA0_SIGNED_FIELD    (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_OFFSET               (0x00C0)
+
+/* MSVDX_VEC, CR_VEC_COMMAND_SIGNATURE, COMMAND_SIGNATURE */
+#define MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_MASK               (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_LSBMASK            (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_LENGTH             (32)
+#define MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_COMMAND_SIGNATURE_COMMAND_SIGNATURE_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_OFFSET                (0x00C4)
+
+/* MSVDX_VEC, CR_VEC_IXFORM_SIGNATURE, IXFORM_SIGNATURE */
+#define MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_MASK         (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_LSBMASK              (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_LENGTH               (32)
+#define MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_IXFORM_SIGNATURE_IXFORM_SIGNATURE_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_OFFSET         (0x00C8)
+
+/* MSVDX_VEC, CR_VEC_ISCAN_MBPARAMS0, IS_H264_MB_FIELD_DECODING_FLAG */
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_MASK            (0x00000002)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_LSBMASK         (0x00000001)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_SHIFT           (1)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_LENGTH          (1)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_DEFAULT         (0)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_H264_MB_FIELD_DECODING_FLAG_SIGNED_FIELD    (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ISCAN_MBPARAMS0, IS_AC_PRED_FLAG */
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_MASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_ISCAN_MBPARAMS0_IS_AC_PRED_FLAG_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_OFFSET            (0x00CC)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_EMPTY_MB_ABOVE_FLAG */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_MASK               (0x40000000)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_LSBMASK            (0x00000001)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_SHIFT              (30)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_LENGTH             (1)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVE_FLAG_SIGNED_FIELD       (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_EMPTY_MB_LEFT_FLAG */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_MASK                (0x20000000)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_SHIFT               (29)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_LEFT_FLAG_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_H264_LOSSLESS_DPCM_MODE_1 */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_MASK         (0x08000000)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_LSBMASK              (0x00000001)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_SHIFT                (27)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_LENGTH               (1)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_H264_LOSSLESS_DPCM_MODE_0 */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_MASK         (0x06000000)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_LSBMASK              (0x00000003)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_SHIFT                (25)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_LENGTH               (2)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_LOSSLESS_DPCM_MODE_0_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_EMPTY_MB_ABOVELEFT_FLAG */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_MASK           (0x10000000)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_LSBMASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_SHIFT          (28)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_LENGTH         (1)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_EMPTY_MB_ABOVELEFT_FLAG_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_AC_PRED_FLAG */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_MASK              (0x01000000)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_LSBMASK           (0x00000001)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_SHIFT             (24)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_LENGTH            (1)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_AC_PRED_FLAG_SIGNED_FIELD      (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_H264_QPCR */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_MASK         (0x003F0000)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_SHIFT                (16)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCR_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_H264_QPCB */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_MASK         (0x00003F00)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_H264_QPCB_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS0, IQ_QUANTISER_SCALE */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_MASK           (0x0000007F)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_LSBMASK                (0x0000007F)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_LENGTH         (7)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS0_IQ_QUANTISER_SCALE_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_OFFSET            (0x00D0)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS1, IQ_VR_ABOVELEFTMB_BASEADDR */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_MASK           (0x3FF00000)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_LSBMASK                (0x000003FF)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_SHIFT          (20)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_LENGTH         (10)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVELEFTMB_BASEADDR_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS1, IQ_VR_CURRMB_BASEADDR */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_MASK                (0x000FFC00)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_LSBMASK             (0x000003FF)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_SHIFT               (10)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_LENGTH              (10)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_CURRMB_BASEADDR_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_IQ_MBPARAMS1, IQ_VR_ABOVEMB_BASEADDR */
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_MASK               (0x000003FF)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_LSBMASK            (0x000003FF)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_LENGTH             (10)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_IQ_MBPARAMS1_IQ_VR_ABOVEMB_BASEADDR_SIGNED_FIELD       (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_OFFSET                (0x00D8)
+
+/* MSVDX_VEC, CR_VEC_VLR_COMMANDS_BUF_POINTER, VLR_COMMANDS_BUF_POINTER1 */
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_MASK \
+	( \
+		0x003FF000)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_LSBMASK \
+	( \
+		0x000003FF)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_SHIFT               (12)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_LENGTH              (10)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLR_COMMANDS_BUF_POINTER, VLR_COMMANDS_BUF_POINTER2 */
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_MASK \
+	( \
+		0x00000FFC)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_LSBMASK \
+	( \
+		0x000003FF)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_SHIFT               (2)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_LENGTH              (10)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_BUF_POINTER_VLR_COMMANDS_BUF_POINTER2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_OFFSET             (0x00DC)
+
+/* MSVDX_VEC, CR_VEC_CIRC_BUFF_BASE_ADDR, CIRC_BUFF_BASE_ADDR */
+#define MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_MASK           (0x00000FFC)
+#define MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_LSBMASK                (0x000003FF)
+#define MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_SHIFT          (2)
+#define MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_LENGTH         (10)
+#define MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_CIRC_BUFF_BASE_ADDR_CIRC_BUFF_BASE_ADDR_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_OFFSET          (0x00E0)
+
+/* MSVDX_VEC, CR_VEC_SGM_BITPLANE_BASE_ADDR, SGM_BITPLANE_BASE_ADDR */
+#define MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_MASK             (0x00000FFC)
+#define MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_LSBMASK          (0x000003FF)
+#define MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_SHIFT            (2)
+#define MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_LENGTH           (10)
+#define MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_SGM_BITPLANE_BASE_ADDR_SGM_BITPLANE_BASE_ADDR_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_OFFSET              (0x00E4)
+
+/* MSVDX_VEC, CR_VEC_VLR_COMMANDS_STORE, VLR_COMMANDS_STORE_BASE_ADDRESS */
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_MASK \
+	( \
+		0x00000FFC)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_LSBMASK \
+	( \
+		0x000003FF)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_SHIFT               (2)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_LENGTH              (10)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_STORE_VLR_COMMANDS_STORE_BASE_ADDRESS_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_OFFSET                (0x00E8)
+
+/* MSVDX_VEC, CR_VEC_VLR_COMMANDS_NUM, VLR_COMMANDS_STORE_NUMBER_OF_CMDS */
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_MASK \
+	( \
+		0x0000007F)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_LSBMASK \
+	( \
+		0x0000007F)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_SHIFT               (0)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_LENGTH              (7)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLR_COMMANDS_NUM_VLR_COMMANDS_STORE_NUMBER_OF_CMDS_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_OFFSET         (0x00EC)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR0, VLC_TABLE_ADDR0 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_MASK           (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR0, VLC_TABLE_ADDR1 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_MASK           (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_SHIFT          (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_OFFSET         (0x00F0)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR1, VLC_TABLE_ADDR2 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_MASK           (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR2_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR1, VLC_TABLE_ADDR3 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_MASK           (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_SHIFT          (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR1_VLC_TABLE_ADDR3_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_OFFSET         (0x00F4)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR2, VLC_TABLE_ADDR4 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_MASK           (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR4_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR2, VLC_TABLE_ADDR5 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_MASK           (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_SHIFT          (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR2_VLC_TABLE_ADDR5_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_OFFSET         (0x00F8)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR3, VLC_TABLE_ADDR6 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_MASK           (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR6_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR3, VLC_TABLE_ADDR7 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_MASK           (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_SHIFT          (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR3_VLC_TABLE_ADDR7_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_OFFSET         (0x00FC)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR4, VLC_TABLE_ADDR8 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_MASK           (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR8_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR4, VLC_TABLE_ADDR9 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_MASK           (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_LSBMASK                (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_SHIFT          (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_LENGTH         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR4_VLC_TABLE_ADDR9_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_OFFSET         (0x0100)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR5, VLC_TABLE_ADDR10 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_MASK          (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR10_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR5, VLC_TABLE_ADDR11 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_MASK          (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_SHIFT         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR5_VLC_TABLE_ADDR11_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_OFFSET         (0x0104)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR6, VLC_TABLE_ADDR12 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_MASK          (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR12_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR6, VLC_TABLE_ADDR13 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_MASK          (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_SHIFT         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR6_VLC_TABLE_ADDR13_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_OFFSET         (0x0108)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR7, VLC_TABLE_ADDR14 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_MASK          (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR14_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR7, VLC_TABLE_ADDR15 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_MASK          (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_SHIFT         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR7_VLC_TABLE_ADDR15_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_OFFSET         (0x010C)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR8, VLC_TABLE_ADDR16 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_MASK          (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR16_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR8, VLC_TABLE_ADDR17 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_MASK          (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_SHIFT         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR8_VLC_TABLE_ADDR17_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_OFFSET         (0x0110)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR9, VLC_TABLE_ADDR18 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_MASK          (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_SHIFT         (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR18_SIGNED_FIELD  (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR9, VLC_TABLE_ADDR19 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_MASK          (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_LSBMASK               (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_SHIFT         (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_LENGTH                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_DEFAULT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR9_VLC_TABLE_ADDR19_SIGNED_FIELD  (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_OFFSET                (0x0114)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR10, VLC_TABLE_ADDR20 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR20_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR10, VLC_TABLE_ADDR21 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR10_VLC_TABLE_ADDR21_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_OFFSET                (0x0118)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR11, VLC_TABLE_ADDR22 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR22_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR11, VLC_TABLE_ADDR23 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR11_VLC_TABLE_ADDR23_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_OFFSET                (0x011C)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR12, VLC_TABLE_ADDR24 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR24_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR12, VLC_TABLE_ADDR25 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR12_VLC_TABLE_ADDR25_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_OFFSET                (0x0120)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR13, VLC_TABLE_ADDR26 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR26_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR13, VLC_TABLE_ADDR27 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR13_VLC_TABLE_ADDR27_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_OFFSET                (0x0124)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR14, VLC_TABLE_ADDR28 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR28_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR14, VLC_TABLE_ADDR29 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR14_VLC_TABLE_ADDR29_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_OFFSET                (0x0128)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR15, VLC_TABLE_ADDR30 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR30_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR15, VLC_TABLE_ADDR31 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR15_VLC_TABLE_ADDR31_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_OFFSET                (0x01C0)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR16, VLC_TABLE_ADDR32 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR32_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR16, VLC_TABLE_ADDR33 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR16_VLC_TABLE_ADDR33_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_OFFSET                (0x01C4)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR17, VLC_TABLE_ADDR34 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR34_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR17, VLC_TABLE_ADDR35 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR17_VLC_TABLE_ADDR35_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_OFFSET                (0x01C8)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR18, VLC_TABLE_ADDR36 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_MASK         (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR36_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_ADDR18, VLC_TABLE_ADDR37 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_MASK         (0x003FF800)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_LSBMASK              (0x000007FF)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_SHIFT                (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_LENGTH               (11)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR18_VLC_TABLE_ADDR37_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_OFFSET                (0x012C)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH0 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_MASK         (0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH1 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_MASK         (0x00000038)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_SHIFT                (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH2 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_MASK         (0x000001C0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_SHIFT                (6)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH3 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_MASK         (0x00000E00)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_SHIFT                (9)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH3_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH4 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_MASK         (0x00007000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_SHIFT                (12)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH4_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH5 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_MASK         (0x00038000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_SHIFT                (15)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH5_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH6 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_MASK         (0x001C0000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_SHIFT                (18)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH6_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH7 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_MASK         (0x00E00000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_SHIFT                (21)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH7_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH8 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_MASK         (0x07000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_SHIFT                (24)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH8_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH0, VLC_TABLE_INITIAL_WIDTH9 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_MASK         (0x38000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_SHIFT                (27)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_LENGTH               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH9_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_OFFSET                (0x0130)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH10 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_MASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_SHIFT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH10_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH11 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_MASK \
+	( \
+		0x00000038)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_SHIFT               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH11_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH12 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_MASK \
+	( \
+		0x000001C0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_SHIFT               (6)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH12_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH13 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_MASK \
+	( \
+		0x00000E00)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_SHIFT               (9)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH13_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH14 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_MASK \
+	( \
+		0x00007000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_SHIFT               (12)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH14_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH15 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_MASK \
+	( \
+		0x00038000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_SHIFT               (15)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH15_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH16 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_MASK \
+	( \
+		0x001C0000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_SHIFT               (18)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH16_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH17 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_MASK \
+	( \
+		0x00E00000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_SHIFT               (21)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH17_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH18 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_MASK \
+	( \
+		0x07000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_SHIFT               (24)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH18_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH1, VLC_TABLE_INITIAL_WIDTH19 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_MASK \
+	( \
+		0x38000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_SHIFT               (27)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH1_VLC_TABLE_INITIAL_WIDTH19_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_OFFSET                (0x0134)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH20 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_MASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_SHIFT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH20_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH21 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_MASK \
+	( \
+		0x00000038)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_SHIFT               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH21_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH22 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_MASK \
+	( \
+		0x000001C0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_SHIFT               (6)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH22_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH23 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_MASK \
+	( \
+		0x00000E00)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_SHIFT               (9)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH23_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH24 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_MASK \
+	( \
+		0x00007000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_SHIFT               (12)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH24_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH25 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_MASK \
+	( \
+		0x00038000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_SHIFT               (15)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH25_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH26 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_MASK \
+	( \
+		0x001C0000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_SHIFT               (18)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH26_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH27 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_MASK \
+	( \
+		0x00E00000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_SHIFT               (21)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH27_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH28 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_MASK \
+	( \
+		0x07000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_SHIFT               (24)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH28_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH2, VLC_TABLE_INITIAL_WIDTH29 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_MASK \
+	( \
+		0x38000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_SHIFT               (27)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH2_VLC_TABLE_INITIAL_WIDTH29_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_OFFSET                (0x0138)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH3, VLC_TABLE_INITIAL_WIDTH30 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_MASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_SHIFT               (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH30_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH3, VLC_TABLE_INITIAL_WIDTH31 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_MASK \
+	( \
+		0x00000038)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_SHIFT               (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH31_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH3, VLC_TABLE_INITIAL_WIDTH32 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_MASK \
+	( \
+		0x000001C0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_SHIFT               (6)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH32_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH3, VLC_TABLE_INITIAL_WIDTH33 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_MASK \
+	( \
+		0x00000E00)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_SHIFT               (9)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH33_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH3, VLC_TABLE_INITIAL_WIDTH34 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_MASK \
+	( \
+		0x00007000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_SHIFT               (12)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH34_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH3, VLC_TABLE_INITIAL_WIDTH35 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_MASK \
+	( \
+		0x00038000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_SHIFT               (15)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH35_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH3, VLC_TABLE_INITIAL_WIDTH36 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_MASK \
+	( \
+		0x001C0000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_SHIFT               (18)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH36_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_WIDTH3, VLC_TABLE_INITIAL_WIDTH37 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_MASK \
+	( \
+		0x00E00000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_LSBMASK \
+	( \
+		0x00000007)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_SHIFT               (21)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_LENGTH              (3)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH3_VLC_TABLE_INITIAL_WIDTH37_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_OFFSET               (0x013C)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE0 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_MASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_SHIFT              (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE1 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_MASK \
+	( \
+		0x0000000C)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_SHIFT              (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE2 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_MASK \
+	( \
+		0x00000030)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_SHIFT              (4)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE2_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE3 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_MASK \
+	( \
+		0x000000C0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_SHIFT              (6)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE3_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE4 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_MASK \
+	( \
+		0x00000300)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_SHIFT              (8)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE4_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE5 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_MASK \
+	( \
+		0x00000C00)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_SHIFT              (10)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE5_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE6 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_MASK \
+	( \
+		0x00003000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_SHIFT              (12)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE6_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE7 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_MASK \
+	( \
+		0x0000C000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_SHIFT              (14)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE7_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE8 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_MASK \
+	( \
+		0x00030000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_SHIFT              (16)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE8_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE9 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_MASK \
+	( \
+		0x000C0000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_SHIFT              (18)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_LENGTH             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_DEFAULT            (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE9_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE10 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_MASK \
+	( \
+		0x00300000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_SHIFT             (20)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE10_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE11 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_MASK \
+	( \
+		0x00C00000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_SHIFT             (22)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE11_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE12 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_MASK \
+	( \
+		0x03000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_SHIFT             (24)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE12_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE13 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_MASK \
+	( \
+		0x0C000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_SHIFT             (26)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE13_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE14 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_MASK \
+	( \
+		0x30000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_SHIFT             (28)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE14_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE0, VLC_TABLE_INITIAL_OPCODE15 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_MASK \
+	( \
+		0xC0000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_SHIFT             (30)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE15_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_OFFSET               (0x0140)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE16 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_MASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_SHIFT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE16_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE17 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_MASK \
+	( \
+		0x0000000C)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_SHIFT             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE17_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE18 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_MASK \
+	( \
+		0x00000030)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_SHIFT             (4)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE18_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE19 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_MASK \
+	( \
+		0x000000C0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_SHIFT             (6)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE19_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE20 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_MASK \
+	( \
+		0x00000300)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_SHIFT             (8)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE20_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE21 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_MASK \
+	( \
+		0x00000C00)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_SHIFT             (10)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE21_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE22 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_MASK \
+	( \
+		0x00003000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_SHIFT             (12)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE22_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE23 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_MASK \
+	( \
+		0x0000C000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_SHIFT             (14)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE23_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE24 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_MASK \
+	( \
+		0x00030000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_SHIFT             (16)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE24_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE25 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_MASK \
+	( \
+		0x000C0000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_SHIFT             (18)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE25_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE26 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_MASK \
+	( \
+		0x00300000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_SHIFT             (20)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE26_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE27 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_MASK \
+	( \
+		0x00C00000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_SHIFT             (22)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE27_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE28 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_MASK \
+	( \
+		0x03000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_SHIFT             (24)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE28_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE29 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_MASK \
+	( \
+		0x0C000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_SHIFT             (26)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE29_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE30 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_MASK \
+	( \
+		0x30000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_SHIFT             (28)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE30_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE1, VLC_TABLE_INITIAL_OPCODE31 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_MASK \
+	( \
+		0xC0000000)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_SHIFT             (30)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE1_VLC_TABLE_INITIAL_OPCODE31_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_OFFSET               (0x0144)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE2, VLC_TABLE_INITIAL_OPCODE32 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_MASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_SHIFT             (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE32_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE2, VLC_TABLE_INITIAL_OPCODE33 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_MASK \
+	( \
+		0x0000000C)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_SHIFT             (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE33_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE2, VLC_TABLE_INITIAL_OPCODE34 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_MASK \
+	( \
+		0x00000030)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_SHIFT             (4)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE34_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE2, VLC_TABLE_INITIAL_OPCODE35 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_MASK \
+	( \
+		0x000000C0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_SHIFT             (6)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE35_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE2, VLC_TABLE_INITIAL_OPCODE36 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_MASK \
+	( \
+		0x00000300)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_SHIFT             (8)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE36_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_VLC_TABLE_INITIAL_OPCODE2, VLC_TABLE_INITIAL_OPCODE37 */
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_MASK \
+	( \
+		0x00000C00)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_LSBMASK \
+	( \
+		0x00000003)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_SHIFT             (10)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_LENGTH            (2)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_DEFAULT           (0)
+#define MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE2_VLC_TABLE_INITIAL_OPCODE37_SIGNED_FIELD \
+	( \
+		IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_OFFSET         (0x0150)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT0, RENDEC_CONTEXT0_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_MASK         (0x003F0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_SHIFT                (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT0, RENDEC_CONTEXT0_1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_MASK         (0x00003F00)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT0, RENDEC_CONTEXT0_0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_MASK         (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT0_RENDEC_CONTEXT0_0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_OFFSET         (0x0154)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT1, RENDEC_CONTEXT1_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_MASK         (0x003F0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_SHIFT                (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT1, RENDEC_CONTEXT1_1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_MASK         (0x00003F00)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT1, RENDEC_CONTEXT1_0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_MASK         (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT1_RENDEC_CONTEXT1_0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_OFFSET         (0x0158)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT2, RENDEC_CONTEXT2_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_MASK         (0x003F0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_SHIFT                (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT2, RENDEC_CONTEXT2_1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_MASK         (0x00003F00)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT2, RENDEC_CONTEXT2_0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_MASK         (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT2_RENDEC_CONTEXT2_0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_OFFSET         (0x015C)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT3, RENDEC_CONTEXT3_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_MASK         (0x003F0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_SHIFT                (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT3, RENDEC_CONTEXT3_1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_MASK         (0x00003F00)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT3, RENDEC_CONTEXT3_0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_MASK         (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT3_RENDEC_CONTEXT3_0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_OFFSET         (0x0160)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT4, RENDEC_CONTEXT4_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_MASK         (0x003F0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_SHIFT                (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT4, RENDEC_CONTEXT4_1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_MASK         (0x00003F00)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT4, RENDEC_CONTEXT4_0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_MASK         (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT4_RENDEC_CONTEXT4_0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_OFFSET         (0x0164)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT5, RENDEC_CONTEXT5_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_MASK         (0x003F0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_SHIFT                (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_2_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT5, RENDEC_CONTEXT5_1 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_MASK         (0x00003F00)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_SHIFT                (8)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_1_SIGNED_FIELD (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_CONTEXT5, RENDEC_CONTEXT5_0 */
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_MASK         (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_LSBMASK              (0x0000003F)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_LENGTH               (6)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_DEFAULT              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_CONTEXT5_RENDEC_CONTEXT5_0_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_STREAM_ID_OFFSET           (0x0168)
+
+/* MSVDX_VEC, CR_STREAM_ID, STREAM_ID */
+#define MSVDX_VEC_CR_STREAM_ID_STREAM_ID_MASK           (0x000000FF)
+#define MSVDX_VEC_CR_STREAM_ID_STREAM_ID_LSBMASK                (0x000000FF)
+#define MSVDX_VEC_CR_STREAM_ID_STREAM_ID_SHIFT          (0)
+#define MSVDX_VEC_CR_STREAM_ID_STREAM_ID_LENGTH         (8)
+#define MSVDX_VEC_CR_STREAM_ID_STREAM_ID_DEFAULT                (0)
+#define MSVDX_VEC_CR_STREAM_ID_STREAM_ID_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_STREAM_COUNTER_OFFSET              (0x016C)
+
+/* MSVDX_VEC, CR_STREAM_COUNTER, STREAM_COUNTER */
+#define MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_MASK         (0xFFFFFFFF)
+#define MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_LSBMASK              (0xFFFFFFFF)
+#define MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_SHIFT                (0)
+#define MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_LENGTH               (32)
+#define MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_DEFAULT              (0)
+#define MSVDX_VEC_CR_STREAM_COUNTER_STREAM_COUNTER_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_SR_ACTIVE_CYCLES_OFFSET            (0x0170)
+
+/* MSVDX_VEC, CR_SR_ACTIVE_CYCLES, SR_ACTIVE_CYCLES */
+#define MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_MASK             (0x03FFFFFF)
+#define MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_LSBMASK          (0x03FFFFFF)
+#define MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_SHIFT            (0)
+#define MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_LENGTH           (26)
+#define MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_DEFAULT          (0)
+#define MSVDX_VEC_CR_SR_ACTIVE_CYCLES_SR_ACTIVE_CYCLES_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_SR_INACTIVE_CYCLES_OFFSET          (0x0174)
+
+/* MSVDX_VEC, CR_SR_INACTIVE_CYCLES, SR_INACTIVE_CYCLES */
+#define MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_MASK         (0x03FFFFFF)
+#define MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_LSBMASK              (0x03FFFFFF)
+#define MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_SHIFT                (0)
+#define MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_LENGTH               (26)
+#define MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_DEFAULT              (0)
+#define MSVDX_VEC_CR_SR_INACTIVE_CYCLES_SR_INACTIVE_CYCLES_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_SR_BITS_CONSUMED_OFFSET            (0x0178)
+
+/* MSVDX_VEC, CR_SR_BITS_CONSUMED, SR_BITS_CONSUMED */
+#define MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_MASK             (0x03FFFFFF)
+#define MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_LSBMASK          (0x03FFFFFF)
+#define MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_SHIFT            (0)
+#define MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_LENGTH           (26)
+#define MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_DEFAULT          (0)
+#define MSVDX_VEC_CR_SR_BITS_CONSUMED_SR_BITS_CONSUMED_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_CONTROL_2_OFFSET               (0x017C)
+
+/* MSVDX_VEC, CR_VEC_CONTROL_2, SR_BURST_SIZE */
+#define MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_MASK           (0x00000003)
+#define MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_LSBMASK                (0x00000003)
+#define MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_LENGTH         (2)
+#define MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_CONTROL_2_SR_BURST_SIZE_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_OFFSET          (0x0180)
+
+/* MSVDX_VEC, CR_VEC_BE_ENTDEC_SYNC, BE_ENTDEC_SYNC_FLAG */
+#define MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_MASK                (0x00000001)
+#define MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_LSBMASK             (0x00000001)
+#define MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_SHIFT               (0)
+#define MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_LENGTH              (1)
+#define MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_BE_ENTDEC_SYNC_BE_ENTDEC_SYNC_FLAG_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_OFFSET          (0x0188)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_INPUT_SIGNATURE, RENDEC_INPUT_SIGNATURE */
+#define MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_MASK             (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_LSBMASK          (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_SHIFT            (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_LENGTH           (32)
+#define MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_INPUT_SIGNATURE_RENDEC_INPUT_SIGNATURE_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_OFFSET         (0x018C)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_OUTPUT_SIGNATURE, RENDEC_OUTPUT_SIGNATURE */
+#define MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_MASK           (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_LENGTH         (32)
+#define MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_OUTPUT_SIGNATURE_RENDEC_OUTPUT_SIGNATURE_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_OFFSET            (0x0190)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_BUFFER_SIZE_2, RENDEC_BUFFER_SIZE1_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_MASK                (0xFFFF0000)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_LSBMASK             (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_SHIFT               (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_LENGTH              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE1_2_SIGNED_FIELD        (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_BUFFER_SIZE_2, RENDEC_BUFFER_SIZE0_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_MASK                (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_LSBMASK             (0x0000FFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_SHIFT               (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_LENGTH              (16)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_DEFAULT             (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BUFFER_SIZE_2_RENDEC_BUFFER_SIZE0_2_SIGNED_FIELD        (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_OFFSET             (0x0194)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_BASE_ADDR0_2, RENDEC_BASE_ADDR0_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_MASK           (0xFFFFF000)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_LSBMASK                (0x000FFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_SHIFT          (12)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_LENGTH         (20)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR0_2_RENDEC_BASE_ADDR0_2_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_OFFSET             (0x0198)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_BASE_ADDR1_2, RENDEC_BASE_ADDR1_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_MASK           (0xFFFFF000)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_LSBMASK                (0x000FFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_SHIFT          (12)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_LENGTH         (20)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_BASE_ADDR1_2_RENDEC_BASE_ADDR1_2_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_OFFSET            (0x019C)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_WRITE_ADDR0_2, RENDEC_WRITE_ADDR0_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_MASK         (0x0FFFFFF0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_LSBMASK              (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_SHIFT                (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_LENGTH               (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR0_2_RENDEC_WRITE_ADDR0_2_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_OFFSET            (0x01A0)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_WRITE_ADDR1_2, RENDEC_WRITE_ADDR1_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_MASK         (0x0FFFFFF0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_LSBMASK              (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_SHIFT                (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_LENGTH               (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_WRITE_ADDR1_2_RENDEC_WRITE_ADDR1_2_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_OFFSET             (0x01A4)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_READ_ADDR0_2, RENDEC_READ_ADDR0_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_MASK           (0x0FFFFFF0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_LSBMASK                (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_SHIFT          (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_LENGTH         (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR0_2_RENDEC_READ_ADDR0_2_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_OFFSET             (0x01A8)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_READ_ADDR1_2, RENDEC_READ_ADDR1_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_MASK           (0x0FFFFFF0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_LSBMASK                (0x00FFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_SHIFT          (4)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_LENGTH         (24)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_READ_ADDR1_2_RENDEC_READ_ADDR1_2_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_OFFSET             (0x01AC)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_DATA_SIZE0_2, RENDEC_DATA_SIZE0_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_MASK           (0x0FFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_LSBMASK                (0x0FFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_LENGTH         (28)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE0_2_RENDEC_DATA_SIZE0_2_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_OFFSET             (0x01B0)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_DATA_SIZE1_2, RENDEC_DATA_SIZE1_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_MASK           (0x0FFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_LSBMASK                (0x0FFFFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_SHIFT          (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_LENGTH         (28)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_DATA_SIZE1_2_RENDEC_DATA_SIZE1_2_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_OFFSET            (0x01B4)
+
+/* MSVDX_VEC, CR_VEC_RENDEC_SLICE_COUNT_2, RENDEC_SLICE_COUNT_2 */
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_MASK         (0x000FFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_LSBMASK              (0x000FFFFF)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_SHIFT                (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_LENGTH               (20)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_DEFAULT              (0)
+#define MSVDX_VEC_CR_VEC_RENDEC_SLICE_COUNT_2_RENDEC_SLICE_COUNT_2_SIGNED_FIELD (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_OFFSET            (0x01BC)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_INFORMATION_2, BE_ENTDEC_LATEST_MB_ADDR_Y */
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_MASK           (0xFF000000)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_SHIFT          (24)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_LENGTH         (8)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_Y_SIGNED_FIELD   (IMG_FALSE)
+
+/* MSVDX_VEC, CR_VEC_ENTDEC_INFORMATION_2, BE_ENTDEC_LATEST_MB_ADDR_X */
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_MASK           (0x00FF0000)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_LSBMASK \
+	( \
+		0x000000FF)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_SHIFT          (16)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_LENGTH         (8)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_DEFAULT                (0)
+#define MSVDX_VEC_CR_VEC_ENTDEC_INFORMATION_2_BE_ENTDEC_LATEST_MB_ADDR_X_SIGNED_FIELD   (IMG_FALSE)
+
+#define MSVDX_VEC_CR_VEC_FRAME_ID_OFFSET                (0x01E0)
+
+/* MSVDX_VEC, CR_VEC_FRAME_ID, VEC_FRAME_ID */
+#define MSVDX_VEC_CR_VEC_FRAME_ID_VEC_FRAME_ID_MASK             (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_FRAME_ID_VEC_FRAME_ID_LSBMASK          (0xFFFFFFFF)
+#define MSVDX_VEC_CR_VEC_FRAME_ID_VEC_FRAME_ID_SHIFT            (0)
+#define MSVDX_VEC_CR_VEC_FRAME_ID_VEC_FRAME_ID_LENGTH           (32)
+#define MSVDX_VEC_CR_VEC_FRAME_ID_VEC_FRAME_ID_DEFAULT          (0)
+#define MSVDX_VEC_CR_VEC_FRAME_ID_VEC_FRAME_ID_SIGNED_FIELD     (IMG_FALSE)
+
+#define MSVDX_VEC_CR_MSVDX_PARAMS_SIGNATURE_OFFSET              (0x01E4)
+
+/* MSVDX_VEC, CR_MSVDX_PARAMS_SIGNATURE, MSVDX_PARAMS_SIGNATURE */
+#define MSVDX_VEC_CR_MSVDX_PARAMS_SIGNATURE_MSVDX_PARAMS_SIGNATURE_MASK         (0xFFFFFFFF)
+#define MSVDX_VEC_CR_MSVDX_PARAMS_SIGNATURE_MSVDX_PARAMS_SIGNATURE_LSBMASK              (0xFFFFFFFF)
+#define MSVDX_VEC_CR_MSVDX_PARAMS_SIGNATURE_MSVDX_PARAMS_SIGNATURE_SHIFT                (0)
+#define MSVDX_VEC_CR_MSVDX_PARAMS_SIGNATURE_MSVDX_PARAMS_SIGNATURE_LENGTH               (32)
+#define MSVDX_VEC_CR_MSVDX_PARAMS_SIGNATURE_MSVDX_PARAMS_SIGNATURE_DEFAULT              (0)
+#define MSVDX_VEC_CR_MSVDX_PARAMS_SIGNATURE_MSVDX_PARAMS_SIGNATURE_SIGNED_FIELD (IMG_FALSE)
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MSVDX_VEC_REGS_H__ */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_pvdec_core_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_pvdec_core_regs.h
new file mode 100644
index 000000000000..ded7dd422e8c
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_pvdec_core_regs.h
@@ -0,0 +1,1273 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG PVDEC CORE Registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_PVDEC_CORE_REGS_H
+#define _IMG_PVDEC_CORE_REGS_H
+
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_OFFSET           (0x0000)
+
+/* PVDEC_CORE, CR_PVDEC_SOFT_RESET, CR_PVDEC_PIXEL_PROCESSING_SOFT_RESET */
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_PIXEL_PROCESSING_SOFT_RESET_MASK \
+	( \
+		0xFF000000)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_PIXEL_PROCESSING_SOFT_RESET_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_PIXEL_PROCESSING_SOFT_RESET_SHIFT               (24)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_PIXEL_PROCESSING_SOFT_RESET_LENGTH              (8)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_PIXEL_PROCESSING_SOFT_RESET_DEFAULT             (0)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_PIXEL_PROCESSING_SOFT_RESET_SIGNED_FIELD        (0)
+
+/* PVDEC_CORE, CR_PVDEC_SOFT_RESET, CR_PVDEC_ENTROPY_SOFT_RESET */
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_ENTROPY_SOFT_RESET_MASK         (0x00FF0000)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_ENTROPY_SOFT_RESET_LSBMASK              (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_ENTROPY_SOFT_RESET_SHIFT                (16)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_ENTROPY_SOFT_RESET_LENGTH               (8)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_ENTROPY_SOFT_RESET_DEFAULT              (0)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_ENTROPY_SOFT_RESET_SIGNED_FIELD (0)
+
+/* PVDEC_CORE, CR_PVDEC_SOFT_RESET, CR_PVDEC_MMU_SOFT_RESET */
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_MMU_SOFT_RESET_MASK             (0x00000002)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_MMU_SOFT_RESET_LSBMASK          (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_MMU_SOFT_RESET_SHIFT            (1)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_MMU_SOFT_RESET_LENGTH           (1)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_MMU_SOFT_RESET_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_MMU_SOFT_RESET_SIGNED_FIELD     (0)
+
+/* PVDEC_CORE, CR_PVDEC_SOFT_RESET, CR_PVDEC_SOFT_RESET */
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_SOFT_RESET_MASK         (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_SOFT_RESET_LSBMASK              (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_SOFT_RESET_SHIFT                (0)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_SOFT_RESET_LENGTH               (1)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_SOFT_RESET_DEFAULT              (0)
+#define PVDEC_CORE_CR_PVDEC_SOFT_RESET_CR_PVDEC_SOFT_RESET_SIGNED_FIELD (0)
+
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_OFFSET                (0x0010)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS, CR_HOST_SYS_WDT */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_SYS_WDT_MASK          (0x10000000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_SYS_WDT_LSBMASK               (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_SYS_WDT_SHIFT         (28)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_SYS_WDT_LENGTH                (1)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_SYS_WDT_DEFAULT               (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_SYS_WDT_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS, CR_HOST_READ_TIMEOUT_PROC_IRQ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_PROC_IRQ_MASK \
+	( \
+		0x08000000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_PROC_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_PROC_IRQ_SHIFT           (27)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_PROC_IRQ_LENGTH          (1)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_PROC_IRQ_DEFAULT         (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_PROC_IRQ_SIGNED_FIELD    (0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS,
+ * CR_HOST_COMMAND_TIMEOUT_PROC_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_PROC_IRQ_MASK \
+	( \
+		0x04000000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_PROC_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_PROC_IRQ_SHIFT \
+	( \
+		26)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_PROC_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_PROC_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_PROC_IRQ_SIGNED_FIELD (0)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS, CR_HOST_READ_TIMEOUT_HOST_IRQ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_HOST_IRQ_MASK \
+	( \
+		0x02000000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_HOST_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_HOST_IRQ_SHIFT           (25)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_HOST_IRQ_LENGTH          (1)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_HOST_IRQ_DEFAULT         (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_READ_TIMEOUT_HOST_IRQ_SIGNED_FIELD    (0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS,
+ * CR_HOST_COMMAND_TIMEOUT_HOST_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_HOST_IRQ_MASK \
+	( \
+		0x01000000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_HOST_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_HOST_IRQ_SHIFT \
+	( \
+		24)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_HOST_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_HOST_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_COMMAND_TIMEOUT_HOST_IRQ_SIGNED_FIELD (0)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS, CR_HOST_PROC_GPIO_IRQ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_GPIO_IRQ_MASK            (0x00200000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_GPIO_IRQ_LSBMASK         (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_GPIO_IRQ_SHIFT           (21)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_GPIO_IRQ_LENGTH          (1)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_GPIO_IRQ_DEFAULT         (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_GPIO_IRQ_SIGNED_FIELD    (0)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS, CR_HOST_PROC_IRQ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_IRQ_MASK         (0x00100000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_IRQ_LSBMASK              (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_IRQ_SHIFT                (20)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_IRQ_LENGTH               (1)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_IRQ_DEFAULT              (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PROC_IRQ_SIGNED_FIELD (0)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS, CR_HOST_MMU_FAULT_IRQ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_MMU_FAULT_IRQ_MASK            (0x00010000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_MMU_FAULT_IRQ_LSBMASK         (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_MMU_FAULT_IRQ_SHIFT           (16)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_MMU_FAULT_IRQ_LENGTH          (1)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_MMU_FAULT_IRQ_DEFAULT         (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_MMU_FAULT_IRQ_SIGNED_FIELD    (0)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS, CR_HOST_PIXEL_PROCESSING_IRQ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PIXEL_PROCESSING_IRQ_MASK \
+	( \
+		0x0000FF00)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PIXEL_PROCESSING_IRQ_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PIXEL_PROCESSING_IRQ_SHIFT            (8)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PIXEL_PROCESSING_IRQ_LENGTH           (8)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PIXEL_PROCESSING_IRQ_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_PIXEL_PROCESSING_IRQ_SIGNED_FIELD     (0)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_STATUS, CR_HOST_ENTROPY_PIPE_IRQ */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_ENTROPY_PIPE_IRQ_MASK         (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_ENTROPY_PIPE_IRQ_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_ENTROPY_PIPE_IRQ_SHIFT                (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_ENTROPY_PIPE_IRQ_LENGTH               (8)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_ENTROPY_PIPE_IRQ_DEFAULT              (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_STATUS_CR_HOST_ENTROPY_PIPE_IRQ_SIGNED_FIELD (0)
+
+#define PVDEC_CORE_CR_PVDEC_INTERRUPT_CLEAR_OFFSET              (0x0014)
+
+/* PVDEC_CORE, CR_PVDEC_INTERRUPT_CLEAR, CR_IRQ_CLEAR */
+#define PVDEC_CORE_CR_PVDEC_INTERRUPT_CLEAR_CR_IRQ_CLEAR_MASK           (0xFFFF0000)
+#define PVDEC_CORE_CR_PVDEC_INTERRUPT_CLEAR_CR_IRQ_CLEAR_LSBMASK                (0x0000FFFF)
+#define PVDEC_CORE_CR_PVDEC_INTERRUPT_CLEAR_CR_IRQ_CLEAR_SHIFT          (16)
+#define PVDEC_CORE_CR_PVDEC_INTERRUPT_CLEAR_CR_IRQ_CLEAR_LENGTH         (16)
+#define PVDEC_CORE_CR_PVDEC_INTERRUPT_CLEAR_CR_IRQ_CLEAR_DEFAULT                (0)
+#define PVDEC_CORE_CR_PVDEC_INTERRUPT_CLEAR_CR_IRQ_CLEAR_SIGNED_FIELD   (0)
+
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_ENABLE_OFFSET                (0x0018)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_INTERRUPT_ENABLE, CR_HOST_IRQ_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_MASK               (0xFFFF0000)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LSBMASK            (0x0000FFFF)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SHIFT              (16)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LENGTH             (16)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_DEFAULT            (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SIGNED_FIELD       (0)
+
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_OFFSET               (0x0020)
+
+/* PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS, CR_PROC1_SYS_WDT */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_SYS_WDT_MASK                (0x10000000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_SYS_WDT_LSBMASK             (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_SYS_WDT_SHIFT               (28)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_SYS_WDT_LENGTH              (1)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_SYS_WDT_DEFAULT             (0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_SYS_WDT_SIGNED_FIELD        (0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS,
+ * CR_PROC1_READ_TIMEOUT_PROC_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_PROC_IRQ_MASK \
+	( \
+		0x08000000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_PROC_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_PROC_IRQ_SHIFT         (27)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_PROC_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_PROC_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_PROC_IRQ_SIGNED_FIELD  (0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS,
+ * CR_PROC1_COMMAND_TIMEOUT_PROC_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_PROC_IRQ_MASK \
+	( \
+		0x04000000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_PROC_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_PROC_IRQ_SHIFT \
+	( \
+		26)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_PROC_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_PROC_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_PROC_IRQ_SIGNED_FIELD \
+	( \
+		0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS,
+ * CR_PROC1_READ_TIMEOUT_HOST_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_HOST_IRQ_MASK \
+	( \
+		0x02000000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_HOST_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_HOST_IRQ_SHIFT         (25)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_HOST_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_HOST_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_READ_TIMEOUT_HOST_IRQ_SIGNED_FIELD  (0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS,
+ * CR_PROC1_COMMAND_TIMEOUT_HOST_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_HOST_IRQ_MASK \
+	( \
+		0x01000000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_HOST_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_HOST_IRQ_SHIFT \
+	( \
+		24)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_HOST_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_HOST_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_COMMAND_TIMEOUT_HOST_IRQ_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS, CR_PROC1_PROC_GPIO_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_GPIO_IRQ_MASK          (0x00200000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_GPIO_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_GPIO_IRQ_SHIFT         (21)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_GPIO_IRQ_LENGTH                (1)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_GPIO_IRQ_DEFAULT               (0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_GPIO_IRQ_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS, CR_PROC1_PROC_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_IRQ_MASK               (0x00100000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_IRQ_LSBMASK            (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_IRQ_SHIFT              (20)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_IRQ_LENGTH             (1)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_IRQ_DEFAULT            (0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PROC_IRQ_SIGNED_FIELD       (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS, CR_PROC1_MMU_FAULT_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_MMU_FAULT_IRQ_MASK          (0x00010000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_MMU_FAULT_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_MMU_FAULT_IRQ_SHIFT         (16)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_MMU_FAULT_IRQ_LENGTH                (1)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_MMU_FAULT_IRQ_DEFAULT               (0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_MMU_FAULT_IRQ_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS, CR_PROC1_PIXEL_PROCESSING_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PIXEL_PROCESSING_IRQ_MASK \
+	( \
+		0x0000FF00)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PIXEL_PROCESSING_IRQ_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PIXEL_PROCESSING_IRQ_SHIFT          (8)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PIXEL_PROCESSING_IRQ_LENGTH         (8)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PIXEL_PROCESSING_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_PIXEL_PROCESSING_IRQ_SIGNED_FIELD   (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_STATUS, CR_PROC1_ENTROPY_PIPE_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_ENTROPY_PIPE_IRQ_MASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_ENTROPY_PIPE_IRQ_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_ENTROPY_PIPE_IRQ_SHIFT              (0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_ENTROPY_PIPE_IRQ_LENGTH             (8)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_ENTROPY_PIPE_IRQ_DEFAULT            (0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_STATUS_CR_PROC1_ENTROPY_PIPE_IRQ_SIGNED_FIELD       (0)
+
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_ENABLE_OFFSET               (0x0028)
+
+/* PVDEC_CORE, CR_PVDEC_PROC1_INTERRUPT_ENABLE, CR_PROC1_IRQ_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_MASK             (0xFFFF0000)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_LSBMASK          (0x0000FFFF)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_SHIFT            (16)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_LENGTH           (16)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_SIGNED_FIELD     (0)
+
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_OFFSET               (0x0030)
+
+/* PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS, CR_PROC2_SYS_WDT */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_SYS_WDT_MASK                (0x10000000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_SYS_WDT_LSBMASK             (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_SYS_WDT_SHIFT               (28)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_SYS_WDT_LENGTH              (1)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_SYS_WDT_DEFAULT             (0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_SYS_WDT_SIGNED_FIELD        (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS, CR_PROC2_READ_TIMEOUT_PROC_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_PROC_IRQ_MASK \
+	( \
+		0x08000000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_PROC_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_PROC_IRQ_SHIFT         (27)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_PROC_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_PROC_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_PROC_IRQ_SIGNED_FIELD  (0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS,
+ * CR_PROC2_COMMAND_TIMEOUT_PROC_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_PROC_IRQ_MASK \
+	( \
+		0x04000000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_PROC_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_PROC_IRQ_SHIFT \
+	( \
+		26)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_PROC_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_PROC_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_PROC_IRQ_SIGNED_FIELD \
+	( \
+		0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS,
+ * CR_PROC2_READ_TIMEOUT_HOST_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_HOST_IRQ_MASK \
+	( \
+		0x02000000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_HOST_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_HOST_IRQ_SHIFT         (25)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_HOST_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_HOST_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_READ_TIMEOUT_HOST_IRQ_SIGNED_FIELD  (0)
+
+/*
+ * PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS,
+ * CR_PROC2_COMMAND_TIMEOUT_HOST_IRQ
+ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_HOST_IRQ_MASK \
+	( \
+		0x01000000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_HOST_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_HOST_IRQ_SHIFT \
+	( \
+		24)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_HOST_IRQ_LENGTH \
+	( \
+		1)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_HOST_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_COMMAND_TIMEOUT_HOST_IRQ_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS, CR_PROC2_PROC_GPIO_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_GPIO_IRQ_MASK          (0x00200000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_GPIO_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_GPIO_IRQ_SHIFT         (21)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_GPIO_IRQ_LENGTH                (1)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_GPIO_IRQ_DEFAULT               (0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_GPIO_IRQ_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS, CR_PROC2_PROC_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_IRQ_MASK               (0x00100000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_IRQ_LSBMASK            (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_IRQ_SHIFT              (20)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_IRQ_LENGTH             (1)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_IRQ_DEFAULT            (0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PROC_IRQ_SIGNED_FIELD       (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS, CR_PROC2_MMU_FAULT_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_MMU_FAULT_IRQ_MASK          (0x00010000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_MMU_FAULT_IRQ_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_MMU_FAULT_IRQ_SHIFT         (16)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_MMU_FAULT_IRQ_LENGTH                (1)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_MMU_FAULT_IRQ_DEFAULT               (0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_MMU_FAULT_IRQ_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS, CR_PROC2_PIXEL_PROCESSING_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PIXEL_PROCESSING_IRQ_MASK \
+	( \
+		0x0000FF00)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PIXEL_PROCESSING_IRQ_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PIXEL_PROCESSING_IRQ_SHIFT          (8)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PIXEL_PROCESSING_IRQ_LENGTH         (8)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PIXEL_PROCESSING_IRQ_DEFAULT \
+	( \
+		0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_PIXEL_PROCESSING_IRQ_SIGNED_FIELD   (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_STATUS, CR_PROC2_ENTROPY_PIPE_IRQ */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_ENTROPY_PIPE_IRQ_MASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_ENTROPY_PIPE_IRQ_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_ENTROPY_PIPE_IRQ_SHIFT              (0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_ENTROPY_PIPE_IRQ_LENGTH             (8)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_ENTROPY_PIPE_IRQ_DEFAULT            (0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_STATUS_CR_PROC2_ENTROPY_PIPE_IRQ_SIGNED_FIELD       (0)
+
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_ENABLE_OFFSET               (0x0038)
+
+/* PVDEC_CORE, CR_PVDEC_PROC2_INTERRUPT_ENABLE, CR_PROC2_IRQ_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_MASK             (0xFFFF0000)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_LSBMASK          (0x0000FFFF)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_SHIFT            (16)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_LENGTH           (16)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_SIGNED_FIELD     (0)
+
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_OFFSET               (0x0040)
+
+/* PVDEC_CORE, CR_PVDEC_MAN_CLK_ENABLE, CR_PIXEL_PROCESSING_MAN_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PIXEL_PROCESSING_MAN_CLK_ENABLE_MASK \
+	( \
+		0xFF000000)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PIXEL_PROCESSING_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PIXEL_PROCESSING_MAN_CLK_ENABLE_SHIFT             (24)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PIXEL_PROCESSING_MAN_CLK_ENABLE_LENGTH            (8)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PIXEL_PROCESSING_MAN_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PIXEL_PROCESSING_MAN_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PVDEC_MAN_CLK_ENABLE, CR_ENTROPY_PIPE_MAN_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_ENTROPY_PIPE_MAN_CLK_ENABLE_MASK          (0x00FF0000)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_ENTROPY_PIPE_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_ENTROPY_PIPE_MAN_CLK_ENABLE_SHIFT         (16)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_ENTROPY_PIPE_MAN_CLK_ENABLE_LENGTH                (8)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_ENTROPY_PIPE_MAN_CLK_ENABLE_DEFAULT               (0)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_ENTROPY_PIPE_MAN_CLK_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PVDEC_MAN_CLK_ENABLE, CR_MEM_MAN_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_MEM_MAN_CLK_ENABLE_MASK           (0x00000100)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_MEM_MAN_CLK_ENABLE_LSBMASK                (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_MEM_MAN_CLK_ENABLE_SHIFT          (8)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_MEM_MAN_CLK_ENABLE_LENGTH         (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_MEM_MAN_CLK_ENABLE_DEFAULT                (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_MEM_MAN_CLK_ENABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_CORE, CR_PVDEC_MAN_CLK_ENABLE, CR_PVDEC_REG_MAN_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PVDEC_REG_MAN_CLK_ENABLE_MASK             (0x00000010)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PVDEC_REG_MAN_CLK_ENABLE_LSBMASK          (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PVDEC_REG_MAN_CLK_ENABLE_SHIFT            (4)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PVDEC_REG_MAN_CLK_ENABLE_LENGTH           (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PVDEC_REG_MAN_CLK_ENABLE_DEFAULT          (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PVDEC_REG_MAN_CLK_ENABLE_SIGNED_FIELD     (0)
+
+/* PVDEC_CORE, CR_PVDEC_MAN_CLK_ENABLE, CR_PROC_MAN_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PROC_MAN_CLK_ENABLE_MASK          (0x00000002)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PROC_MAN_CLK_ENABLE_LSBMASK               (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PROC_MAN_CLK_ENABLE_SHIFT         (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PROC_MAN_CLK_ENABLE_LENGTH                (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PROC_MAN_CLK_ENABLE_DEFAULT               (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_PROC_MAN_CLK_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PVDEC_MAN_CLK_ENABLE, CR_CORE_MAN_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_MASK          (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_LSBMASK               (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_SHIFT         (0)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_LENGTH                (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_DEFAULT               (1)
+#define PVDEC_CORE_CR_PVDEC_MAN_CLK_ENABLE_CR_CORE_MAN_CLK_ENABLE_SIGNED_FIELD  (0)
+
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_OFFSET              (0x0044)
+
+/* PVDEC_CORE, CR_PVDEC_AUTO_CLK_ENABLE, CR_PIXEL_PROCESSING_AUTO_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PIXEL_PROCESSING_AUTO_CLK_ENABLE_MASK \
+	( \
+		0xFF000000)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PIXEL_PROCESSING_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PIXEL_PROCESSING_AUTO_CLK_ENABLE_SHIFT           (24)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PIXEL_PROCESSING_AUTO_CLK_ENABLE_LENGTH          (8)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PIXEL_PROCESSING_AUTO_CLK_ENABLE_DEFAULT \
+	(255)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PIXEL_PROCESSING_AUTO_CLK_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_CORE, CR_PVDEC_AUTO_CLK_ENABLE, CR_ENTROPY_PIPE_AUTO_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_ENTROPY_PIPE_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00FF0000)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_ENTROPY_PIPE_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_ENTROPY_PIPE_AUTO_CLK_ENABLE_SHIFT               (16)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_ENTROPY_PIPE_AUTO_CLK_ENABLE_LENGTH              (8)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_ENTROPY_PIPE_AUTO_CLK_ENABLE_DEFAULT \
+	(255)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_ENTROPY_PIPE_AUTO_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_CORE, CR_PVDEC_AUTO_CLK_ENABLE, CR_MEM_AUTO_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_MEM_AUTO_CLK_ENABLE_MASK         (0x00000100)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_MEM_AUTO_CLK_ENABLE_LSBMASK              (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_MEM_AUTO_CLK_ENABLE_SHIFT                (8)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_MEM_AUTO_CLK_ENABLE_LENGTH               (1)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_MEM_AUTO_CLK_ENABLE_DEFAULT              (0)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_MEM_AUTO_CLK_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_CORE, CR_PVDEC_AUTO_CLK_ENABLE, CR_PVDEC_REG_AUTO_CLK_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PVDEC_REG_AUTO_CLK_ENABLE_MASK           (0x00000010)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PVDEC_REG_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PVDEC_REG_AUTO_CLK_ENABLE_SHIFT          (4)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PVDEC_REG_AUTO_CLK_ENABLE_LENGTH         (1)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PVDEC_REG_AUTO_CLK_ENABLE_DEFAULT                (0)
+#define PVDEC_CORE_CR_PVDEC_AUTO_CLK_ENABLE_CR_PVDEC_REG_AUTO_CLK_ENABLE_SIGNED_FIELD   (0)
+
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_OFFSET           (0x004C)
+
+/* PVDEC_CORE, CR_PVDEC_CLK_STATUS, CR_PIXEL_PROCESSING_CLK_STATUS */
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PIXEL_PROCESSING_CLK_STATUS_MASK              (0xFF000000)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PIXEL_PROCESSING_CLK_STATUS_LSBMASK           (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PIXEL_PROCESSING_CLK_STATUS_SHIFT             (24)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PIXEL_PROCESSING_CLK_STATUS_LENGTH            (8)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PIXEL_PROCESSING_CLK_STATUS_DEFAULT           (0)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PIXEL_PROCESSING_CLK_STATUS_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PVDEC_CLK_STATUS, CR_ENTROPY_PIPE_CLK_STATUS */
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_ENTROPY_PIPE_CLK_STATUS_MASK          (0x00FF0000)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_ENTROPY_PIPE_CLK_STATUS_LSBMASK               (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_ENTROPY_PIPE_CLK_STATUS_SHIFT         (16)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_ENTROPY_PIPE_CLK_STATUS_LENGTH                (8)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_ENTROPY_PIPE_CLK_STATUS_DEFAULT               (0)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_ENTROPY_PIPE_CLK_STATUS_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PVDEC_CLK_STATUS, CR_MEM_CLK_STATUS */
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_MEM_CLK_STATUS_MASK           (0x00000100)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_MEM_CLK_STATUS_LSBMASK                (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_MEM_CLK_STATUS_SHIFT          (8)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_MEM_CLK_STATUS_LENGTH         (1)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_MEM_CLK_STATUS_DEFAULT                (0)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_MEM_CLK_STATUS_SIGNED_FIELD   (0)
+
+/* PVDEC_CORE, CR_PVDEC_CLK_STATUS, CR_PVDEC_REG_CLK_STATUS */
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PVDEC_REG_CLK_STATUS_MASK             (0x00000010)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PVDEC_REG_CLK_STATUS_LSBMASK          (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PVDEC_REG_CLK_STATUS_SHIFT            (4)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PVDEC_REG_CLK_STATUS_LENGTH           (1)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PVDEC_REG_CLK_STATUS_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_CLK_STATUS_CR_PVDEC_REG_CLK_STATUS_SIGNED_FIELD     (0)
+
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_OFFSET          (0x0048)
+
+/* PVDEC_CORE, CR_PVDEC_PROC_MONITOR_ENABLE, CR_PROC_IDLE_DETECT_CTRL */
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_DETECT_CTRL_MASK           (0x00000004)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_DETECT_CTRL_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_DETECT_CTRL_SHIFT          (2)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_DETECT_CTRL_LENGTH         (1)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_DETECT_CTRL_DEFAULT                (0)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_DETECT_CTRL_SIGNED_FIELD   (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC_MONITOR_ENABLE, CR_PROC_IDLE_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_ENABLE_MASK                (0x00000002)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_ENABLE_LSBMASK             (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_ENABLE_SHIFT               (1)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_ENABLE_LENGTH              (1)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_ENABLE_DEFAULT             (0)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_IDLE_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_CORE, CR_PVDEC_PROC_MONITOR_ENABLE, CR_PROC_MONITOR_ENABLE */
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_MONITOR_ENABLE_MASK             (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_MONITOR_ENABLE_LSBMASK          (0x00000001)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_MONITOR_ENABLE_SHIFT            (0)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_MONITOR_ENABLE_LENGTH           (1)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_MONITOR_ENABLE_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_PROC_MONITOR_ENABLE_CR_PROC_MONITOR_ENABLE_SIGNED_FIELD     (0)
+
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_OFFSET             (0x0050)
+
+/* PVDEC_CORE, CR_PVDEC_STATUS_0, CR_PIXEL_PROCESSING_PIPE_IDLE */
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_PIXEL_PROCESSING_PIPE_IDLE_MASK         (0x0000FF00)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_PIXEL_PROCESSING_PIPE_IDLE_LSBMASK              (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_PIXEL_PROCESSING_PIPE_IDLE_SHIFT                (8)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_PIXEL_PROCESSING_PIPE_IDLE_LENGTH               (8)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_PIXEL_PROCESSING_PIPE_IDLE_DEFAULT              (255)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_PIXEL_PROCESSING_PIPE_IDLE_SIGNED_FIELD (0)
+
+/* PVDEC_CORE, CR_PVDEC_STATUS_0, CR_ENTROPY_PIPE_IDLE */
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_ENTROPY_PIPE_IDLE_MASK          (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_ENTROPY_PIPE_IDLE_LSBMASK               (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_ENTROPY_PIPE_IDLE_SHIFT         (0)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_ENTROPY_PIPE_IDLE_LENGTH                (8)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_ENTROPY_PIPE_IDLE_DEFAULT               (255)
+#define PVDEC_CORE_CR_PVDEC_STATUS_0_CR_ENTROPY_PIPE_IDLE_SIGNED_FIELD  (0)
+
+#define PVDEC_CORE_CR_PVDEC_HOST_PIPE_SELECT_OFFSET             (0x0060)
+
+/* PVDEC_CORE, CR_PVDEC_HOST_PIPE_SELECT, CR_PVDEC_HOST_PIPE_SELECT */
+#define PVDEC_CORE_CR_PVDEC_HOST_PIPE_SELECT_CR_PVDEC_HOST_PIPE_SELECT_MASK             (0x0000000F)
+#define PVDEC_CORE_CR_PVDEC_HOST_PIPE_SELECT_CR_PVDEC_HOST_PIPE_SELECT_LSBMASK          (0x0000000F)
+#define PVDEC_CORE_CR_PVDEC_HOST_PIPE_SELECT_CR_PVDEC_HOST_PIPE_SELECT_SHIFT            (0)
+#define PVDEC_CORE_CR_PVDEC_HOST_PIPE_SELECT_CR_PVDEC_HOST_PIPE_SELECT_LENGTH           (4)
+#define PVDEC_CORE_CR_PVDEC_HOST_PIPE_SELECT_CR_PVDEC_HOST_PIPE_SELECT_DEFAULT          (1)
+#define PVDEC_CORE_CR_PVDEC_HOST_PIPE_SELECT_CR_PVDEC_HOST_PIPE_SELECT_SIGNED_FIELD     (0)
+
+#define PVDEC_CORE_CR_PVDEC_PROC_PIPE_SELECT_OFFSET             (0x0064)
+
+/* PVDEC_CORE, CR_PVDEC_PROC_PIPE_SELECT, CR_PVDEC_PROC_PIPE_SELECT */
+#define PVDEC_CORE_CR_PVDEC_PROC_PIPE_SELECT_CR_PVDEC_PROC_PIPE_SELECT_MASK             (0x0000000F)
+#define PVDEC_CORE_CR_PVDEC_PROC_PIPE_SELECT_CR_PVDEC_PROC_PIPE_SELECT_LSBMASK          (0x0000000F)
+#define PVDEC_CORE_CR_PVDEC_PROC_PIPE_SELECT_CR_PVDEC_PROC_PIPE_SELECT_SHIFT            (0)
+#define PVDEC_CORE_CR_PVDEC_PROC_PIPE_SELECT_CR_PVDEC_PROC_PIPE_SELECT_LENGTH           (4)
+#define PVDEC_CORE_CR_PVDEC_PROC_PIPE_SELECT_CR_PVDEC_PROC_PIPE_SELECT_DEFAULT          (1)
+#define PVDEC_CORE_CR_PVDEC_PROC_PIPE_SELECT_CR_PVDEC_PROC_PIPE_SELECT_SIGNED_FIELD     (0)
+
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_OFFSET         (0x0070)
+
+/* PVDEC_CORE, CR_PVDEC_TIMEOUT_CTRL, CR_PROC_READ_TIMEOUT_SELECT */
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_READ_TIMEOUT_SELECT_MASK               (0x000000C0)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_READ_TIMEOUT_SELECT_LSBMASK            (0x00000003)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_READ_TIMEOUT_SELECT_SHIFT              (6)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_READ_TIMEOUT_SELECT_LENGTH             (2)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_READ_TIMEOUT_SELECT_DEFAULT            (0)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_READ_TIMEOUT_SELECT_SIGNED_FIELD       (0)
+
+enum PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_READ_TIMEOUT_SELECT_ENUM {
+	PVDEC_CORE_CR_PROC_READ_TIMEOUT_SELECT_INDEFINITE  = 0x3,
+	PVDEC_CORE_CR_PROC_READ_TIMEOUT_SELECT_128K        = 0x2,
+	PVDEC_CORE_CR_PROC_READ_TIMEOUT_SELECT_16K         = 0x1,
+	PVDEC_CORE_CR_PROC_READ_TIMEOUT_SELECT_4K          = 0x0,
+	PVDEC_CORE_CR_PROC_READ_TIMEOUT_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* PVDEC_CORE, CR_PVDEC_TIMEOUT_CTRL, CR_HOST_READ_TIMEOUT_SELECT */
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_READ_TIMEOUT_SELECT_MASK               (0x00000030)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_READ_TIMEOUT_SELECT_LSBMASK            (0x00000003)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_READ_TIMEOUT_SELECT_SHIFT              (4)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_READ_TIMEOUT_SELECT_LENGTH             (2)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_READ_TIMEOUT_SELECT_DEFAULT            (0)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_READ_TIMEOUT_SELECT_SIGNED_FIELD       (0)
+
+enum PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_READ_TIMEOUT_SELECT_ENUM {
+	PVDEC_CORE_CR_HOST_READ_TIMEOUT_SELECT_INDEFINITE  = 0x3,
+	PVDEC_CORE_CR_HOST_READ_TIMEOUT_SELECT_128K        = 0x2,
+	PVDEC_CORE_CR_HOST_READ_TIMEOUT_SELECT_16K         = 0x1,
+	PVDEC_CORE_CR_HOST_READ_TIMEOUT_SELECT_4K          = 0x0,
+	PVDEC_CORE_CR_HOST_READ_TIMEOUT_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* PVDEC_CORE, CR_PVDEC_TIMEOUT_CTRL, CR_PROC_TIMEOUT_SELECT */
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_TIMEOUT_SELECT_MASK            (0x0000000C)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_TIMEOUT_SELECT_LSBMASK         (0x00000003)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_TIMEOUT_SELECT_SHIFT           (2)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_TIMEOUT_SELECT_LENGTH          (2)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_TIMEOUT_SELECT_DEFAULT         (0)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_TIMEOUT_SELECT_SIGNED_FIELD    (0)
+
+enum PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_PROC_TIMEOUT_SELECT_ENUM {
+	PVDEC_CORE_CR_PROC_TIMEOUT_SELECT_INDEFINITE  = 0x3,
+	PVDEC_CORE_CR_PROC_TIMEOUT_SELECT_128K        = 0x2,
+	PVDEC_CORE_CR_PROC_TIMEOUT_SELECT_16K         = 0x1,
+	PVDEC_CORE_CR_PROC_TIMEOUT_SELECT_4K          = 0x0,
+	PVDEC_CORE_CR_PROC_TIMEOUT_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* PVDEC_CORE, CR_PVDEC_TIMEOUT_CTRL, CR_HOST_TIMEOUT_SELECT */
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_TIMEOUT_SELECT_MASK            (0x00000003)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_TIMEOUT_SELECT_LSBMASK         (0x00000003)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_TIMEOUT_SELECT_SHIFT           (0)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_TIMEOUT_SELECT_LENGTH          (2)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_TIMEOUT_SELECT_DEFAULT         (0)
+#define PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_TIMEOUT_SELECT_SIGNED_FIELD    (0)
+
+enum PVDEC_CORE_CR_PVDEC_TIMEOUT_CTRL_CR_HOST_TIMEOUT_SELECT_ENUM {
+	PVDEC_CORE_CR_HOST_TIMEOUT_SELECT_INDEFINITE  = 0x3,
+	PVDEC_CORE_CR_HOST_TIMEOUT_SELECT_128K        = 0x2,
+	PVDEC_CORE_CR_HOST_TIMEOUT_SELECT_16K         = 0x1,
+	PVDEC_CORE_CR_HOST_TIMEOUT_SELECT_4K          = 0x0,
+	PVDEC_CORE_CR_HOST_TIMEOUT_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_OFFSET              (0x0080)
+
+/* PVDEC_CORE, CR_SYS_PVDEC_WDT_CONTROL, SYS_WDT_ENABLE */
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_ENABLE_MASK         (0x00010000)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_ENABLE_LSBMASK              (0x00000001)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_ENABLE_SHIFT                (16)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_ENABLE_LENGTH               (1)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_ENABLE_DEFAULT              (0)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_CORE, CR_SYS_PVDEC_WDT_CONTROL, SYS_WDT_CLKDIV_SELECT */
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_MASK          (0x00000007)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_LSBMASK               (0x00000007)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_SHIFT         (0)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_LENGTH                (3)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_DEFAULT               (0)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDT_CONTROL_SYS_WDT_CLKDIV_SELECT_SIGNED_FIELD  (0)
+
+#define PVDEC_CORE_CR_SYS_PVDEC_WDTIMER_OFFSET          (0x0084)
+
+/* PVDEC_CORE, CR_SYS_PVDEC_WDTIMER, SYS_WDT_COUNTER */
+#define PVDEC_CORE_CR_SYS_PVDEC_WDTIMER_SYS_WDT_COUNTER_MASK            (0xFFFFFFFF)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDTIMER_SYS_WDT_COUNTER_LSBMASK         (0xFFFFFFFF)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDTIMER_SYS_WDT_COUNTER_SHIFT           (0)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDTIMER_SYS_WDT_COUNTER_LENGTH          (32)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDTIMER_SYS_WDT_COUNTER_DEFAULT         (0)
+#define PVDEC_CORE_CR_SYS_PVDEC_WDTIMER_SYS_WDT_COUNTER_SIGNED_FIELD    (0)
+
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_OFFSET         (0x0090)
+
+/* PVDEC_CORE, CR_PVDEC_REQ_PRIORITY, CR_REQ_PRIORITY_DECR */
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_MASK              (0x0FFF0000)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_LSBMASK           (0x00000FFF)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_SHIFT             (16)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_LENGTH            (12)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_DEFAULT           (600)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_DECR_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PVDEC_REQ_PRIORITY, CR_REQ_PRIORITY_THRESH */
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_MASK            (0x0000FFFF)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_LSBMASK         (0x0000FFFF)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_SHIFT           (0)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_LENGTH          (16)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_DEFAULT         (65535)
+#define PVDEC_CORE_CR_PVDEC_REQ_PRIORITY_CR_REQ_PRIORITY_THRESH_SIGNED_FIELD    (0)
+
+#define PVDEC_CORE_CR_PROC_DEBUG_OFFSET         (0x0100)
+
+/* PVDEC_CORE, CR_PROC_DEBUG, CR_MTX_LAST_RAM_SIZE */
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_LAST_RAM_SIZE_MASK              (0xFF000000)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_LAST_RAM_SIZE_LSBMASK           (0x000000FF)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_LAST_RAM_SIZE_SHIFT             (24)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_LAST_RAM_SIZE_LENGTH            (8)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_LAST_RAM_SIZE_DEFAULT           (32)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_LAST_RAM_SIZE_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG, CR_MTX_RAM_BANK_SIZE */
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANK_SIZE_MASK              (0x000F0000)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANK_SIZE_LSBMASK           (0x0000000F)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANK_SIZE_SHIFT             (16)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANK_SIZE_LENGTH            (4)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANK_SIZE_DEFAULT           (13)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANK_SIZE_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG, CR_MTX_RAM_BANKS */
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANKS_MASK          (0x00000F00)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANKS_LSBMASK               (0x0000000F)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANKS_SHIFT         (8)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANKS_LENGTH                (4)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANKS_DEFAULT               (4)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_BANKS_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG, CR_MTX_RAM_NEW_REPRESENTATION */
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_NEW_REPRESENTATION_MASK             (0x00000080)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_NEW_REPRESENTATION_LSBMASK          (0x00000001)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_NEW_REPRESENTATION_SHIFT            (7)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_NEW_REPRESENTATION_LENGTH           (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_NEW_REPRESENTATION_DEFAULT          (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_MTX_RAM_NEW_REPRESENTATION_SIGNED_FIELD     (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG, CR_PROC_DBG_GPIO_OUT */
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_OUT_MASK              (0x00000018)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_OUT_LSBMASK           (0x00000003)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_OUT_SHIFT             (3)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_OUT_LENGTH            (2)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_OUT_DEFAULT           (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_OUT_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG, CR_PROC_DBG_IS_SLAVE */
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_IS_SLAVE_MASK              (0x00000004)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_IS_SLAVE_LSBMASK           (0x00000001)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_IS_SLAVE_SHIFT             (2)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_IS_SLAVE_LENGTH            (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_IS_SLAVE_DEFAULT           (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_IS_SLAVE_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG, CR_PROC_DBG_GPIO_IN */
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_IN_MASK               (0x00000003)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_IN_LSBMASK            (0x00000003)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_IN_SHIFT              (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_IN_LENGTH             (2)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_IN_DEFAULT            (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_CR_PROC_DBG_GPIO_IN_SIGNED_FIELD       (0)
+
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_OFFSET          (0x0104)
+
+/* PVDEC_CORE, CR_PROC_DMAC_CONTROL, CR_BOOT_ON_DMA_CH0 */
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_BOOT_ON_DMA_CH0_MASK         (0x80000000)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_BOOT_ON_DMA_CH0_LSBMASK              (0x00000001)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_BOOT_ON_DMA_CH0_SHIFT                (31)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_BOOT_ON_DMA_CH0_LENGTH               (1)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_BOOT_ON_DMA_CH0_DEFAULT              (0)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_BOOT_ON_DMA_CH0_SIGNED_FIELD (0)
+
+/* PVDEC_CORE, CR_PROC_DMAC_CONTROL, CR_COPRO_ENTROPY_PIPE */
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_ENTROPY_PIPE_MASK              (0x00100000)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_ENTROPY_PIPE_LSBMASK           (0x00000001)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_ENTROPY_PIPE_SHIFT             (20)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_ENTROPY_PIPE_LENGTH            (1)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_ENTROPY_PIPE_DEFAULT           (0)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_ENTROPY_PIPE_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PROC_DMAC_CONTROL, CR_COPRO_PIPE_SELECT */
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_PIPE_SELECT_MASK               (0x00070000)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_PIPE_SELECT_LSBMASK            (0x00000007)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_PIPE_SELECT_SHIFT              (16)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_PIPE_SELECT_LENGTH             (3)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_PIPE_SELECT_DEFAULT            (0)
+#define PVDEC_CORE_CR_PROC_DMAC_CONTROL_CR_COPRO_PIPE_SELECT_SIGNED_FIELD       (0)
+
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_OFFSET            (0x0108)
+
+/* PVDEC_CORE, CR_PROC_DEBUG_FIFO, CR_PROC_DEBUG_FIFO */
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CR_PROC_DEBUG_FIFO_MASK           (0xFFFFFFFF)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CR_PROC_DEBUG_FIFO_LSBMASK                (0xFFFFFFFF)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CR_PROC_DEBUG_FIFO_SHIFT          (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CR_PROC_DEBUG_FIFO_LENGTH         (32)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CR_PROC_DEBUG_FIFO_DEFAULT                (-559038737)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CR_PROC_DEBUG_FIFO_SIGNED_FIELD   (0)
+
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_OFFSET             (0x010C)
+
+/* PVDEC_CORE, CR_PROC_DEBUG_FIFO_CTRL_0, CR_PROC_DEBUG_FIFO_COUNT */
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_COUNT_MASK              (0xFFFF0000)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_COUNT_LSBMASK           (0x0000FFFF)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_COUNT_SHIFT             (16)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_COUNT_LENGTH            (16)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_COUNT_DEFAULT           (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_COUNT_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG_FIFO_CTRL_0, CR_PROC_DEBUG_FIFO_SIZE */
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_SIZE_MASK               (0x0000FFFF)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_SIZE_LSBMASK            (0x0000FFFF)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_SIZE_SHIFT              (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_SIZE_LENGTH             (16)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_SIZE_DEFAULT            (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_0_CR_PROC_DEBUG_FIFO_SIZE_SIGNED_FIELD       (0)
+
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_OFFSET             (0x0110)
+
+/* PVDEC_CORE, CR_PROC_DEBUG_FIFO_CTRL_1, CR_PROC_DEBUG_FIFO_FULL_CTRL */
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_CTRL_MASK          (0x00000100)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_CTRL_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_CTRL_SHIFT         (8)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_CTRL_LENGTH                (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_CTRL_DEFAULT               (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_CTRL_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG_FIFO_CTRL_1, CR_PROC_DEBUG_FIFO_FLUSH */
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FLUSH_MASK              (0x00000010)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FLUSH_LSBMASK           (0x00000001)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FLUSH_SHIFT             (4)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FLUSH_LENGTH            (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FLUSH_DEFAULT           (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FLUSH_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG_FIFO_CTRL_1, CR_PROC_DEBUG_FIFO_FULL */
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_MASK               (0x00000002)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_LSBMASK            (0x00000001)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_SHIFT              (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_LENGTH             (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_DEFAULT            (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_FULL_SIGNED_FIELD       (0)
+
+/* PVDEC_CORE, CR_PROC_DEBUG_FIFO_CTRL_1, CR_PROC_DEBUG_FIFO_VALID */
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_VALID_MASK              (0x00000001)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_VALID_LSBMASK           (0x00000001)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_VALID_SHIFT             (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_VALID_LENGTH            (1)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_VALID_DEFAULT           (0)
+#define PVDEC_CORE_CR_PROC_DEBUG_FIFO_CTRL_1_CR_PROC_DEBUG_FIFO_VALID_SIGNED_FIELD      (0)
+
+#define PVDEC_CORE_CR_FBC_CONTROL_OFFSET                (0x0180)
+
+/* PVDEC_CORE, CR_FBC_CONTROL, CR_FBC_VDMC_AUTO_INVALIDATE */
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_VDMC_AUTO_INVALIDATE_MASK              (0x00000004)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_VDMC_AUTO_INVALIDATE_LSBMASK           (0x00000001)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_VDMC_AUTO_INVALIDATE_SHIFT             (2)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_VDMC_AUTO_INVALIDATE_LENGTH            (1)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_VDMC_AUTO_INVALIDATE_DEFAULT           (0)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_VDMC_AUTO_INVALIDATE_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_FBC_CONTROL, CR_FBC_WRITE_ROUNDUP */
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_WRITE_ROUNDUP_MASK             (0x00000002)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_WRITE_ROUNDUP_LSBMASK          (0x00000001)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_WRITE_ROUNDUP_SHIFT            (1)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_WRITE_ROUNDUP_LENGTH           (1)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_WRITE_ROUNDUP_DEFAULT          (0)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_WRITE_ROUNDUP_SIGNED_FIELD     (0)
+
+/* PVDEC_CORE, CR_FBC_CONTROL, CR_FBC_BYPASS */
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_BYPASS_MASK            (0x00000001)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_BYPASS_LSBMASK         (0x00000001)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_BYPASS_SHIFT           (0)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_BYPASS_LENGTH          (1)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_BYPASS_DEFAULT         (0)
+#define PVDEC_CORE_CR_FBC_CONTROL_CR_FBC_BYPASS_SIGNED_FIELD    (0)
+
+#define PVDEC_CORE_CR_FBC_CONTEXT_OFFSET                (0x0184)
+
+/* PVDEC_CORE, CR_FBC_CONTEXT, CR_FBC_PIPE_CONTEXT */
+#define PVDEC_CORE_CR_FBC_CONTEXT_CR_FBC_PIPE_CONTEXT_MASK              (0xF0000000)
+#define PVDEC_CORE_CR_FBC_CONTEXT_CR_FBC_PIPE_CONTEXT_LSBMASK           (0x0000000F)
+#define PVDEC_CORE_CR_FBC_CONTEXT_CR_FBC_PIPE_CONTEXT_SHIFT             (28)
+#define PVDEC_CORE_CR_FBC_CONTEXT_CR_FBC_PIPE_CONTEXT_LENGTH            (4)
+#define PVDEC_CORE_CR_FBC_CONTEXT_CR_FBC_PIPE_CONTEXT_DEFAULT           (0)
+#define PVDEC_CORE_CR_FBC_CONTEXT_CR_FBC_PIPE_CONTEXT_SIGNED_FIELD      (0)
+#define PVDEC_CORE_CR_FBC_CONTEXT_CR_FBC_PIPE_CONTEXT_NO_REPS           (8)
+#define PVDEC_CORE_CR_FBC_CONTEXT_CR_FBC_PIPE_CONTEXT_SIZE              (4)
+
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_OFFSET             (0x0188)
+
+/* PVDEC_CORE, CR_FBC_ICTRL_FBDC, CR_FBC_ICTRL_INVALIDATE_PENDING */
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_PENDING_MASK               (0x00010000)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_PENDING_LSBMASK            (0x00000001)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_PENDING_SHIFT              (16)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_PENDING_LENGTH             (1)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_PENDING_DEFAULT            (0)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_PENDING_SIGNED_FIELD       (0)
+
+/* PVDEC_CORE, CR_FBC_ICTRL_FBDC, CR_FBC_ICTRL_INVALIDATE_REQUESTER */
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_REQUESTER_MASK             (0x00000080)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_REQUESTER_LSBMASK          (0x00000001)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_REQUESTER_SHIFT            (7)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_REQUESTER_LENGTH           (1)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_REQUESTER_DEFAULT          (0)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_REQUESTER_SIGNED_FIELD     (0)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_REQUESTER_NO_REPS          (8)
+#define PVDEC_CORE_CR_FBC_ICTRL_FBDC_CR_FBC_ICTRL_INVALIDATE_REQUESTER_SIZE             (1)
+
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_OFFSET                (0x018C)
+
+/* PVDEC_CORE, CR_FBC_CONSTANT_COLOUR, CR_FBC_FBDC_UV_VAL1 */
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL1_MASK              (0xFF000000)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL1_LSBMASK           (0x000000FF)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL1_SHIFT             (24)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL1_LENGTH            (8)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL1_DEFAULT           (127)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL1_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_FBC_CONSTANT_COLOUR, CR_FBC_FBDC_Y_VAL1 */
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL1_MASK               (0x00FF0000)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL1_LSBMASK            (0x000000FF)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL1_SHIFT              (16)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL1_LENGTH             (8)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL1_DEFAULT            (0)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL1_SIGNED_FIELD       (0)
+
+/* PVDEC_CORE, CR_FBC_CONSTANT_COLOUR, CR_FBC_FBDC_UV_VAL0 */
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL0_MASK              (0x0000FF00)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL0_LSBMASK           (0x000000FF)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL0_SHIFT             (8)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL0_LENGTH            (8)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL0_DEFAULT           (128)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_UV_VAL0_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_FBC_CONSTANT_COLOUR, CR_FBC_FBDC_Y_VAL0 */
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL0_MASK               (0x000000FF)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL0_LSBMASK            (0x000000FF)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL0_SHIFT              (0)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL0_LENGTH             (8)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL0_DEFAULT            (16)
+#define PVDEC_CORE_CR_FBC_CONSTANT_COLOUR_CR_FBC_FBDC_Y_VAL0_SIGNED_FIELD       (0)
+
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_OFFSET              (0x0190)
+
+/* PVDEC_CORE, CR_FBC_SIGNATURE_CONTROL, CR_FBDC_SIGNATURE_PIPE_INIT */
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_PIPE_INIT_MASK            (0x80000000)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_PIPE_INIT_LSBMASK         (0x00000001)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_PIPE_INIT_SHIFT           (31)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_PIPE_INIT_LENGTH          (1)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_PIPE_INIT_DEFAULT         (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_PIPE_INIT_SIGNED_FIELD    (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_PIPE_INIT_NO_REPS         (8)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_PIPE_INIT_SIZE            (1)
+
+/* PVDEC_CORE, CR_FBC_SIGNATURE_CONTROL, CR_FBDC_SIGNATURE_SEL */
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_SEL_MASK          (0x00FF0000)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_SEL_LSBMASK               (0x000000FF)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_SEL_SHIFT         (16)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_SEL_LENGTH                (8)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_SEL_DEFAULT               (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBDC_SIGNATURE_SEL_SIGNED_FIELD  (0)
+
+/* PVDEC_CORE, CR_FBC_SIGNATURE_CONTROL, CR_FBC_SIGNATURE_PIPE_INIT */
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_PIPE_INIT_MASK             (0x00008000)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_PIPE_INIT_LSBMASK          (0x00000001)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_PIPE_INIT_SHIFT            (15)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_PIPE_INIT_LENGTH           (1)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_PIPE_INIT_DEFAULT          (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_PIPE_INIT_SIGNED_FIELD     (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_PIPE_INIT_NO_REPS          (8)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_PIPE_INIT_SIZE             (1)
+
+/* PVDEC_CORE, CR_FBC_SIGNATURE_CONTROL, CR_FBC_SIGNATURE_SEL */
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_SEL_MASK           (0x0000001F)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_SEL_LSBMASK                (0x0000001F)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_SEL_SHIFT          (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_SEL_LENGTH         (5)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_SEL_DEFAULT                (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_CONTROL_CR_FBC_SIGNATURE_SEL_SIGNED_FIELD   (0)
+
+#define PVDEC_CORE_CR_FBC_SIGNATURE_STATUS_OFFSET               (0x0198)
+
+/* PVDEC_CORE, CR_FBC_SIGNATURE_STATUS, CR_FBC_SIGNATURE_STATUS */
+#define PVDEC_CORE_CR_FBC_SIGNATURE_STATUS_CR_FBC_SIGNATURE_STATUS_MASK         (0xFFFFFFFF)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_STATUS_CR_FBC_SIGNATURE_STATUS_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_STATUS_CR_FBC_SIGNATURE_STATUS_SHIFT                (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_STATUS_CR_FBC_SIGNATURE_STATUS_LENGTH               (32)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_STATUS_CR_FBC_SIGNATURE_STATUS_DEFAULT              (0)
+#define PVDEC_CORE_CR_FBC_SIGNATURE_STATUS_CR_FBC_SIGNATURE_STATUS_SIGNED_FIELD (0)
+
+#define PVDEC_CORE_CR_FBDC_SIGNATURE_STATUS_OFFSET              (0x019C)
+
+/* PVDEC_CORE, CR_FBDC_SIGNATURE_STATUS, CR_FBDC_SIGNATURE_STATUS */
+#define PVDEC_CORE_CR_FBDC_SIGNATURE_STATUS_CR_FBDC_SIGNATURE_STATUS_MASK               (0xFFFFFFFF)
+#define PVDEC_CORE_CR_FBDC_SIGNATURE_STATUS_CR_FBDC_SIGNATURE_STATUS_LSBMASK            (0xFFFFFFFF)
+#define PVDEC_CORE_CR_FBDC_SIGNATURE_STATUS_CR_FBDC_SIGNATURE_STATUS_SHIFT              (0)
+#define PVDEC_CORE_CR_FBDC_SIGNATURE_STATUS_CR_FBDC_SIGNATURE_STATUS_LENGTH             (32)
+#define PVDEC_CORE_CR_FBDC_SIGNATURE_STATUS_CR_FBDC_SIGNATURE_STATUS_DEFAULT            (0)
+#define PVDEC_CORE_CR_FBDC_SIGNATURE_STATUS_CR_FBDC_SIGNATURE_STATUS_SIGNED_FIELD       (0)
+
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_OFFSET             (0x0204)
+
+/* PVDEC_CORE, CR_PVDEC_INTERNAL, CR_PVDEC_INTERNAL_CONFIG */
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_CONFIG_MASK              (0xFF000000)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_CONFIG_LSBMASK           (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_CONFIG_SHIFT             (24)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_CONFIG_LENGTH            (8)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_CONFIG_DEFAULT           (0)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_CONFIG_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PVDEC_INTERNAL, CR_PVDEC_INTERNAL */
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_MASK             (0x00FFFFFF)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_LSBMASK          (0x00FFFFFF)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_SHIFT            (0)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_LENGTH           (24)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_INTERNAL_CR_PVDEC_INTERNAL_SIGNED_FIELD     (0)
+
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_OFFSET           (0x0208)
+
+/* PVDEC_CORE, CR_PVDEC_RTM_STATUS, CR_RTM_B_BUS */
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_B_BUS_MASK                (0x0000FF00)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_B_BUS_LSBMASK             (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_B_BUS_SHIFT               (8)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_B_BUS_LENGTH              (8)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_B_BUS_DEFAULT             (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_B_BUS_SIGNED_FIELD        (0)
+
+/* PVDEC_CORE, CR_PVDEC_RTM_STATUS, CR_RTM_A_BUS */
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_A_BUS_MASK                (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_A_BUS_LSBMASK             (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_A_BUS_SHIFT               (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_A_BUS_LENGTH              (8)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_A_BUS_DEFAULT             (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_STATUS_CR_RTM_A_BUS_SIGNED_FIELD        (0)
+
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_OFFSET           (0x020C)
+
+/* PVDEC_CORE, CR_PVDEC_RTM_SELECT, CR_RTM_PIPE_SELECT_B */
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_B_MASK                (0x000F0000)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_B_LSBMASK             (0x0000000F)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_B_SHIFT               (16)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_B_LENGTH              (4)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_B_DEFAULT             (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_B_SIGNED_FIELD        (0)
+
+/* PVDEC_CORE, CR_PVDEC_RTM_SELECT, CR_RTM_PIPE_SELECT_A */
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_A_MASK                (0x0000F000)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_A_LSBMASK             (0x0000000F)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_A_SHIFT               (12)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_A_LENGTH              (4)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_A_DEFAULT             (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_PIPE_SELECT_A_SIGNED_FIELD        (0)
+
+/* PVDEC_CORE, CR_PVDEC_RTM_SELECT, CR_RTM_SELECT_B_MODULE */
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_MODULE_MASK              (0x00000E00)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_MODULE_LSBMASK           (0x00000007)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_MODULE_SHIFT             (9)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_MODULE_LENGTH            (3)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_MODULE_DEFAULT           (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_MODULE_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PVDEC_RTM_SELECT, CR_RTM_SELECT_A_MODULE */
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_MODULE_MASK              (0x000001C0)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_MODULE_LSBMASK           (0x00000007)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_MODULE_SHIFT             (6)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_MODULE_LENGTH            (3)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_MODULE_DEFAULT           (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_MODULE_SIGNED_FIELD      (0)
+
+/* PVDEC_CORE, CR_PVDEC_RTM_SELECT, CR_RTM_SELECT_B */
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_MASK             (0x00000038)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_LSBMASK          (0x00000007)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_SHIFT            (3)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_LENGTH           (3)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_B_SIGNED_FIELD     (0)
+
+/* PVDEC_CORE, CR_PVDEC_RTM_SELECT, CR_RTM_SELECT_A */
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_MASK             (0x00000007)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_LSBMASK          (0x00000007)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_SHIFT            (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_LENGTH           (3)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_RTM_SELECT_CR_RTM_SELECT_A_SIGNED_FIELD     (0)
+
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_OFFSET              (0x0230)
+
+/* PVDEC_CORE, CR_PVDEC_CORE_ID, CR_GROUP_ID */
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_GROUP_ID_MASK            (0xFF000000)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_GROUP_ID_LSBMASK         (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_GROUP_ID_SHIFT           (24)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_GROUP_ID_LENGTH          (8)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_GROUP_ID_DEFAULT         (3)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_GROUP_ID_SIGNED_FIELD    (0)
+
+/* PVDEC_CORE, CR_PVDEC_CORE_ID, CR_CORE_ID */
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_CORE_ID_MASK             (0x00FF0000)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_CORE_ID_LSBMASK          (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_CORE_ID_SHIFT            (16)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_CORE_ID_LENGTH           (8)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_CORE_ID_DEFAULT          (3)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_CORE_ID_SIGNED_FIELD     (0)
+
+/* PVDEC_CORE, CR_PVDEC_CORE_ID, CR_PVDEC_CORE_CONFIG */
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_PVDEC_CORE_CONFIG_MASK           (0x0000FFFF)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_PVDEC_CORE_CONFIG_LSBMASK                (0x0000FFFF)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_PVDEC_CORE_CONFIG_SHIFT          (0)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_PVDEC_CORE_CONFIG_LENGTH         (16)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_PVDEC_CORE_CONFIG_DEFAULT                (128)
+#define PVDEC_CORE_CR_PVDEC_CORE_ID_CR_PVDEC_CORE_CONFIG_SIGNED_FIELD   (0)
+
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_OFFSET             (0x0240)
+
+/* PVDEC_CORE, CR_PVDEC_CORE_REV, CR_PVDEC_DESIGNER */
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_DESIGNER_MASK             (0xFF000000)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_DESIGNER_LSBMASK          (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_DESIGNER_SHIFT            (24)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_DESIGNER_LENGTH           (8)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_DESIGNER_DEFAULT          (0)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_DESIGNER_SIGNED_FIELD     (0)
+
+/* PVDEC_CORE, CR_PVDEC_CORE_REV, CR_PVDEC_MAJOR_REV */
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAJOR_REV_MASK            (0x00FF0000)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAJOR_REV_LSBMASK         (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAJOR_REV_SHIFT           (16)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAJOR_REV_LENGTH          (8)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAJOR_REV_DEFAULT         (8)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAJOR_REV_SIGNED_FIELD    (0)
+
+/* PVDEC_CORE, CR_PVDEC_CORE_REV, CR_PVDEC_MINOR_REV */
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MINOR_REV_MASK            (0x0000FF00)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MINOR_REV_LSBMASK         (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MINOR_REV_SHIFT           (8)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MINOR_REV_LENGTH          (8)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MINOR_REV_DEFAULT         (0)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MINOR_REV_SIGNED_FIELD    (0)
+
+/* PVDEC_CORE, CR_PVDEC_CORE_REV, CR_PVDEC_MAINT_REV */
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAINT_REV_MASK            (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAINT_REV_LSBMASK         (0x000000FF)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAINT_REV_SHIFT           (0)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAINT_REV_LENGTH          (8)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAINT_REV_DEFAULT         (0)
+#define PVDEC_CORE_CR_PVDEC_CORE_REV_CR_PVDEC_MAINT_REV_SIGNED_FIELD    (0)
+
+#define PVDEC_CORE_CR_PVDEC_RSVD0_OFFSET                (0x0270)
+
+/* PVDEC_CORE, CR_PVDEC_RSVD0, CR_RSVD0 */
+#define PVDEC_CORE_CR_PVDEC_RSVD0_CR_RSVD0_MASK         (0xFFFFFFFF)
+#define PVDEC_CORE_CR_PVDEC_RSVD0_CR_RSVD0_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_CORE_CR_PVDEC_RSVD0_CR_RSVD0_SHIFT                (0)
+#define PVDEC_CORE_CR_PVDEC_RSVD0_CR_RSVD0_LENGTH               (32)
+#define PVDEC_CORE_CR_PVDEC_RSVD0_CR_RSVD0_DEFAULT              (0)
+#define PVDEC_CORE_CR_PVDEC_RSVD0_CR_RSVD0_SIGNED_FIELD (0)
+
+#endif /* _IMG_PVDEC_CORE_REGS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_pvdec_entropy_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_pvdec_entropy_regs.h
new file mode 100644
index 000000000000..0ccc3943ded5
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_pvdec_entropy_regs.h
@@ -0,0 +1,1301 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG PVDEC entropy Registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_PVDEC_ENTROPY_REGS_H
+#define _IMG_PVDEC_ENTROPY_REGS_H
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_OFFSET                (0x004C)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_STRIDE                (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_NO_ENTRIES            (2)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_EMULATION_COUNT, SR_BIT_OFFSET */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_MASK            (0x07000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_LSBMASK         (0x00000007)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_SHIFT           (24)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_LENGTH          (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_DEFAULT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_BIT_OFFSET_SIGNED_FIELD    (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_EMULATION_COUNT, SR_EMULATION_COUNT */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_MASK \
+	( \
+		0x00FFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_LSBMASK \
+	( \
+		0x00FFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_LENGTH             (24)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_SR_EMULATION_COUNT_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_OFFSET               (0x0048)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_STRIDE               (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_NO_ENTRIES           (2)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_STREAMIN, SR_STREAMIN */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_SR_STREAMIN_MASK             (0x000000FF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_SR_STREAMIN_LSBMASK          (0x000000FF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_SR_STREAMIN_SHIFT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_SR_STREAMIN_LENGTH           (8)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_SR_STREAMIN_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_STREAMIN_SR_STREAMIN_SIGNED_FIELD     (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_OFFSET             (0x0044)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_STRIDE             (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_NO_ENTRIES         (2)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_BYTE_COUNT, SR_BYTE_COUNT */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_MASK         (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_LENGTH               (32)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_DEFAULT              (16777215)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_BYTE_COUNT_SR_BYTE_COUNT_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_OFFSET                (0x0040)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_STRIDE                (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_NO_ENTRIES            (2)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_CODEC_MODE */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_CODEC_MODE_MASK            (0x000F0000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_CODEC_MODE_LSBMASK         (0x0000000F)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_CODEC_MODE_SHIFT           (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_CODEC_MODE_LENGTH          (4)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_CODEC_MODE_DEFAULT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_CODEC_MODE_SIGNED_FIELD    (0)
+
+enum PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_CODEC_MODE_ENUM {
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_VP9         = 0xd,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_HEVC        = 0xc,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_VP8         = 0xb,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_VP6         = 0xa,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_RV9         = 0x9,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_RV8         = 0x8,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_MPEG1       = 0x7,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_WMV9        = 0x6,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_AVS         = 0x5,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_MPEG4       = 0x4,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_MPEG2       = 0x3,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_VC1         = 0x2,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_H264        = 0x1,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_JPEG        = 0x0,
+	PVDEC_ENTROPY_SR_CODEC_MODE_SR_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_BYTE_COUNT_EBDU */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_MASK               (0x00001000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_LSBMASK            (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_SHIFT              (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_LENGTH             (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_BYTE_COUNT_EBDU_SIGNED_FIELD       (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_FILL_IN_ZEROES */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_MASK                (0x00000800)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_LSBMASK             (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_SHIFT               (11)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_LENGTH              (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FILL_IN_ZEROES_SIGNED_FIELD        (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_MASTER_SELECT */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_MASTER_SELECT_MASK         (0x00000300)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_MASTER_SELECT_LSBMASK              (0x00000003)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_MASTER_SELECT_SHIFT                (8)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_MASTER_SELECT_LENGTH               (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_MASTER_SELECT_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_MASTER_SELECT_SIGNED_FIELD (0)
+
+enum PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_MASTER_SELECT_ENUM {
+	PVDEC_ENTROPY_SR_MASTER_SELECT_COPRO       = 0x3,
+	PVDEC_ENTROPY_SR_MASTER_SELECT_ENTDEC      = 0x2,
+	PVDEC_ENTROPY_SR_MASTER_SELECT_REGISTER    = 0x1,
+	PVDEC_ENTROPY_SR_MASTER_SELECT_RESERVED    = 0x0,
+	PVDEC_ENTROPY_SR_MASTER_SELECT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_DISABLE_DMA */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_DISABLE_DMA_MASK           (0x00000080)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_DISABLE_DMA_LSBMASK                (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_DISABLE_DMA_SHIFT          (7)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_DISABLE_DMA_LENGTH         (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_DISABLE_DMA_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_DISABLE_DMA_SIGNED_FIELD   (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_FIFO_BYTE_SWAP */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_MASK                (0x00000040)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_LSBMASK             (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_SHIFT               (6)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_LENGTH              (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_BYTE_SWAP_SIGNED_FIELD        (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_FIFO_MODE */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_MODE_MASK             (0x00000020)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_MODE_LSBMASK          (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_MODE_SHIFT            (5)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_MODE_LENGTH           (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_MODE_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_FIFO_MODE_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_RBDU_EXTRACT */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_MASK          (0x00000008)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_LSBMASK               (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_SHIFT         (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_LENGTH                (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_DEFAULT               (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_RBDU_EXTRACT_SIGNED_FIELD  (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_READ_MODE */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_READ_MODE_MASK             (0x00000004)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_READ_MODE_LSBMASK          (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_READ_MODE_SHIFT            (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_READ_MODE_LENGTH           (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_READ_MODE_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_READ_MODE_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_PREEMPT */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_PREEMPT_MASK               (0x00000002)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_PREEMPT_LSBMASK            (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_PREEMPT_SHIFT              (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_PREEMPT_LENGTH             (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_PREEMPT_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_PREEMPT_SIGNED_FIELD       (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_CONTROL, SR_SW_RESET */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_SW_RESET_MASK              (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_SW_RESET_LSBMASK           (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_SW_RESET_SHIFT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_SW_RESET_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_SW_RESET_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_CONTROL_SR_SW_RESET_SIGNED_FIELD      (0)
+
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_OFFSET                (0x0100)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_STRIDE                (4)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_NO_ENTRIES            (4)
+
+/* PVDEC_ENTROPY, CR_GENC_BUFFER_SIZE, GENC_BUFFER_SIZE */
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_GENC_BUFFER_SIZE_MASK         (0x0FFFF000)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_GENC_BUFFER_SIZE_LSBMASK              (0x0000FFFF)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_GENC_BUFFER_SIZE_SHIFT                (12)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_GENC_BUFFER_SIZE_LENGTH               (16)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_GENC_BUFFER_SIZE_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIZE_GENC_BUFFER_SIZE_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_OFFSET                (0x0110)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_STRIDE                (4)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_NO_ENTRIES            (4)
+
+/* PVDEC_ENTROPY, CR_GENC_BUFFER_BASE_ADDRESS, GENC_BASE_ADDRESS */
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_GENC_BASE_ADDRESS_MASK                (0xFFFFF000)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_GENC_BASE_ADDRESS_LSBMASK             (0x000FFFFF)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_GENC_BASE_ADDRESS_SHIFT               (12)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_GENC_BASE_ADDRESS_LENGTH              (20)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_GENC_BASE_ADDRESS_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_BASE_ADDRESS_GENC_BASE_ADDRESS_SIGNED_FIELD        (0)
+
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_OFFSET               (0x0120)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_STRIDE               (4)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_NO_ENTRIES           (4)
+
+/* PVDEC_ENTROPY, CR_GENC_BUFFER_WRITE_POINTER, GENC_WRITE_POINTER */
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_GENC_WRITE_POINTER_MASK              (0x0FFFFFF0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_GENC_WRITE_POINTER_LSBMASK           (0x00FFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_GENC_WRITE_POINTER_SHIFT             (4)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_GENC_WRITE_POINTER_LENGTH            (24)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_GENC_WRITE_POINTER_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_WRITE_POINTER_GENC_WRITE_POINTER_SIGNED_FIELD      (0)
+
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_OFFSET                (0x0130)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_STRIDE                (4)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_NO_ENTRIES            (4)
+
+/* PVDEC_ENTROPY, CR_GENC_BUFFER_READ_POINTER, GENC_READ_POINTER */
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_GENC_READ_POINTER_MASK                (0x0FFFFFF0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_GENC_READ_POINTER_LSBMASK             (0x00FFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_GENC_READ_POINTER_SHIFT               (4)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_GENC_READ_POINTER_LENGTH              (24)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_GENC_READ_POINTER_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_READ_POINTER_GENC_READ_POINTER_SIGNED_FIELD        (0)
+
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_OFFSET           (0x01C0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_STRIDE           (4)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_NO_ENTRIES               (4)
+
+/* PVDEC_ENTROPY, CR_GENC_BUFFER_SIGNATURE, GENC_BUFFER_SIGNATURE */
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_GENC_BUFFER_SIGNATURE_MASK               (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_GENC_BUFFER_SIGNATURE_LSBMASK            (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_GENC_BUFFER_SIGNATURE_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_GENC_BUFFER_SIGNATURE_LENGTH             (32)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_GENC_BUFFER_SIGNATURE_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_GENC_BUFFER_SIGNATURE_GENC_BUFFER_SIGNATURE_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_OFFSET            (0x01E8)
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_STRIDE            (4)
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_NO_ENTRIES                (2)
+
+/* PVDEC_ENTROPY, CR_SR_SIGNATURE, SR_SIGNATURE */
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_SR_SIGNATURE_MASK         (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_SR_SIGNATURE_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_SR_SIGNATURE_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_SR_SIGNATURE_LENGTH               (32)
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_SR_SIGNATURE_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_SR_SIGNATURE_SR_SIGNATURE_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_OFFSET              (0x0000)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SOFT_RESET, CR_ENTROPY_GENC_SOFT_RESET */
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_SOFT_RESET_MASK             (0x00000004)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_SOFT_RESET_LSBMASK          (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_SOFT_RESET_SHIFT            (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_SOFT_RESET_LENGTH           (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_SOFT_RESET_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_SOFT_RESET_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SOFT_RESET, CR_ENTROPY_GENC_ENGINE_SOFT_RESET */
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_ENGINE_SOFT_RESET_MASK \
+	( \
+		0x00000002)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_ENGINE_SOFT_RESET_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_ENGINE_SOFT_RESET_SHIFT             (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_ENGINE_SOFT_RESET_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_ENGINE_SOFT_RESET_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_GENC_ENGINE_SOFT_RESET_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SOFT_RESET, CR_ENTROPY_PARSER_SOFT_RESET */
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_PARSER_SOFT_RESET_MASK           (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_PARSER_SOFT_RESET_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_PARSER_SOFT_RESET_SHIFT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_PARSER_SOFT_RESET_LENGTH         (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_PARSER_SOFT_RESET_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SOFT_RESET_CR_ENTROPY_PARSER_SOFT_RESET_SIGNED_FIELD   (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_OFFSET                (0x0008)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, BACKWARD_UPDATE_COMPLETE */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_BACKWARD_UPDATE_COMPLETE_MASK         (0x02000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_BACKWARD_UPDATE_COMPLETE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_BACKWARD_UPDATE_COMPLETE_SHIFT                (25)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_BACKWARD_UPDATE_COMPLETE_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_BACKWARD_UPDATE_COMPLETE_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_BACKWARD_UPDATE_COMPLETE_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, HEADER_PARSE_COMPLETE */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_HEADER_PARSE_COMPLETE_MASK            (0x01000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_HEADER_PARSE_COMPLETE_LSBMASK         (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_HEADER_PARSE_COMPLETE_SHIFT           (24)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_HEADER_PARSE_COMPLETE_LENGTH          (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_HEADER_PARSE_COMPLETE_DEFAULT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_HEADER_PARSE_COMPLETE_SIGNED_FIELD    (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_WDT_CM1_IRQ */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM1_IRQ_MASK              (0x00020000)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM1_IRQ_LSBMASK           (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM1_IRQ_SHIFT             (17)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM1_IRQ_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM1_IRQ_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM1_IRQ_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_WDT_CM0_IRQ */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM0_IRQ_MASK              (0x00010000)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM0_IRQ_LSBMASK           (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM0_IRQ_SHIFT             (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM0_IRQ_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM0_IRQ_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_WDT_CM0_IRQ_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_GENC_FULL */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_GENC_FULL_MASK                (0x00000F00)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_GENC_FULL_LSBMASK             (0x0000000F)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_GENC_FULL_SHIFT               (8)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_GENC_FULL_LENGTH              (4)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_GENC_FULL_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_GENC_FULL_SIGNED_FIELD        (0)
+
+/*
+ * PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS,
+ * ENTROPY_FRAGMENT_SLICE_COMPLETE
+ */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_SLICE_COMPLETE_MASK \
+	( \
+		0x00000080)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_SLICE_COMPLETE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_SLICE_COMPLETE_SHIFT         (7)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_SLICE_COMPLETE_LENGTH \
+	( \
+		1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_SLICE_COMPLETE_DEFAULT \
+	( \
+		0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_SLICE_COMPLETE_SIGNED_FIELD  (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_FRAGMENT_ROW_COMPLETE */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_ROW_COMPLETE_MASK \
+	( \
+		0x00000040)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_ROW_COMPLETE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_ROW_COMPLETE_SHIFT           (6)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_ROW_COMPLETE_LENGTH          (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_ROW_COMPLETE_DEFAULT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_FRAGMENT_ROW_COMPLETE_SIGNED_FIELD    (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_DMAC_IRQ */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_DMAC_IRQ_MASK         (0x00000030)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_DMAC_IRQ_LSBMASK              (0x00000003)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_DMAC_IRQ_SHIFT                (4)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_DMAC_IRQ_LENGTH               (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_DMAC_IRQ_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_DMAC_IRQ_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_ERROR_FRAGMENT_DONE */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_FRAGMENT_DONE_MASK \
+	( \
+		0x00000008)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_FRAGMENT_DONE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_FRAGMENT_DONE_SHIFT             (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_FRAGMENT_DONE_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_FRAGMENT_DONE_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_FRAGMENT_DONE_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_ERROR_DETECTED_PARSER */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_PARSER_MASK \
+	( \
+		0x00000004)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_PARSER_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_PARSER_SHIFT           (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_PARSER_LENGTH          (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_PARSER_DEFAULT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_PARSER_SIGNED_FIELD    (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_ERROR_DETECTED_SR */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_SR_MASK \
+	( \
+		0x00000002)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_SR_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_SR_SHIFT               (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_SR_LENGTH              (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_SR_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_ERROR_DETECTED_SR_SIGNED_FIELD        (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_STATUS, ENTROPY_END_OF_SLICE */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_END_OF_SLICE_MASK             (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_END_OF_SLICE_LSBMASK          (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_END_OF_SLICE_SHIFT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_END_OF_SLICE_LENGTH           (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_END_OF_SLICE_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_STATUS_ENTROPY_END_OF_SLICE_SIGNED_FIELD     (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_CLEAR_OFFSET         (0x000C)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_INTERRUPT_CLEAR, ENTROPY_IRQ_CLEAR */
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_CLEAR_ENTROPY_IRQ_CLEAR_MASK         (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_CLEAR_ENTROPY_IRQ_CLEAR_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_CLEAR_ENTROPY_IRQ_CLEAR_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_CLEAR_ENTROPY_IRQ_CLEAR_LENGTH               (32)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_CLEAR_ENTROPY_IRQ_CLEAR_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_INTERRUPT_CLEAR_ENTROPY_IRQ_CLEAR_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_HOST_INTERRUPT_ENABLE_OFFSET           (0x0010)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_HOST_INTERRUPT_ENABLE, CR_HOST_IRQ_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_MASK          (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SHIFT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LENGTH                (32)
+#define PVDEC_ENTROPY_CR_ENTROPY_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_DEFAULT               (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SIGNED_FIELD  (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC1_INTERRUPT_ENABLE_OFFSET          (0x0014)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_PROC1_INTERRUPT_ENABLE, CR_PROC1_IRQ_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_MASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_SHIFT               (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_LENGTH              (32)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_SIGNED_FIELD        (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC2_INTERRUPT_ENABLE_OFFSET          (0x0018)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_PROC2_INTERRUPT_ENABLE, CR_PROC2_IRQ_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_MASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_SHIFT               (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_LENGTH              (32)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_SIGNED_FIELD        (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_OFFSET          (0x0020)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_MAN_CLK_ENABLE, CR_ENTROPY_HEVC_MAN_CLK_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_HEVC_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000004)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_HEVC_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_HEVC_MAN_CLK_ENABLE_SHIFT            (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_HEVC_MAN_CLK_ENABLE_LENGTH           (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_HEVC_MAN_CLK_ENABLE_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_HEVC_MAN_CLK_ENABLE_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_MAN_CLK_ENABLE, CR_ENTROPY_REG_MAN_CLK_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_REG_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_REG_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_REG_MAN_CLK_ENABLE_SHIFT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_REG_MAN_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_REG_MAN_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_MAN_CLK_ENABLE_CR_ENTROPY_REG_MAN_CLK_ENABLE_SIGNED_FIELD      (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_OFFSET         (0x0024)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_AUTO_CLK_ENABLE, CR_ENTROPY_HEVC_AUTO_CLK_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_HEVC_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000004)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_HEVC_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_HEVC_AUTO_CLK_ENABLE_SHIFT          (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_HEVC_AUTO_CLK_ENABLE_LENGTH         (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_HEVC_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_HEVC_AUTO_CLK_ENABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_AUTO_CLK_ENABLE, CR_ENTROPY_REG_AUTO_CLK_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_REG_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_REG_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_REG_AUTO_CLK_ENABLE_SHIFT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_REG_AUTO_CLK_ENABLE_LENGTH          (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_REG_AUTO_CLK_ENABLE_DEFAULT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_AUTO_CLK_ENABLE_CR_ENTROPY_REG_AUTO_CLK_ENABLE_SIGNED_FIELD    (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_OFFSET              (0x0028)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_CLK_STATUS, CR_ENTROPY_HEVC_CLK_STATUS */
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_HEVC_CLK_STATUS_MASK             (0x00000004)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_HEVC_CLK_STATUS_LSBMASK          (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_HEVC_CLK_STATUS_SHIFT            (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_HEVC_CLK_STATUS_LENGTH           (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_HEVC_CLK_STATUS_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_HEVC_CLK_STATUS_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_CLK_STATUS, CR_ENTROPY_REG_CLK_STATUS */
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_REG_CLK_STATUS_MASK              (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_REG_CLK_STATUS_LSBMASK           (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_REG_CLK_STATUS_SHIFT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_REG_CLK_STATUS_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_REG_CLK_STATUS_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_CLK_STATUS_CR_ENTROPY_REG_CLK_STATUS_SIGNED_FIELD      (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_OFFSET             (0x0030)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDT_CONTROL, ENTROPY_WDT_CNT_CTRL */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CNT_CTRL_MASK          (0x00060000)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CNT_CTRL_LSBMASK               (0x00000003)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CNT_CTRL_SHIFT         (17)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CNT_CTRL_LENGTH                (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CNT_CTRL_DEFAULT               (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CNT_CTRL_SIGNED_FIELD  (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDT_CONTROL, ENTROPY_WDT_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ENABLE_MASK            (0x00010000)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ENABLE_LSBMASK         (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ENABLE_SHIFT           (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ENABLE_LENGTH          (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ENABLE_DEFAULT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDT_CONTROL, ENTROPY_WDT_ACTION1 */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION1_MASK           (0x00003000)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION1_LSBMASK                (0x00000003)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION1_SHIFT          (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION1_LENGTH         (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION1_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION1_SIGNED_FIELD   (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDT_CONTROL, ENTROPY_WDT_ACTION0 */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION0_MASK           (0x00000100)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION0_LSBMASK                (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION0_SHIFT          (8)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION0_LENGTH         (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION0_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_ACTION0_SIGNED_FIELD   (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDT_CONTROL, ENTROPY_WDT_CLEAR_SELECT */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLEAR_SELECT_MASK              (0x00000030)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLEAR_SELECT_LSBMASK           (0x00000003)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLEAR_SELECT_SHIFT             (4)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLEAR_SELECT_LENGTH            (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLEAR_SELECT_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLEAR_SELECT_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDT_CONTROL, ENTROPY_WDT_CLKDIV_SELECT */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLKDIV_SELECT_MASK             (0x00000007)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLKDIV_SELECT_LSBMASK          (0x00000007)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLKDIV_SELECT_SHIFT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLKDIV_SELECT_LENGTH           (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLKDIV_SELECT_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_CONTROL_ENTROPY_WDT_CLKDIV_SELECT_SIGNED_FIELD     (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_WDTIMER_OFFSET         (0x0034)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDTIMER, ENTROPY_WDT_COUNTER */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDTIMER_ENTROPY_WDT_COUNTER_MASK               (0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDTIMER_ENTROPY_WDT_COUNTER_LSBMASK            (0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDTIMER_ENTROPY_WDT_COUNTER_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDTIMER_ENTROPY_WDT_COUNTER_LENGTH             (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDTIMER_ENTROPY_WDT_COUNTER_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDTIMER_ENTROPY_WDT_COUNTER_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_OFFSET                (0x0038)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDT_COMPAREMATCH, ENTROPY_WDT_CM1 */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM1_MASK          (0xFFFF0000)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM1_LSBMASK               (0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM1_SHIFT         (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM1_LENGTH                (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM1_DEFAULT               (65535)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM1_SIGNED_FIELD  (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_WDT_COMPAREMATCH, ENTROPY_WDT_CM0 */
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM0_MASK          (0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM0_LSBMASK               (0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM0_SHIFT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM0_LENGTH                (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM0_DEFAULT               (65535)
+#define PVDEC_ENTROPY_CR_ENTROPY_WDT_COMPAREMATCH_ENTROPY_WDT_CM0_SIGNED_FIELD  (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_OFFSET         (0x003C)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_SELECT, SR_ENTDEC_SELECTOR */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_MASK                (0x00010000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_LSBMASK             (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_SHIFT               (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_LENGTH              (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_ENTDEC_SELECTOR_SIGNED_FIELD        (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_SELECT, SR_COPRO_SELECTOR */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_COPRO_SELECTOR_MASK         (0x00000100)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_COPRO_SELECTOR_LSBMASK              (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_COPRO_SELECTOR_SHIFT                (8)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_COPRO_SELECTOR_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_COPRO_SELECTOR_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_COPRO_SELECTOR_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_SELECT, SR_REGIF_SELECTOR */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_REGIF_SELECTOR_MASK         (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_REGIF_SELECTOR_LSBMASK              (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_REGIF_SELECTOR_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_REGIF_SELECTOR_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_REGIF_SELECTOR_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_SELECT_SR_REGIF_SELECTOR_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_OFFSET               (0x0060)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD, SR_RESP_VALID */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_MASK           (0x80000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_SHIFT          (31)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_LENGTH         (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_VALID_SIGNED_FIELD   (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD, SR_SW_RESET_ACTIVE */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_MASK \
+	( \
+		0x40000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_SHIFT             (30)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_SW_RESET_ACTIVE_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD, SR_BYTE_ALIGNED */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_MASK         (0x00000010)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_SHIFT                (4)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_DEFAULT              (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_BYTE_ALIGNED_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD, SR_MORE_RBSP */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_MASK            (0x00000008)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_LSBMASK         (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_SHIFT           (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_LENGTH          (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_DEFAULT         (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_MORE_RBSP_SIGNED_FIELD    (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD, SR_RESP_EXPG_ERROR */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_MASK \
+	( \
+		0x00000004)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_SHIFT             (2)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_EXPG_ERROR_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD, SR_RESP_SCP_OR_EOD */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_MASK \
+	( \
+		0x00000002)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_SHIFT             (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_SCP_OR_EOD_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD, SR_RESP_PREEMPTED */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_MASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_LENGTH             (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD_SR_RESP_PREEMPTED_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD_OFFSET               (0x0064)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD, SR_RESP_VALUE */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_MASK           (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_SHIFT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_LENGTH         (32)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD_SR_RESP_VALUE_SIGNED_FIELD   (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_OFFSET                (0x0068)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD, SR_READ_PEEK_EXT */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_MASK         (0x00004000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_SHIFT                (14)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_EXT_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD, SR_PRE_FLUSH */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_MASK             (0x00001F00)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_LSBMASK          (0x0000001F)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_SHIFT            (8)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_LENGTH           (5)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_PRE_FLUSH_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD, SR_READ_PEEK */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_MASK             (0x000000F8)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_LSBMASK          (0x0000001F)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_SHIFT            (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_LENGTH           (5)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_READ_PEEK_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD, SR_ACCESS_MODE */
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_MASK           (0x00000007)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_LSBMASK \
+	( \
+		0x00000007)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_SHIFT          (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_LENGTH         (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD_SR_ACCESS_MODE_SIGNED_FIELD   (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_OFFSET            (0x0080)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_GENC_CONTROL, GENC_ERROR_FILL_PICTURE */
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ERROR_FILL_PICTURE_MASK              (0x00000020)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ERROR_FILL_PICTURE_LSBMASK           (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ERROR_FILL_PICTURE_SHIFT             (5)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ERROR_FILL_PICTURE_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ERROR_FILL_PICTURE_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ERROR_FILL_PICTURE_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_GENC_CONTROL, GENC_ENC_ERROR_RECOVERY */
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ENC_ERROR_RECOVERY_MASK              (0x00000010)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ENC_ERROR_RECOVERY_LSBMASK           (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ENC_ERROR_RECOVERY_SHIFT             (4)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ENC_ERROR_RECOVERY_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ENC_ERROR_RECOVERY_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_ENC_ERROR_RECOVERY_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_GENC_CONTROL, GENC_FLUSH */
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_FLUSH_MASK           (0x00000002)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_FLUSH_LSBMASK                (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_FLUSH_SHIFT          (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_FLUSH_LENGTH         (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_FLUSH_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_FLUSH_SIGNED_FIELD   (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_GENC_CONTROL, GENC_INITIALISE */
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_INITIALISE_MASK              (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_INITIALISE_LSBMASK           (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_INITIALISE_SHIFT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_INITIALISE_LENGTH            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_INITIALISE_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_GENC_CONTROL_GENC_INITIALISE_SIGNED_FIELD      (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_ADDRESS_OFFSET         (0x0090)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_PARAMETER_ADDRESS, SLICE_PARAMETER_ADDRESS */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_ADDRESS_SLICE_PARAMETER_ADDRESS_MASK \
+	( \
+		0xFFFFFFC0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_ADDRESS_SLICE_PARAMETER_ADDRESS_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_ADDRESS_SLICE_PARAMETER_ADDRESS_SHIFT          (6)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_ADDRESS_SLICE_PARAMETER_ADDRESS_LENGTH         (26)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_ADDRESS_SLICE_PARAMETER_ADDRESS_DEFAULT \
+	( \
+		0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_ADDRESS_SLICE_PARAMETER_ADDRESS_SIGNED_FIELD   (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_SIZE_OFFSET            (0x0094)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_PARAMETER_SIZE, SLICE_PARAMETER_SIZE */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_SIZE_SLICE_PARAMETER_SIZE_MASK         (0x0000000F)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_SIZE_SLICE_PARAMETER_SIZE_LSBMASK \
+	( \
+		0x0000000F)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_SIZE_SLICE_PARAMETER_SIZE_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_SIZE_SLICE_PARAMETER_SIZE_LENGTH               (4)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_SIZE_SLICE_PARAMETER_SIZE_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_PARAMETER_SIZE_SLICE_PARAMETER_SIZE_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_BASE_ADDRESS_OFFSET              (0x0098)
+
+/* PVDEC_ENTROPY, CR_GENC_FRAGMENT_BASE_ADDRESS, FRAGMENT_BASE_ADDRESS */
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_BASE_ADDRESS_FRAGMENT_BASE_ADDRESS_MASK          (0xFFFFFFC0)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_BASE_ADDRESS_FRAGMENT_BASE_ADDRESS_LSBMASK \
+	( \
+		0x03FFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_BASE_ADDRESS_FRAGMENT_BASE_ADDRESS_SHIFT         (6)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_BASE_ADDRESS_FRAGMENT_BASE_ADDRESS_LENGTH                (26)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_BASE_ADDRESS_FRAGMENT_BASE_ADDRESS_DEFAULT               (0)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_BASE_ADDRESS_FRAGMENT_BASE_ADDRESS_SIGNED_FIELD  (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_OFFSET           (0x00A0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_CODEC, ENTROPY_CHROMA_FORMAT */
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CHROMA_FORMAT_MASK               (0x00070000)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CHROMA_FORMAT_LSBMASK            (0x00000007)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CHROMA_FORMAT_SHIFT              (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CHROMA_FORMAT_LENGTH             (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CHROMA_FORMAT_DEFAULT            (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CHROMA_FORMAT_SIGNED_FIELD       (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_CODEC, ENTROPY_PROFILE */
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_PROFILE_MASK             (0x00000700)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_PROFILE_LSBMASK          (0x00000007)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_PROFILE_SHIFT            (8)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_PROFILE_LENGTH           (3)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_PROFILE_DEFAULT          (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_PROFILE_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_CODEC, ENTROPY_CODEC_MODE */
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CODEC_MODE_MASK          (0x0000000F)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CODEC_MODE_LSBMASK               (0x0000000F)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CODEC_MODE_SHIFT         (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CODEC_MODE_LENGTH                (4)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CODEC_MODE_DEFAULT               (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODEC_ENTROPY_CODEC_MODE_SIGNED_FIELD  (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_OFFSET              (0x00A8)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_CODED_PICTURE_SIZE, ENTROPY_PIC_HEIGHT_MIN1 */
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_HEIGHT_MIN1_MASK \
+	( \
+		0xFFFF0000)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_HEIGHT_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_HEIGHT_MIN1_SHIFT               (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_HEIGHT_MIN1_LENGTH              (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_HEIGHT_MIN1_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_HEIGHT_MIN1_SIGNED_FIELD        (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_CODED_PICTURE_SIZE, ENTROPY_PIC_WIDTH_MIN1 */
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_WIDTH_MIN1_MASK         (0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_WIDTH_MIN1_LSBMASK \
+	( \
+		0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_WIDTH_MIN1_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_WIDTH_MIN1_LENGTH               (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_WIDTH_MIN1_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_CODED_PICTURE_SIZE_ENTROPY_PIC_WIDTH_MIN1_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_OFFSET             (0x00B0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_START, ENTROPY_SLICE_ENABLE */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_ENABLE_MASK          (0x80000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_ENABLE_LSBMASK               (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_ENABLE_SHIFT         (31)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_ENABLE_LENGTH                (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_ENABLE_DEFAULT               (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_START, ENTROPY_SLICE_CHANGED_CONTEXT */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_CHANGED_CONTEXT_MASK         (0x40000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_CHANGED_CONTEXT_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_CHANGED_CONTEXT_SHIFT                (30)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_CHANGED_CONTEXT_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_CHANGED_CONTEXT_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_CHANGED_CONTEXT_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_START, ENTROPY_SLICE_MB_NO_Y */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_Y_MASK         (0x0FFF0000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_Y_LSBMASK              (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_Y_SHIFT                (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_Y_LENGTH               (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_Y_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_Y_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_START, ENTROPY_SLICE_MB_NO_X */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_X_MASK         (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_X_LSBMASK              (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_X_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_X_LENGTH               (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_X_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_START_ENTROPY_SLICE_MB_NO_X_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_OFFSET               (0x00B4)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_END, ENTROPY_SLICE_END_KNOWN */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_KNOWN_MASK         (0x80000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_KNOWN_LSBMASK              (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_KNOWN_SHIFT                (31)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_KNOWN_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_KNOWN_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_KNOWN_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_END, ENTROPY_SLICE_END_MB_NO_Y */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_Y_MASK               (0x0FFF0000)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_Y_LSBMASK            (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_Y_SHIFT              (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_Y_LENGTH             (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_Y_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_Y_SIGNED_FIELD       (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_SLICE_END, ENTROPY_SLICE_END_MB_NO_X */
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_X_MASK               (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_X_LSBMASK            (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_X_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_X_LENGTH             (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_X_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_SLICE_END_ENTROPY_SLICE_END_MB_NO_X_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_OFFSET          (0x00B8)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_STATUS, FRAGMENT_TABLE_SIZE */
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_TABLE_SIZE_MASK                (0xFFFF0000)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_TABLE_SIZE_LSBMASK             (0x0000FFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_TABLE_SIZE_SHIFT               (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_TABLE_SIZE_LENGTH              (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_TABLE_SIZE_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_TABLE_SIZE_SIGNED_FIELD        (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_STATUS, FRAGMENT_ROW */
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_ROW_MASK               (0x000003FF)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_ROW_LSBMASK            (0x000003FF)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_ROW_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_ROW_LENGTH             (10)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_ROW_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_STATUS_FRAGMENT_ROW_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_OFFSET         (0x00BC)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_LAST_MB, ENTROPY_LAST_MB_NO_Y */
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_Y_MASK              (0x0FFF0000)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_Y_LSBMASK           (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_Y_SHIFT             (16)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_Y_LENGTH            (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_Y_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_Y_SIGNED_FIELD      (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_LAST_MB, ENTROPY_LAST_MB_NO_X */
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_X_MASK              (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_X_LSBMASK           (0x00000FFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_X_SHIFT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_X_LENGTH            (12)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_X_DEFAULT           (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_LAST_MB_ENTROPY_LAST_MB_NO_X_SIGNED_FIELD      (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_PIPE_CONFIG_OFFSET             (0x00C0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_PIPE_CONFIG, CR_ENTROPY_PIPE_CONFIG */
+#define PVDEC_ENTROPY_CR_ENTROPY_PIPE_CONFIG_CR_ENTROPY_PIPE_CONFIG_MASK                (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PIPE_CONFIG_CR_ENTROPY_PIPE_CONFIG_LSBMASK             (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PIPE_CONFIG_CR_ENTROPY_PIPE_CONFIG_SHIFT               (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PIPE_CONFIG_CR_ENTROPY_PIPE_CONFIG_LENGTH              (32)
+#define PVDEC_ENTROPY_CR_ENTROPY_PIPE_CONFIG_CR_ENTROPY_PIPE_CONFIG_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PIPE_CONFIG_CR_ENTROPY_PIPE_CONFIG_SIGNED_FIELD        (0)
+
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_0_OFFSET          (0x00D0)
+
+/* PVDEC_ENTROPY, CR_MEM_SECURITY_ENTROPY_0, CR_MEM_SECURITY_ENTROPY_CTRL_0 */
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_0_CR_MEM_SECURITY_ENTROPY_CTRL_0_MASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_0_CR_MEM_SECURITY_ENTROPY_CTRL_0_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_0_CR_MEM_SECURITY_ENTROPY_CTRL_0_SHIFT            (0)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_0_CR_MEM_SECURITY_ENTROPY_CTRL_0_LENGTH           (32)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_0_CR_MEM_SECURITY_ENTROPY_CTRL_0_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_0_CR_MEM_SECURITY_ENTROPY_CTRL_0_SIGNED_FIELD     (0)
+
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_1_OFFSET          (0x00D4)
+
+/* PVDEC_ENTROPY, CR_MEM_SECURITY_ENTROPY_1, CR_MEM_SECURITY_ENTROPY_CTRL_1 */
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_1_CR_MEM_SECURITY_ENTROPY_CTRL_1_MASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_1_CR_MEM_SECURITY_ENTROPY_CTRL_1_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_1_CR_MEM_SECURITY_ENTROPY_CTRL_1_SHIFT            (0)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_1_CR_MEM_SECURITY_ENTROPY_CTRL_1_LENGTH           (32)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_1_CR_MEM_SECURITY_ENTROPY_CTRL_1_DEFAULT          (0)
+#define PVDEC_ENTROPY_CR_MEM_SECURITY_ENTROPY_1_CR_MEM_SECURITY_ENTROPY_CTRL_1_SIGNED_FIELD     (0)
+
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_OFFSET           (0x0180)
+
+/* PVDEC_ENTROPY, CR_GENC_CONTEXT0, GENC_CONTEXT0_3 */
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_3_MASK             (0x003F0000)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_3_LSBMASK          (0x0000003F)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_3_SHIFT            (16)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_3_LENGTH           (6)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_3_DEFAULT          (16)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_3_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_GENC_CONTEXT0, GENC_CONTEXT0_2 */
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_2_MASK             (0x00003F00)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_2_LSBMASK          (0x0000003F)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_2_SHIFT            (8)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_2_LENGTH           (6)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_2_DEFAULT          (16)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_2_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_GENC_CONTEXT0, GENC_CONTEXT0_1 */
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_1_MASK             (0x0000003F)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_1_LSBMASK          (0x0000003F)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_1_SHIFT            (0)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_1_LENGTH           (6)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_1_DEFAULT          (16)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT0_GENC_CONTEXT0_1_SIGNED_FIELD     (0)
+
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_OFFSET           (0x0184)
+
+/* PVDEC_ENTROPY, CR_GENC_CONTEXT1, GENC_CONTEXT1_3 */
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_3_MASK             (0x003F0000)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_3_LSBMASK          (0x0000003F)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_3_SHIFT            (16)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_3_LENGTH           (6)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_3_DEFAULT          (16)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_3_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_GENC_CONTEXT1, GENC_CONTEXT1_2 */
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_2_MASK             (0x00003F00)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_2_LSBMASK          (0x0000003F)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_2_SHIFT            (8)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_2_LENGTH           (6)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_2_DEFAULT          (16)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_2_SIGNED_FIELD     (0)
+
+/* PVDEC_ENTROPY, CR_GENC_CONTEXT1, GENC_CONTEXT1_1 */
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_1_MASK             (0x0000003F)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_1_LSBMASK          (0x0000003F)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_1_SHIFT            (0)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_1_LENGTH           (6)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_1_DEFAULT          (16)
+#define PVDEC_ENTROPY_CR_GENC_CONTEXT1_GENC_CONTEXT1_1_SIGNED_FIELD     (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_FRAME_ID_OFFSET                (0x0190)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_FRAME_ID, ENTROPY_FRAME_ID */
+#define PVDEC_ENTROPY_CR_ENTROPY_FRAME_ID_ENTROPY_FRAME_ID_MASK         (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_FRAME_ID_ENTROPY_FRAME_ID_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_FRAME_ID_ENTROPY_FRAME_ID_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_FRAME_ID_ENTROPY_FRAME_ID_LENGTH               (32)
+#define PVDEC_ENTROPY_CR_ENTROPY_FRAME_ID_ENTROPY_FRAME_ID_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_FRAME_ID_ENTROPY_FRAME_ID_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_STATUS_OFFSET             (0x01A8)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_PERF_STATUS, ENTROPY_PERF_DATA_VALID */
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_STATUS_ENTROPY_PERF_DATA_VALID_MASK               (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_STATUS_ENTROPY_PERF_DATA_VALID_LSBMASK            (0x00000001)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_STATUS_ENTROPY_PERF_DATA_VALID_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_STATUS_ENTROPY_PERF_DATA_VALID_LENGTH             (1)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_STATUS_ENTROPY_PERF_DATA_VALID_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_STATUS_ENTROPY_PERF_DATA_VALID_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_OFFSET               (0x01AC)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_PERF_DATA, ENTROPY_PERF_METRIC_ID */
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_ID_MASK          (0xFF000000)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_ID_LSBMASK               (0x000000FF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_ID_SHIFT         (24)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_ID_LENGTH                (8)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_ID_DEFAULT               (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_ID_SIGNED_FIELD  (0)
+
+/* PVDEC_ENTROPY, CR_ENTROPY_PERF_DATA, ENTROPY_PERF_METRIC_VALUE */
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_VALUE_MASK               (0x00FFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_VALUE_LSBMASK            (0x00FFFFFF)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_VALUE_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_VALUE_LENGTH             (24)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_VALUE_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_ENTROPY_PERF_DATA_ENTROPY_PERF_METRIC_VALUE_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_HEVC_PARSER_SIGNATURE_OFFSET           (0x01B8)
+
+/* PVDEC_ENTROPY, CR_HEVC_PARSER_SIGNATURE, HEVC_PARSER_SIGNATURE */
+#define PVDEC_ENTROPY_CR_HEVC_PARSER_SIGNATURE_HEVC_PARSER_SIGNATURE_MASK               (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_HEVC_PARSER_SIGNATURE_HEVC_PARSER_SIGNATURE_LSBMASK            (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_HEVC_PARSER_SIGNATURE_HEVC_PARSER_SIGNATURE_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_HEVC_PARSER_SIGNATURE_HEVC_PARSER_SIGNATURE_LENGTH             (32)
+#define PVDEC_ENTROPY_CR_HEVC_PARSER_SIGNATURE_HEVC_PARSER_SIGNATURE_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_HEVC_PARSER_SIGNATURE_HEVC_PARSER_SIGNATURE_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_ENCAP_SIGNATURE_OFFSET         (0x01BC)
+
+/* PVDEC_ENTROPY, CR_ENCAP_SIGNATURE, ENCAP_SIGNATURE */
+#define PVDEC_ENTROPY_CR_ENCAP_SIGNATURE_ENCAP_SIGNATURE_MASK           (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENCAP_SIGNATURE_ENCAP_SIGNATURE_LSBMASK                (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_ENCAP_SIGNATURE_ENCAP_SIGNATURE_SHIFT          (0)
+#define PVDEC_ENTROPY_CR_ENCAP_SIGNATURE_ENCAP_SIGNATURE_LENGTH         (32)
+#define PVDEC_ENTROPY_CR_ENCAP_SIGNATURE_ENCAP_SIGNATURE_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_ENCAP_SIGNATURE_ENCAP_SIGNATURE_SIGNED_FIELD   (0)
+
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_SIGNATURE_OFFSET         (0x01D0)
+
+/* PVDEC_ENTROPY, CR_GENC_FRAGMENT_SIGNATURE, GENC_FRAGMENT_SIGNATURE */
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_SIGNATURE_GENC_FRAGMENT_SIGNATURE_MASK           (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_SIGNATURE_GENC_FRAGMENT_SIGNATURE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_SIGNATURE_GENC_FRAGMENT_SIGNATURE_SHIFT          (0)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_SIGNATURE_GENC_FRAGMENT_SIGNATURE_LENGTH         (32)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_SIGNATURE_GENC_FRAGMENT_SIGNATURE_DEFAULT                (0)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_SIGNATURE_GENC_FRAGMENT_SIGNATURE_SIGNED_FIELD   (0)
+
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_READ_SIGNATURE_OFFSET            (0x01D4)
+
+/*
+ * PVDEC_ENTROPY, CR_GENC_FRAGMENT_READ_SIGNATURE,
+ * GENC_FRAGMENT_READ_SIGNATURE
+ */
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_READ_SIGNATURE_GENC_FRAGMENT_READ_SIGNATURE_MASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_READ_SIGNATURE_GENC_FRAGMENT_READ_SIGNATURE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_READ_SIGNATURE_GENC_FRAGMENT_READ_SIGNATURE_SHIFT \
+	( \
+		0)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_READ_SIGNATURE_GENC_FRAGMENT_READ_SIGNATURE_LENGTH \
+	( \
+		32)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_READ_SIGNATURE_GENC_FRAGMENT_READ_SIGNATURE_DEFAULT \
+	( \
+		0)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_READ_SIGNATURE_GENC_FRAGMENT_READ_SIGNATURE_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_WRADDR_SIGNATURE_OFFSET          (0x01D8)
+
+/*
+ * PVDEC_ENTROPY, CR_GENC_FRAGMENT_WRADDR_SIGNATURE,
+ * GENC_FRAGMENT_WRADDR_SIGNATURE
+ */
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_WRADDR_SIGNATURE_GENC_FRAGMENT_WRADDR_SIGNATURE_MASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_WRADDR_SIGNATURE_GENC_FRAGMENT_WRADDR_SIGNATURE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_WRADDR_SIGNATURE_GENC_FRAGMENT_WRADDR_SIGNATURE_SHIFT \
+	( \
+		0)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_WRADDR_SIGNATURE_GENC_FRAGMENT_WRADDR_SIGNATURE_LENGTH \
+	( \
+		32)
+#define PVDEC_ENTROPY_CR_GENC_FRAGMENT_WRADDR_SIGNATURE_GENC_FRAGMENT_WRADDR_SIGNATURE_DEFAULT \
+	( \
+		0)
+#define \
+PVDEC_ENTROPY_CR_GENC_FRAGMENT_WRADDR_SIGNATURE_GENC_FRAGMENT_WRADDR_SIGNATURE_SIGNED_FIELD \
+	( \
+		0)
+
+#define PVDEC_ENTROPY_CR_GENC_ENGINE_OUTPUT_SIGNATURE_OFFSET            (0x01E0)
+
+/*
+ * PVDEC_ENTROPY, CR_GENC_ENGINE_OUTPUT_SIGNATURE,
+ * GENC_ENGINE_OUTPUT_SIGNATURE
+ */
+#define PVDEC_ENTROPY_CR_GENC_ENGINE_OUTPUT_SIGNATURE_GENC_ENGINE_OUTPUT_SIGNATURE_MASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_ENGINE_OUTPUT_SIGNATURE_GENC_ENGINE_OUTPUT_SIGNATURE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_GENC_ENGINE_OUTPUT_SIGNATURE_GENC_ENGINE_OUTPUT_SIGNATURE_SHIFT \
+	( \
+		0)
+#define PVDEC_ENTROPY_CR_GENC_ENGINE_OUTPUT_SIGNATURE_GENC_ENGINE_OUTPUT_SIGNATURE_LENGTH \
+	( \
+		32)
+#define PVDEC_ENTROPY_CR_GENC_ENGINE_OUTPUT_SIGNATURE_GENC_ENGINE_OUTPUT_SIGNATURE_DEFAULT \
+	( \
+		0)
+#define PVDEC_ENTROPY_CR_GENC_ENGINE_OUTPUT_SIGNATURE_GENC_ENGINE_OUTPUT_SIGNATURE_SIGNED_FIELD (0)
+
+#define PVDEC_ENTROPY_CR_HEVC_PARAMS_SIGNATURE_OFFSET           (0x01E4)
+
+/* PVDEC_ENTROPY, CR_HEVC_PARAMS_SIGNATURE, HEVC_PARAMS_SIGNATURE */
+#define PVDEC_ENTROPY_CR_HEVC_PARAMS_SIGNATURE_HEVC_PARAMS_SIGNATURE_MASK               (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_HEVC_PARAMS_SIGNATURE_HEVC_PARAMS_SIGNATURE_LSBMASK            (0xFFFFFFFF)
+#define PVDEC_ENTROPY_CR_HEVC_PARAMS_SIGNATURE_HEVC_PARAMS_SIGNATURE_SHIFT              (0)
+#define PVDEC_ENTROPY_CR_HEVC_PARAMS_SIGNATURE_HEVC_PARAMS_SIGNATURE_LENGTH             (32)
+#define PVDEC_ENTROPY_CR_HEVC_PARAMS_SIGNATURE_HEVC_PARAMS_SIGNATURE_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_HEVC_PARAMS_SIGNATURE_HEVC_PARAMS_SIGNATURE_SIGNED_FIELD       (0)
+
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_OFFSET          (0x01FC)
+
+/* PVDEC_ENTROPY, CR_SIGNATURE_INIT, HEVC_PARAMS_SIGNATURE_INIT */
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARAMS_SIGNATURE_INIT_MASK         (0x00001000)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARAMS_SIGNATURE_INIT_LSBMASK              (0x00000001)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARAMS_SIGNATURE_INIT_SHIFT                (12)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARAMS_SIGNATURE_INIT_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARAMS_SIGNATURE_INIT_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARAMS_SIGNATURE_INIT_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_SIGNATURE_INIT, HEVC_PARSER_SIGNATURE_INIT */
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARSER_SIGNATURE_INIT_MASK         (0x00000800)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARSER_SIGNATURE_INIT_LSBMASK              (0x00000001)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARSER_SIGNATURE_INIT_SHIFT                (11)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARSER_SIGNATURE_INIT_LENGTH               (1)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARSER_SIGNATURE_INIT_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_HEVC_PARSER_SIGNATURE_INIT_SIGNED_FIELD (0)
+
+/* PVDEC_ENTROPY, CR_SIGNATURE_INIT, ENCAP_SIGNATURE_INIT */
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_ENCAP_SIGNATURE_INIT_MASK               (0x00000400)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_ENCAP_SIGNATURE_INIT_LSBMASK            (0x00000001)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_ENCAP_SIGNATURE_INIT_SHIFT              (10)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_ENCAP_SIGNATURE_INIT_LENGTH             (1)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_ENCAP_SIGNATURE_INIT_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_ENCAP_SIGNATURE_INIT_SIGNED_FIELD       (0)
+
+/* PVDEC_ENTROPY, CR_SIGNATURE_INIT, GENC_ENGINE_OUTPUT_SIGNATURE_INIT */
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_ENGINE_OUTPUT_SIGNATURE_INIT_MASK          (0x00000100)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_ENGINE_OUTPUT_SIGNATURE_INIT_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_ENGINE_OUTPUT_SIGNATURE_INIT_SHIFT         (8)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_ENGINE_OUTPUT_SIGNATURE_INIT_LENGTH                (1)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_ENGINE_OUTPUT_SIGNATURE_INIT_DEFAULT               (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_ENGINE_OUTPUT_SIGNATURE_INIT_SIGNED_FIELD  (0)
+
+/* PVDEC_ENTROPY, CR_SIGNATURE_INIT, GENC_FRAGMENT_WRADDR_SIGNATURE_INIT */
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_WRADDR_SIGNATURE_INIT_MASK \
+	( \
+		0x00000040)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_WRADDR_SIGNATURE_INIT_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_WRADDR_SIGNATURE_INIT_SHIFT               (6)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_WRADDR_SIGNATURE_INIT_LENGTH              (1)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_WRADDR_SIGNATURE_INIT_DEFAULT             (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_WRADDR_SIGNATURE_INIT_SIGNED_FIELD        (0)
+
+/* PVDEC_ENTROPY, CR_SIGNATURE_INIT, GENC_FRAGMENT_READ_SIGNATURE_INIT */
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_READ_SIGNATURE_INIT_MASK          (0x00000020)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_READ_SIGNATURE_INIT_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_READ_SIGNATURE_INIT_SHIFT         (5)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_READ_SIGNATURE_INIT_LENGTH                (1)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_READ_SIGNATURE_INIT_DEFAULT               (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_READ_SIGNATURE_INIT_SIGNED_FIELD  (0)
+
+/* PVDEC_ENTROPY, CR_SIGNATURE_INIT, GENC_FRAGMENT_SIGNATURE_INIT */
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_SIGNATURE_INIT_MASK               (0x00000010)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_SIGNATURE_INIT_LSBMASK            (0x00000001)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_SIGNATURE_INIT_SHIFT              (4)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_SIGNATURE_INIT_LENGTH             (1)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_SIGNATURE_INIT_DEFAULT            (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_FRAGMENT_SIGNATURE_INIT_SIGNED_FIELD       (0)
+
+/* PVDEC_ENTROPY, CR_SIGNATURE_INIT, GENC_BUFFER_SIGNATURE_INIT */
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_BUFFER_SIGNATURE_INIT_MASK         (0x0000000F)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_BUFFER_SIGNATURE_INIT_LSBMASK              (0x0000000F)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_BUFFER_SIGNATURE_INIT_SHIFT                (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_BUFFER_SIGNATURE_INIT_LENGTH               (4)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_BUFFER_SIGNATURE_INIT_DEFAULT              (0)
+#define PVDEC_ENTROPY_CR_SIGNATURE_INIT_GENC_BUFFER_SIGNATURE_INIT_SIGNED_FIELD (0)
+
+#endif /* _IMG_PVDEC_ENTROPY_REGS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_pvdec_pixel_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_pvdec_pixel_regs.h
new file mode 100644
index 000000000000..0f6dbd7abbea
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_pvdec_pixel_regs.h
@@ -0,0 +1,1769 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG PVDEC pixel Registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_PVDEC_PIXEL_REGS_H
+#define _IMG_PVDEC_PIXEL_REGS_H
+
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_OFFSET          (0x0000)
+
+/* PVDEC_PIXEL, CR_PIXEL_SOFT_RESET, CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET */
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_MASK         (0x10000000)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_SHIFT                (28)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_RENDEC_DEC_SOFT_RESET_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_SOFT_RESET, CR_MSVDX_VDMC_VDEB_SOFT_RESET */
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VDMC_VDEB_SOFT_RESET_MASK              (0x00200000)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VDMC_VDEB_SOFT_RESET_LSBMASK           (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VDMC_VDEB_SOFT_RESET_SHIFT             (21)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VDMC_VDEB_SOFT_RESET_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VDMC_VDEB_SOFT_RESET_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VDMC_VDEB_SOFT_RESET_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_SOFT_RESET, CR_MSVDX_VEC_BE_SOFT_RESET */
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_BE_SOFT_RESET_MASK         (0x00100000)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_BE_SOFT_RESET_LSBMASK              (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_BE_SOFT_RESET_SHIFT                (20)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_BE_SOFT_RESET_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_BE_SOFT_RESET_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_BE_SOFT_RESET_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_SOFT_RESET, CR_PVDEC_VEC_SOFT_RESET */
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_PVDEC_VEC_SOFT_RESET_MASK            (0x00040000)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_PVDEC_VEC_SOFT_RESET_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_PVDEC_VEC_SOFT_RESET_SHIFT           (18)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_PVDEC_VEC_SOFT_RESET_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_PVDEC_VEC_SOFT_RESET_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_PVDEC_VEC_SOFT_RESET_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_SOFT_RESET, CR_MSVDX_VEC_FE_SOFT_RESET */
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_FE_SOFT_RESET_MASK         (0x00010000)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_FE_SOFT_RESET_LSBMASK              (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_FE_SOFT_RESET_SHIFT                (16)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_FE_SOFT_RESET_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_FE_SOFT_RESET_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_SOFT_RESET_CR_MSVDX_VEC_FE_SOFT_RESET_SIGNED_FIELD (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_OFFSET           (0x0004)
+
+/* PVDEC_PIXEL, CR_PIXEL_CONTROL_0, CR_DMAC_CH_SEL_FOR_MTX */
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_DMAC_CH_SEL_FOR_MTX_MASK              (0x0000000E)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_DMAC_CH_SEL_FOR_MTX_LSBMASK           (0x00000007)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_DMAC_CH_SEL_FOR_MTX_SHIFT             (1)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_DMAC_CH_SEL_FOR_MTX_LENGTH            (3)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_DMAC_CH_SEL_FOR_MTX_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_DMAC_CH_SEL_FOR_MTX_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CONTROL_0, CR_PROC_DMAC_CH0_SEL */
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_PROC_DMAC_CH0_SEL_MASK                (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_PROC_DMAC_CH0_SEL_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_PROC_DMAC_CH0_SEL_SHIFT               (0)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_PROC_DMAC_CH0_SEL_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_PROC_DMAC_CH0_SEL_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CONTROL_0_CR_PROC_DMAC_CH0_SEL_SIGNED_FIELD        (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_OFFSET            (0x0008)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_RENDEC_SLICE_SKIPPED */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_SLICE_SKIPPED_MASK \
+	( \
+		0x80000000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_SLICE_SKIPPED_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_SLICE_SKIPPED_SHIFT           (31)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_SLICE_SKIPPED_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_SLICE_SKIPPED_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_SLICE_SKIPPED_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_CMD_SPACE_AVAILABLE */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_MASK               (0x40000000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_LSBMASK            (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_SHIFT              (30)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_CMD_SPACE_AVAILABLE_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_BE_WDT_CM0 */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_BE_WDT_CM0_MASK                (0x20000000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_BE_WDT_CM0_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_BE_WDT_CM0_SHIFT               (29)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_BE_WDT_CM0_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_BE_WDT_CM0_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_BE_WDT_CM0_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_VDEB_FAULT_IRQ */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_MASK            (0x00800000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_SHIFT           (23)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FAULT_IRQ_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_PIXEL_DMAC_IRQ */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PIXEL_DMAC_IRQ_MASK            (0x00700000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PIXEL_DMAC_IRQ_LSBMASK         (0x00000007)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PIXEL_DMAC_IRQ_SHIFT           (20)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PIXEL_DMAC_IRQ_LENGTH          (3)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PIXEL_DMAC_IRQ_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PIXEL_DMAC_IRQ_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_VDEB_FLUSH_DONE_IRQ */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_MASK               (0x00080000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_LSBMASK            (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_SHIFT              (19)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_FLUSH_DONE_IRQ_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_VDEB_SLICE_DONE_IRQ */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_MASK               (0x00040000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_LSBMASK            (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_SHIFT              (18)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_SLICE_DONE_IRQ_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_VDEB_PICTURE_DONE_IRQ */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_MASK             (0x00020000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_LSBMASK          (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_SHIFT            (17)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_LENGTH           (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDEB_PICTURE_DONE_IRQ_SIGNED_FIELD     (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_VDMC_IRQ */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDMC_IRQ_MASK          (0x00010000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDMC_IRQ_LSBMASK               (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDMC_IRQ_SHIFT         (16)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDMC_IRQ_LENGTH                (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDMC_IRQ_DEFAULT               (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_VDMC_IRQ_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_FE_WDT_CM1 */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM1_MASK          (0x00002000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM1_LSBMASK               (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM1_SHIFT         (13)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM1_LENGTH                (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM1_DEFAULT               (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM1_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_FE_WDT_CM0 */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM0_MASK          (0x00001000)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM0_LSBMASK               (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM0_SHIFT         (12)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM0_LENGTH                (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM0_DEFAULT               (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_FE_WDT_CM0_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_PVDEC_VEC_MEM_TO_REG_DONE */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_MEM_TO_REG_DONE_MASK         (0x00000400)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_MEM_TO_REG_DONE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_MEM_TO_REG_DONE_SHIFT                (10)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_MEM_TO_REG_DONE_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_MEM_TO_REG_DONE_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_MEM_TO_REG_DONE_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_PVDEC_VEC_END_OF_PICTURE */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_END_OF_PICTURE_MASK          (0x00000200)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_END_OF_PICTURE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_END_OF_PICTURE_SHIFT         (9)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_END_OF_PICTURE_LENGTH                (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_END_OF_PICTURE_DEFAULT               (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_END_OF_PICTURE_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_PVDEC_VEC_GENC_FREE */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_GENC_FREE_MASK               (0x00000100)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_GENC_FREE_LSBMASK            (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_GENC_FREE_SHIFT              (8)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_GENC_FREE_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_GENC_FREE_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_PVDEC_VEC_GENC_FREE_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_RENDEC_END_OF_SLICE */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_END_OF_SLICE_MASK \
+	( \
+		0x00000080)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_END_OF_SLICE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_END_OF_SLICE_SHIFT            (7)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_END_OF_SLICE_LENGTH           (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_END_OF_SLICE_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_END_OF_SLICE_SIGNED_FIELD     (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_RENDEC_MTXBLOCK */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_MTXBLOCK_MASK         (0x00000040)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_MTXBLOCK_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_MTXBLOCK_SHIFT                (6)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_MTXBLOCK_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_MTXBLOCK_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_MTXBLOCK_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_RENDEC_UNDERFLOW */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_UNDERFLOW_MASK \
+	( \
+		0x00000020)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_UNDERFLOW_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_UNDERFLOW_SHIFT               (5)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_UNDERFLOW_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_UNDERFLOW_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_UNDERFLOW_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_RENDEC_OVERFLOW */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_OVERFLOW_MASK         (0x00000010)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_OVERFLOW_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_OVERFLOW_SHIFT                (4)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_OVERFLOW_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_OVERFLOW_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_OVERFLOW_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_RENDEC_ERROR */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_ERROR_MASK            (0x00000008)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_ERROR_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_ERROR_SHIFT           (3)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_ERROR_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_ERROR_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_RENDEC_ERROR_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_ERROR_DETECTED_ENTDEC */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_ENTDEC_MASK \
+	( \
+		0x00000004)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_ENTDEC_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_ENTDEC_SHIFT          (2)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_ENTDEC_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_ENTDEC_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_ENTDEC_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_ERROR_DETECTED_SR */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_SR_MASK \
+	( \
+		0x00000002)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_SR_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_SR_SHIFT              (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_SR_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_SR_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_ERROR_DETECTED_SR_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_STATUS, CR_MSVDX_VEC_END_OF_SLICE */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_END_OF_SLICE_MASK            (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_END_OF_SLICE_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_END_OF_SLICE_SHIFT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_END_OF_SLICE_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_END_OF_SLICE_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_STATUS_CR_MSVDX_VEC_END_OF_SLICE_SIGNED_FIELD    (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_CLEAR_OFFSET             (0x000C)
+
+/* PVDEC_PIXEL, CR_PIXEL_INTERRUPT_CLEAR, CR_PIXEL_IRQ_CLEAR */
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_CLEAR_CR_PIXEL_IRQ_CLEAR_MASK            (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_CLEAR_CR_PIXEL_IRQ_CLEAR_LSBMASK         (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_CLEAR_CR_PIXEL_IRQ_CLEAR_SHIFT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_CLEAR_CR_PIXEL_IRQ_CLEAR_LENGTH          (32)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_CLEAR_CR_PIXEL_IRQ_CLEAR_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_INTERRUPT_CLEAR_CR_PIXEL_IRQ_CLEAR_SIGNED_FIELD    (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_HOST_INTERRUPT_ENABLE_OFFSET               (0x0010)
+
+/* PVDEC_PIXEL, CR_PIXEL_HOST_INTERRUPT_ENABLE, CR_HOST_IRQ_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_MASK              (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LSBMASK           (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SHIFT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_LENGTH            (32)
+#define PVDEC_PIXEL_CR_PIXEL_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_HOST_INTERRUPT_ENABLE_CR_HOST_IRQ_ENABLE_SIGNED_FIELD      (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_PROC1_INTERRUPT_ENABLE_OFFSET              (0x0014)
+
+/* PVDEC_PIXEL, CR_PIXEL_PROC1_INTERRUPT_ENABLE, CR_PROC1_IRQ_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_MASK            (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_LSBMASK         (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_SHIFT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_LENGTH          (32)
+#define PVDEC_PIXEL_CR_PIXEL_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_PROC1_INTERRUPT_ENABLE_CR_PROC1_IRQ_ENABLE_SIGNED_FIELD    (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_PROC2_INTERRUPT_ENABLE_OFFSET              (0x0018)
+
+/* PVDEC_PIXEL, CR_PIXEL_PROC2_INTERRUPT_ENABLE, CR_PROC2_IRQ_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_MASK            (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_LSBMASK         (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_SHIFT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_LENGTH          (32)
+#define PVDEC_PIXEL_CR_PIXEL_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_PROC2_INTERRUPT_ENABLE_CR_PROC2_IRQ_ENABLE_SIGNED_FIELD    (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_OFFSET              (0x0020)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_ACCESS_SHARED_HLP_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_MAN_CLK_ENABLE_MASK \
+	( \
+		0x80000000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_MAN_CLK_ENABLE_SHIFT \
+	( \
+		31)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_MAN_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_MAN_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_MAN_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_ACCESS_SHARED_BM_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_MAN_CLK_ENABLE_MASK \
+	( \
+		0x40000000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_MAN_CLK_ENABLE_SHIFT \
+	( \
+		30)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_MAN_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_MAN_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_MAN_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_SCALE_BE_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_MASK \
+	( \
+		0x20000000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_SHIFT               (29)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_BE_MAN_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_SCALE_FE_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_MASK \
+	( \
+		0x10000000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_SHIFT               (28)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_SCALE_FE_MAN_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_PROCESS_PVDEC_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_MAN_CLK_ENABLE_MASK \
+	( \
+		0x08000000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_MAN_CLK_ENABLE_SHIFT          (27)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_MAN_CLK_ENABLE_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_MAN_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_MAN_CLK_ENABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_PROCESS_MSVDX_2_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_MAN_CLK_ENABLE_MASK \
+	( \
+		0x04000000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_MAN_CLK_ENABLE_SHIFT \
+	( \
+		26)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_MAN_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_MAN_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_MAN_CLK_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_PROCESS_MSVDX_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_MAN_CLK_ENABLE_MASK \
+	( \
+		0x02000000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_MAN_CLK_ENABLE_SHIFT          (25)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_MAN_CLK_ENABLE_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_MAN_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_MAN_CLK_ENABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_ACCESS_PVDEC_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_MAN_CLK_ENABLE_MASK \
+	( \
+		0x01000000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_MAN_CLK_ENABLE_SHIFT           (24)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_MAN_CLK_ENABLE_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_MAN_CLK_ENABLE_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_MAN_CLK_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDEB_ACCESS_MSVDX_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00800000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_MAN_CLK_ENABLE_SHIFT           (23)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_MAN_CLK_ENABLE_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_MAN_CLK_ENABLE_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_MAN_CLK_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDMC4_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC4_MAN_CLK_ENABLE_MASK                (0x00200000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC4_MAN_CLK_ENABLE_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC4_MAN_CLK_ENABLE_SHIFT               (21)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC4_MAN_CLK_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC4_MAN_CLK_ENABLE_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC4_MAN_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDMC3_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC3_MAN_CLK_ENABLE_MASK                (0x00100000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC3_MAN_CLK_ENABLE_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC3_MAN_CLK_ENABLE_SHIFT               (20)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC3_MAN_CLK_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC3_MAN_CLK_ENABLE_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC3_MAN_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDMC2_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC2_MAN_CLK_ENABLE_MASK                (0x00080000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC2_MAN_CLK_ENABLE_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC2_MAN_CLK_ENABLE_SHIFT               (19)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC2_MAN_CLK_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC2_MAN_CLK_ENABLE_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC2_MAN_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_VDMC1_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC1_MAN_CLK_ENABLE_MASK                (0x00040000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC1_MAN_CLK_ENABLE_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC1_MAN_CLK_ENABLE_SHIFT               (18)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC1_MAN_CLK_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC1_MAN_CLK_ENABLE_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_VDMC1_MAN_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_PIXEL_REG_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_REG_MAN_CLK_ENABLE_MASK            (0x00020000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_REG_MAN_CLK_ENABLE_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_REG_MAN_CLK_ENABLE_SHIFT           (17)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_REG_MAN_CLK_ENABLE_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_REG_MAN_CLK_ENABLE_DEFAULT         (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_REG_MAN_CLK_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_PIXEL_DMAC_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_DMAC_MAN_CLK_ENABLE_MASK           (0x00010000)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_DMAC_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_DMAC_MAN_CLK_ENABLE_SHIFT          (16)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_DMAC_MAN_CLK_ENABLE_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_DMAC_MAN_CLK_ENABLE_DEFAULT                (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PIXEL_DMAC_MAN_CLK_ENABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_PVDEC_VEC_REG_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_REG_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000800)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_REG_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_REG_MAN_CLK_ENABLE_SHIFT               (11)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_REG_MAN_CLK_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_REG_MAN_CLK_ENABLE_DEFAULT             (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_REG_MAN_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_PVDEC_VEC_COMMAND_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000400)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_MAN_CLK_ENABLE_SHIFT           (10)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_MAN_CLK_ENABLE_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_MAN_CLK_ENABLE_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_MAN_CLK_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_PVDEC_VEC_RESIDUAL_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000200)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_MAN_CLK_ENABLE_SHIFT          (9)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_MAN_CLK_ENABLE_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_MAN_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_MAN_CLK_ENABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_PVDEC_VEC_GDEC_STRUCT_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000100)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_MAN_CLK_ENABLE_SHIFT \
+	( \
+		8)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_MAN_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_MAN_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_MAN_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_PVDEC_VEC_GDEC_FRGMT_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000080)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_MAN_CLK_ENABLE_SHIFT \
+	( \
+		7)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_MAN_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_MAN_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_MAN_CLK_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_MSVDX_VEC_REGS_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_REGS_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000040)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_REGS_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_REGS_MAN_CLK_ENABLE_SHIFT              (6)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_REGS_MAN_CLK_ENABLE_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_REGS_MAN_CLK_ENABLE_DEFAULT            (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_REGS_MAN_CLK_ENABLE_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_MSVDX_VEC_ITRANS_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000020)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_MAN_CLK_ENABLE_SHIFT            (5)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_MAN_CLK_ENABLE_LENGTH           (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_MAN_CLK_ENABLE_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_MAN_CLK_ENABLE_SIGNED_FIELD     (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_MSVDX_VEC_BE_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_BE_MAN_CLK_ENABLE_MASK         (0x00000010)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_BE_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_BE_MAN_CLK_ENABLE_SHIFT                (4)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_BE_MAN_CLK_ENABLE_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_BE_MAN_CLK_ENABLE_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_BE_MAN_CLK_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_MSVDX_VEC_DEC_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_DEC_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000008)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_DEC_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_DEC_MAN_CLK_ENABLE_SHIFT               (3)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_DEC_MAN_CLK_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_DEC_MAN_CLK_ENABLE_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_DEC_MAN_CLK_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_MSVDX_VEC_FE_GRP2_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000004)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_MAN_CLK_ENABLE_SHIFT           (2)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_MAN_CLK_ENABLE_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_MAN_CLK_ENABLE_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_MAN_CLK_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_MSVDX_VEC_FE_GRP1_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_MAN_CLK_ENABLE_MASK \
+	( \
+		0x00000002)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_MAN_CLK_ENABLE_SHIFT           (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_MAN_CLK_ENABLE_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_MAN_CLK_ENABLE_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_MAN_CLK_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MAN_CLK_ENABLE, CR_MSVDX_VEC_FE_MAN_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_MAN_CLK_ENABLE_MASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_MAN_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_MAN_CLK_ENABLE_SHIFT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_MAN_CLK_ENABLE_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_MAN_CLK_ENABLE_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_MAN_CLK_ENABLE_CR_MSVDX_VEC_FE_MAN_CLK_ENABLE_SIGNED_FIELD (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_OFFSET             (0x0028)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_ACCESS_SHARED_HLP_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x80000000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_AUTO_CLK_ENABLE_SHIFT \
+	( \
+		31)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define \
+PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_HLP_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_ACCESS_SHARED_BM_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x40000000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_AUTO_CLK_ENABLE_SHIFT \
+	( \
+		30)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_SHARED_BM_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x20000000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_SHIFT             (29)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_BE_AUTO_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x10000000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_SHIFT             (28)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_SCALE_FE_AUTO_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_PROCESS_PVDEC_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x08000000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_AUTO_CLK_ENABLE_SHIFT \
+	( \
+		27)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_PVDEC_AUTO_CLK_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_PROCESS_MSVDX_2_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x04000000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_AUTO_CLK_ENABLE_SHIFT \
+	( \
+		26)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_2_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_PROCESS_MSVDX_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x02000000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_AUTO_CLK_ENABLE_SHIFT \
+	( \
+		25)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_PROCESS_MSVDX_AUTO_CLK_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_ACCESS_PVDEC_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x01000000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_AUTO_CLK_ENABLE_SHIFT         (24)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_PVDEC_AUTO_CLK_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDEB_ACCESS_MSVDX_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00800000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_AUTO_CLK_ENABLE_SHIFT         (23)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDEB_ACCESS_MSVDX_AUTO_CLK_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDMC4_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC4_AUTO_CLK_ENABLE_MASK              (0x00200000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC4_AUTO_CLK_ENABLE_LSBMASK           (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC4_AUTO_CLK_ENABLE_SHIFT             (21)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC4_AUTO_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC4_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC4_AUTO_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDMC3_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC3_AUTO_CLK_ENABLE_MASK              (0x00100000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC3_AUTO_CLK_ENABLE_LSBMASK           (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC3_AUTO_CLK_ENABLE_SHIFT             (20)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC3_AUTO_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC3_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC3_AUTO_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDMC2_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC2_AUTO_CLK_ENABLE_MASK              (0x00080000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC2_AUTO_CLK_ENABLE_LSBMASK           (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC2_AUTO_CLK_ENABLE_SHIFT             (19)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC2_AUTO_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC2_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC2_AUTO_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_VDMC1_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC1_AUTO_CLK_ENABLE_MASK              (0x00040000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC1_AUTO_CLK_ENABLE_LSBMASK           (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC1_AUTO_CLK_ENABLE_SHIFT             (18)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC1_AUTO_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC1_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_VDMC1_AUTO_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_PIXEL_REG_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_REG_AUTO_CLK_ENABLE_MASK          (0x00020000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_REG_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_REG_AUTO_CLK_ENABLE_SHIFT         (17)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_REG_AUTO_CLK_ENABLE_LENGTH                (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_REG_AUTO_CLK_ENABLE_DEFAULT               (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_REG_AUTO_CLK_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_PIXEL_DMAC_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_DMAC_AUTO_CLK_ENABLE_MASK         (0x00010000)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_DMAC_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_DMAC_AUTO_CLK_ENABLE_SHIFT                (16)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_DMAC_AUTO_CLK_ENABLE_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_DMAC_AUTO_CLK_ENABLE_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PIXEL_DMAC_AUTO_CLK_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_PVDEC_VEC_REG_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_REG_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000800)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_REG_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_REG_AUTO_CLK_ENABLE_SHIFT             (11)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_REG_AUTO_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_REG_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_REG_AUTO_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_PVDEC_VEC_COMMAND_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000400)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_AUTO_CLK_ENABLE_SHIFT         (10)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_COMMAND_AUTO_CLK_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_PVDEC_VEC_RESIDUAL_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000200)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_AUTO_CLK_ENABLE_SHIFT \
+	( \
+		9)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_RESIDUAL_AUTO_CLK_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_PVDEC_VEC_GDEC_STRUCT_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000100)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_AUTO_CLK_ENABLE_SHIFT \
+	( \
+		8)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_STRUCT_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_PVDEC_VEC_GDEC_FRGMT_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000080)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_AUTO_CLK_ENABLE_SHIFT \
+	( \
+		7)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_PVDEC_VEC_GDEC_FRGMT_AUTO_CLK_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_MSVDX_VEC_REGS_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_REGS_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000040)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_REGS_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_REGS_AUTO_CLK_ENABLE_SHIFT            (6)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_REGS_AUTO_CLK_ENABLE_LENGTH           (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_REGS_AUTO_CLK_ENABLE_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_REGS_AUTO_CLK_ENABLE_SIGNED_FIELD     (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_MSVDX_VEC_ITRANS_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000020)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_AUTO_CLK_ENABLE_SHIFT          (5)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_AUTO_CLK_ENABLE_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_ITRANS_AUTO_CLK_ENABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_MSVDX_VEC_BE_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_BE_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000010)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_BE_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_BE_AUTO_CLK_ENABLE_SHIFT              (4)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_BE_AUTO_CLK_ENABLE_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_BE_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_BE_AUTO_CLK_ENABLE_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_MSVDX_VEC_DEC_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_DEC_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000008)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_DEC_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_DEC_AUTO_CLK_ENABLE_SHIFT             (3)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_DEC_AUTO_CLK_ENABLE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_DEC_AUTO_CLK_ENABLE_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_DEC_AUTO_CLK_ENABLE_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_MSVDX_VEC_FE_GRP2_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000004)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_AUTO_CLK_ENABLE_SHIFT         (2)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP2_AUTO_CLK_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_MSVDX_VEC_FE_GRP1_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000002)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_AUTO_CLK_ENABLE_SHIFT         (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_AUTO_CLK_ENABLE_LENGTH \
+	( \
+		1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_AUTO_CLK_ENABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_GRP1_AUTO_CLK_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_AUTO_CLK_ENABLE, CR_MSVDX_VEC_FE_AUTO_CLK_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_AUTO_CLK_ENABLE_MASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_AUTO_CLK_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_AUTO_CLK_ENABLE_SHIFT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_AUTO_CLK_ENABLE_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_AUTO_CLK_ENABLE_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_AUTO_CLK_ENABLE_CR_MSVDX_VEC_FE_AUTO_CLK_ENABLE_SIGNED_FIELD       (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_OFFSET          (0x0030)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_ACCESS_SHARED_HLP_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_HLP_CLK_STATUS_MASK \
+	( \
+		0x80000000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_HLP_CLK_STATUS_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_HLP_CLK_STATUS_SHIFT              (31)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_HLP_CLK_STATUS_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_HLP_CLK_STATUS_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_HLP_CLK_STATUS_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_ACCESS_SHARED_BM_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_BM_CLK_STATUS_MASK \
+	( \
+		0x40000000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_BM_CLK_STATUS_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_BM_CLK_STATUS_SHIFT               (30)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_BM_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_BM_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_SHARED_BM_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_SCALE_BE_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_BE_CLK_STATUS_MASK                (0x20000000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_BE_CLK_STATUS_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_BE_CLK_STATUS_SHIFT               (29)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_BE_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_BE_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_BE_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_SCALE_FE_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_FE_CLK_STATUS_MASK                (0x10000000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_FE_CLK_STATUS_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_FE_CLK_STATUS_SHIFT               (28)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_FE_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_FE_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_SCALE_FE_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_PROCESS_PVDEC_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_PVDEC_CLK_STATUS_MASK           (0x08000000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_PVDEC_CLK_STATUS_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_PVDEC_CLK_STATUS_SHIFT          (27)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_PVDEC_CLK_STATUS_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_PVDEC_CLK_STATUS_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_PVDEC_CLK_STATUS_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_PROCESS_MSVDX_2_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_2_CLK_STATUS_MASK         (0x04000000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_2_CLK_STATUS_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_2_CLK_STATUS_SHIFT                (26)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_2_CLK_STATUS_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_2_CLK_STATUS_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_2_CLK_STATUS_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_PROCESS_MSVDX_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_CLK_STATUS_MASK           (0x02000000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_CLK_STATUS_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_CLK_STATUS_SHIFT          (25)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_CLK_STATUS_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_CLK_STATUS_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_PROCESS_MSVDX_CLK_STATUS_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_ACCESS_PVDEC_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_PVDEC_CLK_STATUS_MASK            (0x01000000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_PVDEC_CLK_STATUS_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_PVDEC_CLK_STATUS_SHIFT           (24)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_PVDEC_CLK_STATUS_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_PVDEC_CLK_STATUS_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_PVDEC_CLK_STATUS_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDEB_ACCESS_MSVDX_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_MSVDX_CLK_STATUS_MASK            (0x00800000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_MSVDX_CLK_STATUS_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_MSVDX_CLK_STATUS_SHIFT           (23)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_MSVDX_CLK_STATUS_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_MSVDX_CLK_STATUS_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDEB_ACCESS_MSVDX_CLK_STATUS_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDMC4_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC4_CLK_STATUS_MASK                (0x00200000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC4_CLK_STATUS_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC4_CLK_STATUS_SHIFT               (21)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC4_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC4_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC4_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDMC3_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC3_CLK_STATUS_MASK                (0x00100000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC3_CLK_STATUS_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC3_CLK_STATUS_SHIFT               (20)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC3_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC3_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC3_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDMC2_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC2_CLK_STATUS_MASK                (0x00080000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC2_CLK_STATUS_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC2_CLK_STATUS_SHIFT               (19)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC2_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC2_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC2_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_VDMC1_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC1_CLK_STATUS_MASK                (0x00040000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC1_CLK_STATUS_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC1_CLK_STATUS_SHIFT               (18)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC1_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC1_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_VDMC1_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_PIXEL_REG_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_REG_CLK_STATUS_MASK            (0x00020000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_REG_CLK_STATUS_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_REG_CLK_STATUS_SHIFT           (17)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_REG_CLK_STATUS_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_REG_CLK_STATUS_DEFAULT         (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_REG_CLK_STATUS_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_PIXEL_DMAC_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_DMAC_CLK_STATUS_MASK           (0x00010000)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_DMAC_CLK_STATUS_LSBMASK                (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_DMAC_CLK_STATUS_SHIFT          (16)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_DMAC_CLK_STATUS_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_DMAC_CLK_STATUS_DEFAULT                (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PIXEL_DMAC_CLK_STATUS_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_PVDEC_VEC_REG_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_REG_CLK_STATUS_MASK                (0x00000800)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_REG_CLK_STATUS_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_REG_CLK_STATUS_SHIFT               (11)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_REG_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_REG_CLK_STATUS_DEFAULT             (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_REG_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_PVDEC_VEC_COMMAND_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_COMMAND_CLK_STATUS_MASK            (0x00000400)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_COMMAND_CLK_STATUS_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_COMMAND_CLK_STATUS_SHIFT           (10)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_COMMAND_CLK_STATUS_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_COMMAND_CLK_STATUS_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_COMMAND_CLK_STATUS_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_PVDEC_VEC_RESIDUAL_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_RESIDUAL_CLK_STATUS_MASK           (0x00000200)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_RESIDUAL_CLK_STATUS_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_RESIDUAL_CLK_STATUS_SHIFT          (9)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_RESIDUAL_CLK_STATUS_LENGTH         (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_RESIDUAL_CLK_STATUS_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_RESIDUAL_CLK_STATUS_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_PVDEC_VEC_GDEC_STRUCT_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_STRUCT_CLK_STATUS_MASK \
+	( \
+		0x00000100)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_STRUCT_CLK_STATUS_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_STRUCT_CLK_STATUS_SHIFT               (8)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_STRUCT_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_STRUCT_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_STRUCT_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_PVDEC_VEC_GDEC_FRGMT_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_FRGMT_CLK_STATUS_MASK         (0x00000080)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_FRGMT_CLK_STATUS_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_FRGMT_CLK_STATUS_SHIFT                (7)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_FRGMT_CLK_STATUS_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_FRGMT_CLK_STATUS_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_PVDEC_VEC_GDEC_FRGMT_CLK_STATUS_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_MSVDX_VEC_REGS_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_REGS_CLK_STATUS_MASK               (0x00000040)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_REGS_CLK_STATUS_LSBMASK            (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_REGS_CLK_STATUS_SHIFT              (6)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_REGS_CLK_STATUS_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_REGS_CLK_STATUS_DEFAULT            (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_REGS_CLK_STATUS_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_MSVDX_VEC_ITRANS_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_ITRANS_CLK_STATUS_MASK             (0x00000020)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_ITRANS_CLK_STATUS_LSBMASK          (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_ITRANS_CLK_STATUS_SHIFT            (5)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_ITRANS_CLK_STATUS_LENGTH           (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_ITRANS_CLK_STATUS_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_ITRANS_CLK_STATUS_SIGNED_FIELD     (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_MSVDX_VEC_BE_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_BE_CLK_STATUS_MASK         (0x00000010)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_BE_CLK_STATUS_LSBMASK              (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_BE_CLK_STATUS_SHIFT                (4)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_BE_CLK_STATUS_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_BE_CLK_STATUS_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_BE_CLK_STATUS_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_MSVDX_VEC_DEC_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_DEC_CLK_STATUS_MASK                (0x00000008)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_DEC_CLK_STATUS_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_DEC_CLK_STATUS_SHIFT               (3)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_DEC_CLK_STATUS_LENGTH              (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_DEC_CLK_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_DEC_CLK_STATUS_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_MSVDX_VEC_FE_GRP2_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP2_CLK_STATUS_MASK            (0x00000004)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP2_CLK_STATUS_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP2_CLK_STATUS_SHIFT           (2)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP2_CLK_STATUS_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP2_CLK_STATUS_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP2_CLK_STATUS_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_MSVDX_VEC_FE_GRP1_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP1_CLK_STATUS_MASK            (0x00000002)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP1_CLK_STATUS_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP1_CLK_STATUS_SHIFT           (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP1_CLK_STATUS_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP1_CLK_STATUS_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_GRP1_CLK_STATUS_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_CLK_STATUS, CR_MSVDX_VEC_FE_CLK_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_CLK_STATUS_MASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_CLK_STATUS_LSBMASK              (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_CLK_STATUS_SHIFT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_CLK_STATUS_LENGTH               (1)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_CLK_STATUS_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_PIXEL_CLK_STATUS_CR_MSVDX_VEC_FE_CLK_STATUS_SIGNED_FIELD (0)
+
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_OFFSET            (0x0040)
+
+/* PVDEC_PIXEL, CR_MSVDX_VEC_RENDEC_SPACE, CR_MSVDX_VEC_RENDEC_READ_AVAILABLE */
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_READ_AVAILABLE_MASK \
+	( \
+		0x00000010)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_READ_AVAILABLE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_READ_AVAILABLE_SHIFT          (4)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_READ_AVAILABLE_LENGTH         (1)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_READ_AVAILABLE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_READ_AVAILABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_MSVDX_VEC_RENDEC_SPACE, CR_MSVDX_VEC_RENDEC_WRITE_SPACE */
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_WRITE_SPACE_MASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_WRITE_SPACE_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_WRITE_SPACE_SHIFT             (0)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_WRITE_SPACE_LENGTH            (1)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_WRITE_SPACE_DEFAULT           (1)
+#define PVDEC_PIXEL_CR_MSVDX_VEC_RENDEC_SPACE_CR_MSVDX_VEC_RENDEC_WRITE_SPACE_SIGNED_FIELD      (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_INTERRUPT_ENABLE_OFFSET                (0x0050)
+
+/* PVDEC_PIXEL, CR_PIXEL_DMAC_STREAM_INTERRUPT_ENABLE, CR_DMAC_STREAM_INTERRUPT_ENABLE */
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_MASK \
+	( \
+		0x0000000F)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_LSBMASK \
+	( \
+		0x0000000F)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_SHIFT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_LENGTH \
+	( \
+		4)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_DEFAULT \
+	( \
+		1)
+#define \
+PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_INTERRUPT_ENABLE_CR_DMAC_STREAM_INTERRUPT_ENABLE_SIGNED_FIELD \
+	( \
+	  0)
+
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_STATUS_OFFSET          (0x0054)
+
+/* PVDEC_PIXEL, CR_PIXEL_DMAC_STREAM_STATUS, CR_PIXEL_DMAC_STREAM_STATUS */
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_STATUS_CR_PIXEL_DMAC_STREAM_STATUS_MASK \
+	( \
+		0x0000000F)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_STATUS_CR_PIXEL_DMAC_STREAM_STATUS_LSBMASK \
+	( \
+		0x0000000F)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_STATUS_CR_PIXEL_DMAC_STREAM_STATUS_SHIFT               (0)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_STATUS_CR_PIXEL_DMAC_STREAM_STATUS_LENGTH              (4)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_STATUS_CR_PIXEL_DMAC_STREAM_STATUS_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_DMAC_STREAM_STATUS_CR_PIXEL_DMAC_STREAM_STATUS_SIGNED_FIELD        (0)
+
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_OFFSET              (0x0060)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDT_CONTROL, FE_WDT_CNT_CTRL */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CNT_CTRL_MASK                (0x00060000)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CNT_CTRL_LSBMASK             (0x00000003)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CNT_CTRL_SHIFT               (17)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CNT_CTRL_LENGTH              (2)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CNT_CTRL_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CNT_CTRL_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDT_CONTROL, FE_WDT_ENABLE */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ENABLE_MASK          (0x00010000)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ENABLE_LSBMASK               (0x00000001)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ENABLE_SHIFT         (16)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ENABLE_LENGTH                (1)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ENABLE_DEFAULT               (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ENABLE_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDT_CONTROL, FE_WDT_ACTION1 */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION1_MASK         (0x00003000)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION1_LSBMASK              (0x00000003)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION1_SHIFT                (12)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION1_LENGTH               (2)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION1_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION1_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDT_CONTROL, FE_WDT_ACTION0 */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION0_MASK         (0x00000100)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION0_LSBMASK              (0x00000001)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION0_SHIFT                (8)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION0_LENGTH               (1)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION0_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_ACTION0_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDT_CONTROL, FE_WDT_CLEAR_SELECT */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLEAR_SELECT_MASK            (0x00000030)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLEAR_SELECT_LSBMASK         (0x00000003)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLEAR_SELECT_SHIFT           (4)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLEAR_SELECT_LENGTH          (2)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLEAR_SELECT_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLEAR_SELECT_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDT_CONTROL, FE_WDT_CLKDIV_SELECT */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_MASK           (0x00000007)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_LSBMASK                (0x00000007)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_SHIFT          (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_LENGTH         (3)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_CONTROL_FE_WDT_CLKDIV_SELECT_SIGNED_FIELD   (0)
+
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDTIMER_OFFSET          (0x0064)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDTIMER, FE_WDT_COUNTER */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDTIMER_FE_WDT_COUNTER_MASK             (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDTIMER_FE_WDT_COUNTER_LSBMASK          (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDTIMER_FE_WDT_COUNTER_SHIFT            (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDTIMER_FE_WDT_COUNTER_LENGTH           (16)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDTIMER_FE_WDT_COUNTER_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDTIMER_FE_WDT_COUNTER_SIGNED_FIELD     (0)
+
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_OFFSET         (0x0068)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDT_COMPAREMATCH, FE_WDT_CM1 */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM1_MASK                (0xFFFF0000)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM1_LSBMASK             (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM1_SHIFT               (16)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM1_LENGTH              (16)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM1_DEFAULT             (65535)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM1_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_MSVDX_FE_WDT_COMPAREMATCH, FE_WDT_CM0 */
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM0_MASK                (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM0_LSBMASK             (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM0_SHIFT               (0)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM0_LENGTH              (16)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM0_DEFAULT             (65535)
+#define PVDEC_PIXEL_CR_MSVDX_FE_WDT_COMPAREMATCH_FE_WDT_CM0_SIGNED_FIELD        (0)
+
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_OFFSET            (0x0070)
+
+/* PVDEC_PIXEL, CR_BE_WDT_CONTROL, BE_WDT_ENABLE */
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ENABLE_MASK                (0x01000000)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ENABLE_LSBMASK             (0x00000001)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ENABLE_SHIFT               (24)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ENABLE_LENGTH              (1)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ENABLE_DEFAULT             (0)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ENABLE_SIGNED_FIELD        (0)
+
+/* PVDEC_PIXEL, CR_BE_WDT_CONTROL, BE_WDT_CNT_CTRL */
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CNT_CTRL_MASK              (0x001F0000)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CNT_CTRL_LSBMASK           (0x0000001F)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CNT_CTRL_SHIFT             (16)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CNT_CTRL_LENGTH            (5)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CNT_CTRL_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CNT_CTRL_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_BE_WDT_CONTROL, BE_WDT_ACTION0 */
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ACTION0_MASK               (0x00000100)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ACTION0_LSBMASK            (0x00000001)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ACTION0_SHIFT              (8)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ACTION0_LENGTH             (1)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ACTION0_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_ACTION0_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_BE_WDT_CONTROL, BE_WDT_CLEAR_SELECT */
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLEAR_SELECT_MASK          (0x000000F0)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLEAR_SELECT_LSBMASK               (0x0000000F)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLEAR_SELECT_SHIFT         (4)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLEAR_SELECT_LENGTH                (4)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLEAR_SELECT_DEFAULT               (0)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLEAR_SELECT_SIGNED_FIELD  (0)
+
+/* PVDEC_PIXEL, CR_BE_WDT_CONTROL, BE_WDT_CLKDIV_SELECT */
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_MASK         (0x00000007)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_LSBMASK              (0x00000007)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_SHIFT                (0)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_LENGTH               (3)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_BE_WDT_CONTROL_BE_WDT_CLKDIV_SELECT_SIGNED_FIELD (0)
+
+#define PVDEC_PIXEL_CR_BE_WDTIMER_OFFSET                (0x0074)
+
+/* PVDEC_PIXEL, CR_BE_WDTIMER, BE_WDT_COUNTER */
+#define PVDEC_PIXEL_CR_BE_WDTIMER_BE_WDT_COUNTER_MASK           (0x0000FFFF)
+#define PVDEC_PIXEL_CR_BE_WDTIMER_BE_WDT_COUNTER_LSBMASK                (0x0000FFFF)
+#define PVDEC_PIXEL_CR_BE_WDTIMER_BE_WDT_COUNTER_SHIFT          (0)
+#define PVDEC_PIXEL_CR_BE_WDTIMER_BE_WDT_COUNTER_LENGTH         (16)
+#define PVDEC_PIXEL_CR_BE_WDTIMER_BE_WDT_COUNTER_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_BE_WDTIMER_BE_WDT_COUNTER_SIGNED_FIELD   (0)
+
+#define PVDEC_PIXEL_CR_BE_WDT_COMPAREMATCH_OFFSET               (0x0078)
+
+/* PVDEC_PIXEL, CR_BE_WDT_COMPAREMATCH, BE_WDT_CM0 */
+#define PVDEC_PIXEL_CR_BE_WDT_COMPAREMATCH_BE_WDT_CM0_MASK              (0x0000FFFF)
+#define PVDEC_PIXEL_CR_BE_WDT_COMPAREMATCH_BE_WDT_CM0_LSBMASK           (0x0000FFFF)
+#define PVDEC_PIXEL_CR_BE_WDT_COMPAREMATCH_BE_WDT_CM0_SHIFT             (0)
+#define PVDEC_PIXEL_CR_BE_WDT_COMPAREMATCH_BE_WDT_CM0_LENGTH            (16)
+#define PVDEC_PIXEL_CR_BE_WDT_COMPAREMATCH_BE_WDT_CM0_DEFAULT           (65535)
+#define PVDEC_PIXEL_CR_BE_WDT_COMPAREMATCH_BE_WDT_CM0_SIGNED_FIELD      (0)
+
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_SPACE_OFFSET               (0x0080)
+
+/* PVDEC_PIXEL, CR_PVDEC_COMMAND_SPACE, CR_PVDEC_CMD_BUFFER_SPACE */
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_SPACE_CR_PVDEC_CMD_BUFFER_SPACE_MASK               (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_SPACE_CR_PVDEC_CMD_BUFFER_SPACE_LSBMASK            (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_SPACE_CR_PVDEC_CMD_BUFFER_SPACE_SHIFT              (0)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_SPACE_CR_PVDEC_CMD_BUFFER_SPACE_LENGTH             (32)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_SPACE_CR_PVDEC_CMD_BUFFER_SPACE_DEFAULT            (128)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_SPACE_CR_PVDEC_CMD_BUFFER_SPACE_SIGNED_FIELD       (0)
+
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_BUFFER_CTRL_OFFSET         (0x0084)
+
+/* PVDEC_PIXEL, CR_PVDEC_COMMAND_BUFFER_CTRL, CR_PVDEC_CMD_BUFFER_THRESHOLD */
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_BUFFER_CTRL_CR_PVDEC_CMD_BUFFER_THRESHOLD_MASK \
+	( \
+		0x000000FF)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_BUFFER_CTRL_CR_PVDEC_CMD_BUFFER_THRESHOLD_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_BUFFER_CTRL_CR_PVDEC_CMD_BUFFER_THRESHOLD_SHIFT            (0)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_BUFFER_CTRL_CR_PVDEC_CMD_BUFFER_THRESHOLD_LENGTH           (8)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_BUFFER_CTRL_CR_PVDEC_CMD_BUFFER_THRESHOLD_DEFAULT \
+	(128)
+#define PVDEC_PIXEL_CR_PVDEC_COMMAND_BUFFER_CTRL_CR_PVDEC_CMD_BUFFER_THRESHOLD_SIGNED_FIELD     (0)
+
+#define PVDEC_PIXEL_CR_MEM_SECURITY_DMAC_OFFSET         (0x0090)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_DMAC_TRUSTED                (IMG_TRUE)
+
+/* PVDEC_PIXEL, CR_MEM_SECURITY_DMAC, CR_MEM_SECURITY_DMAC_CTRL */
+#define PVDEC_PIXEL_CR_MEM_SECURITY_DMAC_CR_MEM_SECURITY_DMAC_CTRL_MASK         (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_DMAC_CR_MEM_SECURITY_DMAC_CTRL_LSBMASK              (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_DMAC_CR_MEM_SECURITY_DMAC_CTRL_SHIFT                (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_DMAC_CR_MEM_SECURITY_DMAC_CTRL_LENGTH               (16)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_DMAC_CR_MEM_SECURITY_DMAC_CTRL_DEFAULT              (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_DMAC_CR_MEM_SECURITY_DMAC_CTRL_SIGNED_FIELD (0)
+
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_0_OFFSET                (0x0094)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_0_TRUSTED               (IMG_TRUE)
+
+/* PVDEC_PIXEL, CR_MEM_SECURITY_VEC_0, CR_MEM_SECURITY_VEC_CTRL_0 */
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_0_CR_MEM_SECURITY_VEC_CTRL_0_MASK               (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_0_CR_MEM_SECURITY_VEC_CTRL_0_LSBMASK            (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_0_CR_MEM_SECURITY_VEC_CTRL_0_SHIFT              (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_0_CR_MEM_SECURITY_VEC_CTRL_0_LENGTH             (32)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_0_CR_MEM_SECURITY_VEC_CTRL_0_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_0_CR_MEM_SECURITY_VEC_CTRL_0_SIGNED_FIELD       (0)
+
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_1_OFFSET                (0x0098)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_1_TRUSTED               (IMG_TRUE)
+
+/* PVDEC_PIXEL, CR_MEM_SECURITY_VEC_1, CR_MEM_SECURITY_VEC_CTRL_1 */
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_1_CR_MEM_SECURITY_VEC_CTRL_1_MASK               (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_1_CR_MEM_SECURITY_VEC_CTRL_1_LSBMASK            (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_1_CR_MEM_SECURITY_VEC_CTRL_1_SHIFT              (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_1_CR_MEM_SECURITY_VEC_CTRL_1_LENGTH             (32)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_1_CR_MEM_SECURITY_VEC_CTRL_1_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VEC_1_CR_MEM_SECURITY_VEC_CTRL_1_SIGNED_FIELD       (0)
+
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDMC_0_OFFSET               (0x009C)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDMC_0_TRUSTED              (IMG_TRUE)
+
+/* PVDEC_PIXEL, CR_MEM_SECURITY_VDMC_0, CR_MEM_SECURITY_VDMC_CTRL_0 */
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDMC_0_CR_MEM_SECURITY_VDMC_CTRL_0_MASK             (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDMC_0_CR_MEM_SECURITY_VDMC_CTRL_0_LSBMASK          (0x0000FFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDMC_0_CR_MEM_SECURITY_VDMC_CTRL_0_SHIFT            (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDMC_0_CR_MEM_SECURITY_VDMC_CTRL_0_LENGTH           (16)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDMC_0_CR_MEM_SECURITY_VDMC_CTRL_0_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDMC_0_CR_MEM_SECURITY_VDMC_CTRL_0_SIGNED_FIELD     (0)
+
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDEB_0_OFFSET               (0x00A4)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDEB_0_TRUSTED              (IMG_TRUE)
+
+/* PVDEC_PIXEL, CR_MEM_SECURITY_VDEB_0, CR_MEM_SECURITY_VDEB_CTRL_0 */
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDEB_0_CR_MEM_SECURITY_VDEB_CTRL_0_MASK             (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDEB_0_CR_MEM_SECURITY_VDEB_CTRL_0_LSBMASK          (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDEB_0_CR_MEM_SECURITY_VDEB_CTRL_0_SHIFT            (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDEB_0_CR_MEM_SECURITY_VDEB_CTRL_0_LENGTH           (32)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDEB_0_CR_MEM_SECURITY_VDEB_CTRL_0_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_VDEB_0_CR_MEM_SECURITY_VDEB_CTRL_0_SIGNED_FIELD     (0)
+
+#define PVDEC_PIXEL_CR_MEM_SECURITY_SCALE_0_OFFSET              (0x00AC)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_SCALE_0_TRUSTED             (IMG_TRUE)
+
+/* PVDEC_PIXEL, CR_MEM_SECURITY_SCALE_0, CR_MEM_SECURITY_SCALE_CTRL_0 */
+#define PVDEC_PIXEL_CR_MEM_SECURITY_SCALE_0_CR_MEM_SECURITY_SCALE_CTRL_0_MASK           (0x00000001)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_SCALE_0_CR_MEM_SECURITY_SCALE_CTRL_0_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_SCALE_0_CR_MEM_SECURITY_SCALE_CTRL_0_SHIFT          (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_SCALE_0_CR_MEM_SECURITY_SCALE_CTRL_0_LENGTH         (1)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_SCALE_0_CR_MEM_SECURITY_SCALE_CTRL_0_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_MEM_SECURITY_SCALE_0_CR_MEM_SECURITY_SCALE_CTRL_0_SIGNED_FIELD   (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_PIPE_CONFIG_OFFSET         (0x00C0)
+
+/* PVDEC_PIXEL, CR_PIXEL_PIPE_CONFIG, CR_PIXEL_PIPE_CONFIG */
+#define PVDEC_PIXEL_CR_PIXEL_PIPE_CONFIG_CR_PIXEL_PIPE_CONFIG_MASK              (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_PIPE_CONFIG_CR_PIXEL_PIPE_CONFIG_LSBMASK           (0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_PIXEL_PIPE_CONFIG_CR_PIXEL_PIPE_CONFIG_SHIFT             (0)
+#define PVDEC_PIXEL_CR_PIXEL_PIPE_CONFIG_CR_PIXEL_PIPE_CONFIG_LENGTH            (32)
+#define PVDEC_PIXEL_CR_PIXEL_PIPE_CONFIG_CR_PIXEL_PIPE_CONFIG_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_PIPE_CONFIG_CR_PIXEL_PIPE_CONFIG_SIGNED_FIELD      (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_OFFSET         (0x00C4)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_HEVC_64K_STILL_PICTURE_SUPPORTED */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_64K_STILL_PICTURE_SUPPORTED_MASK \
+	( \
+		0x01000000)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_64K_STILL_PICTURE_SUPPORTED_LSBMASK \
+	( \
+		0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_64K_STILL_PICTURE_SUPPORTED_SHIFT              (24)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_64K_STILL_PICTURE_SUPPORTED_LENGTH             (1)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_64K_STILL_PICTURE_SUPPORTED_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_64K_STILL_PICTURE_SUPPORTED_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_PIXEL_PIPE_INDEX */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_PIXEL_PIPE_INDEX_MASK               (0x00070000)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_PIXEL_PIPE_INDEX_LSBMASK            (0x00000007)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_PIXEL_PIPE_INDEX_SHIFT              (16)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_PIXEL_PIPE_INDEX_LENGTH             (3)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_PIXEL_PIPE_INDEX_DEFAULT            (0)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_PIXEL_PIPE_INDEX_SIGNED_FIELD       (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_NUM_STREAMS */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_NUM_STREAMS_MASK            (0x00003000)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_NUM_STREAMS_LSBMASK         (0x00000003)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_NUM_STREAMS_SHIFT           (12)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_NUM_STREAMS_LENGTH          (2)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_NUM_STREAMS_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_NUM_STREAMS_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_SCALING_SUPPORTED */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_SCALING_SUPPORTED_MASK              (0x00000200)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_SCALING_SUPPORTED_LSBMASK           (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_SCALING_SUPPORTED_SHIFT             (9)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_SCALING_SUPPORTED_LENGTH            (1)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_SCALING_SUPPORTED_DEFAULT           (0)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_SCALING_SUPPORTED_SIGNED_FIELD      (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_ROTATION_SUPPORTED */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_ROTATION_SUPPORTED_MASK             (0x00000100)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_ROTATION_SUPPORTED_LSBMASK          (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_ROTATION_SUPPORTED_SHIFT            (8)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_ROTATION_SUPPORTED_LENGTH           (1)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_ROTATION_SUPPORTED_DEFAULT          (0)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_ROTATION_SUPPORTED_SIGNED_FIELD     (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_HEVC_REXT_SUPPORTED */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_REXT_SUPPORTED_MASK            (0x00000080)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_REXT_SUPPORTED_LSBMASK         (0x00000001)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_REXT_SUPPORTED_SHIFT           (7)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_REXT_SUPPORTED_LENGTH          (1)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_REXT_SUPPORTED_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_REXT_SUPPORTED_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_MAX_BIT_DEPTH_MINUS8 */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_MAX_BIT_DEPTH_MINUS8_MASK           (0x00000070)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_MAX_BIT_DEPTH_MINUS8_LSBMASK                (0x00000007)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_MAX_BIT_DEPTH_MINUS8_SHIFT          (4)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_MAX_BIT_DEPTH_MINUS8_LENGTH         (3)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_MAX_BIT_DEPTH_MINUS8_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_MAX_BIT_DEPTH_MINUS8_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_HEVC_MAX_CHROMA_FORMAT */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_MAX_CHROMA_FORMAT_MASK         (0x0000000C)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_MAX_CHROMA_FORMAT_LSBMASK              (0x00000003)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_MAX_CHROMA_FORMAT_SHIFT                (2)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_MAX_CHROMA_FORMAT_LENGTH               (2)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_MAX_CHROMA_FORMAT_DEFAULT              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_HEVC_MAX_CHROMA_FORMAT_SIGNED_FIELD (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MISC_CONFIG, CR_H264_MAX_CHROMA_FORMAT */
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_H264_MAX_CHROMA_FORMAT_MASK         (0x00000003)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_H264_MAX_CHROMA_FORMAT_LSBMASK              (0x00000003)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_H264_MAX_CHROMA_FORMAT_SHIFT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_H264_MAX_CHROMA_FORMAT_LENGTH               (2)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_H264_MAX_CHROMA_FORMAT_DEFAULT              (1)
+#define PVDEC_PIXEL_CR_PIXEL_MISC_CONFIG_CR_H264_MAX_CHROMA_FORMAT_SIGNED_FIELD (0)
+
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_OFFSET          (0x00C8)
+
+/* PVDEC_PIXEL, CR_MAX_FRAME_CONFIG, CR_PVDEC_VER_MSB */
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_VER_MSB_MASK           (0x1F000000)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_VER_MSB_LSBMASK                (0x0000001F)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_VER_MSB_SHIFT          (24)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_VER_MSB_LENGTH         (5)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_VER_MSB_DEFAULT                (15)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_VER_MSB_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_MAX_FRAME_CONFIG, CR_PVDEC_HOR_MSB */
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_HOR_MSB_MASK           (0x001F0000)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_HOR_MSB_LSBMASK                (0x0000001F)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_HOR_MSB_SHIFT          (16)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_HOR_MSB_LENGTH         (5)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_HOR_MSB_DEFAULT                (15)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_PVDEC_HOR_MSB_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_MAX_FRAME_CONFIG, CR_MSVDX_VER_MSB */
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_VER_MSB_MASK           (0x00001F00)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_VER_MSB_LSBMASK                (0x0000001F)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_VER_MSB_SHIFT          (8)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_VER_MSB_LENGTH         (5)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_VER_MSB_DEFAULT                (11)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_VER_MSB_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_MAX_FRAME_CONFIG, CR_MSVDX_HOR_MSB */
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_HOR_MSB_MASK           (0x0000001F)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_HOR_MSB_LSBMASK                (0x0000001F)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_HOR_MSB_SHIFT          (0)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_HOR_MSB_LENGTH         (5)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_HOR_MSB_DEFAULT                (11)
+#define PVDEC_PIXEL_CR_MAX_FRAME_CONFIG_CR_MSVDX_HOR_MSB_SIGNED_FIELD   (0)
+
+#define PVDEC_PIXEL_CR_VDMC_VDEB_COMMAND_SIGNATURE_OFFSET               (0x00E0)
+
+/* PVDEC_PIXEL, CR_VDMC_VDEB_COMMAND_SIGNATURE, CR_VDMC_VDEB_COMMAND_SIGNATURE */
+#define PVDEC_PIXEL_CR_VDMC_VDEB_COMMAND_SIGNATURE_CR_VDMC_VDEB_COMMAND_SIGNATURE_MASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_VDMC_VDEB_COMMAND_SIGNATURE_CR_VDMC_VDEB_COMMAND_SIGNATURE_LSBMASK \
+	( \
+		0xFFFFFFFF)
+#define PVDEC_PIXEL_CR_VDMC_VDEB_COMMAND_SIGNATURE_CR_VDMC_VDEB_COMMAND_SIGNATURE_SHIFT         (0)
+#define PVDEC_PIXEL_CR_VDMC_VDEB_COMMAND_SIGNATURE_CR_VDMC_VDEB_COMMAND_SIGNATURE_LENGTH \
+	( \
+		32)
+#define PVDEC_PIXEL_CR_VDMC_VDEB_COMMAND_SIGNATURE_CR_VDMC_VDEB_COMMAND_SIGNATURE_DEFAULT \
+	( \
+		0)
+#define PVDEC_PIXEL_CR_VDMC_VDEB_COMMAND_SIGNATURE_CR_VDMC_VDEB_COMMAND_SIGNATURE_SIGNED_FIELD  (0)
+
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_OFFSET               (0x00FC)
+
+/* PVDEC_PIXEL, CR_PIXEL_MEMORY_DEBUG2, CR_VDEB_OUTSTANDING_READ_REQS */
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_MASK           (0xFF000000)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_SHIFT          (24)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_LENGTH         (8)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDEB_OUTSTANDING_READ_REQS_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MEMORY_DEBUG2, CR_VDMC_OUTSTANDING_READ_REQS */
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_MASK           (0x00FF0000)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_SHIFT          (16)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_LENGTH         (8)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VDMC_OUTSTANDING_READ_REQS_SIGNED_FIELD   (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MEMORY_DEBUG2, CR_VEC_OUTSTANDING_READ_REQS */
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_MASK            (0x0000FF00)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_LSBMASK         (0x000000FF)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_SHIFT           (8)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_LENGTH          (8)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_DEFAULT         (0)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_VEC_OUTSTANDING_READ_REQS_SIGNED_FIELD    (0)
+
+/* PVDEC_PIXEL, CR_PIXEL_MEMORY_DEBUG2, CR_DMAC_OUTSTANDING_READ_REQS */
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_MASK           (0x000000FF)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_LSBMASK \
+	( \
+		0x000000FF)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_SHIFT          (0)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_LENGTH         (8)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_DEFAULT                (0)
+#define PVDEC_PIXEL_CR_PIXEL_MEMORY_DEBUG2_CR_DMAC_OUTSTANDING_READ_REQS_SIGNED_FIELD   (0)
+
+#endif /* _IMG_PVDEC_PIXEL_REGS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_pvdec_test_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_pvdec_test_regs.h
new file mode 100644
index 000000000000..d70e8253b7fd
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_pvdec_test_regs.h
@@ -0,0 +1,959 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG PVDEC test Registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_PVDEC_TEST_REGS_H
+#define _IMG_PVDEC_TEST_REGS_H
+
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_OFFSET          (0x0000)
+
+/* PVDEC_TEST, TEST_REGISTER_BYPASS, PVDEC_PIN_TEST_REG_BYPASS */
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_PIN_TEST_REG_BYPASS_MASK          (0x00000002)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_PIN_TEST_REG_BYPASS_LSBMASK               (0x00000001)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_PIN_TEST_REG_BYPASS_SHIFT         (1)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_PIN_TEST_REG_BYPASS_LENGTH                (1)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_PIN_TEST_REG_BYPASS_DEFAULT               (0)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_PIN_TEST_REG_BYPASS_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, TEST_REGISTER_BYPASS, PVDEC_TEST_REG_BYPASS */
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_TEST_REG_BYPASS_MASK              (0x00000001)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_TEST_REG_BYPASS_LSBMASK           (0x00000001)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_TEST_REG_BYPASS_SHIFT             (0)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_TEST_REG_BYPASS_LENGTH            (1)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_TEST_REG_BYPASS_DEFAULT           (0)
+#define PVDEC_TEST_TEST_REGISTER_BYPASS_PVDEC_TEST_REG_BYPASS_SIGNED_FIELD      (0)
+
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_OFFSET             (0x0050)
+
+/* PVDEC_TEST, SECURE_MEM_CTRL_0, MEM_PROTECT_ENABLE */
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_PROTECT_ENABLE_MASK            (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_PROTECT_ENABLE_LSBMASK         (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_PROTECT_ENABLE_SHIFT           (0)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_PROTECT_ENABLE_LENGTH          (1)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_PROTECT_ENABLE_DEFAULT         (0)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_PROTECT_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, SECURE_MEM_CTRL_0, MEM_CAPTURE_LAST_ERROR */
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_CAPTURE_LAST_ERROR_MASK                (0x00000002)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_CAPTURE_LAST_ERROR_LSBMASK             (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_CAPTURE_LAST_ERROR_SHIFT               (1)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_CAPTURE_LAST_ERROR_LENGTH              (1)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_CAPTURE_LAST_ERROR_DEFAULT             (0)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_CAPTURE_LAST_ERROR_SIGNED_FIELD        (0)
+
+/* PVDEC_TEST, SECURE_MEM_CTRL_0, MEM_LOCKUP_ENABLE */
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_LOCKUP_ENABLE_MASK             (0x00000010)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_LOCKUP_ENABLE_LSBMASK          (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_LOCKUP_ENABLE_SHIFT            (4)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_LOCKUP_ENABLE_LENGTH           (1)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_LOCKUP_ENABLE_DEFAULT          (0)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_MEM_LOCKUP_ENABLE_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, SECURE_MEM_CTRL_0, SECURE_MEM_BOUNDARY */
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_SECURE_MEM_BOUNDARY_MASK           (0xFFFFF000)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_SECURE_MEM_BOUNDARY_LSBMASK                (0x000FFFFF)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_SECURE_MEM_BOUNDARY_SHIFT          (12)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_SECURE_MEM_BOUNDARY_LENGTH         (20)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_SECURE_MEM_BOUNDARY_DEFAULT                (0)
+#define PVDEC_TEST_SECURE_MEM_CTRL_0_SECURE_MEM_BOUNDARY_SIGNED_FIELD   (0)
+
+#define PVDEC_TEST_SECURE_MEM_CTRL_1_OFFSET             (0x0054)
+
+/* PVDEC_TEST, SECURE_MEM_CTRL_1, SECURE_MEM_CLEAR */
+#define PVDEC_TEST_SECURE_MEM_CTRL_1_SECURE_MEM_CLEAR_MASK              (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_CTRL_1_SECURE_MEM_CLEAR_LSBMASK           (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_CTRL_1_SECURE_MEM_CLEAR_SHIFT             (0)
+#define PVDEC_TEST_SECURE_MEM_CTRL_1_SECURE_MEM_CLEAR_LENGTH            (1)
+#define PVDEC_TEST_SECURE_MEM_CTRL_1_SECURE_MEM_CLEAR_DEFAULT           (0)
+#define PVDEC_TEST_SECURE_MEM_CTRL_1_SECURE_MEM_CLEAR_SIGNED_FIELD      (0)
+
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_OFFSET           (0x0058)
+
+/* PVDEC_TEST, SECURE_MEM_STATUS_0, SECURE_MEM_ERROR */
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_MASK            (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_LSBMASK         (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_SHIFT           (0)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_LENGTH          (1)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_DEFAULT         (0)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, SECURE_MEM_STATUS_0, SECURE_MEM_ERROR_RNW */
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_RNW_MASK                (0x00000010)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_RNW_LSBMASK             (0x00000001)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_RNW_SHIFT               (4)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_RNW_LENGTH              (1)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_RNW_DEFAULT             (0)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_RNW_SIGNED_FIELD        (0)
+
+/* PVDEC_TEST, SECURE_MEM_STATUS_0, SECURE_MEM_ERROR_TAG_ID */
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_TAG_ID_MASK             (0x00FF0000)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_TAG_ID_LSBMASK          (0x000000FF)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_TAG_ID_SHIFT            (16)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_TAG_ID_LENGTH           (8)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_TAG_ID_DEFAULT          (0)
+#define PVDEC_TEST_SECURE_MEM_STATUS_0_SECURE_MEM_ERROR_TAG_ID_SIGNED_FIELD     (0)
+
+#define PVDEC_TEST_SECURE_MEM_STATUS_1_OFFSET           (0x005C)
+
+/* PVDEC_TEST, SECURE_MEM_STATUS_1, SECURE_MEM_ERROR_ADDR */
+#define PVDEC_TEST_SECURE_MEM_STATUS_1_SECURE_MEM_ERROR_ADDR_MASK               (0xFFFFFFFF)
+#define PVDEC_TEST_SECURE_MEM_STATUS_1_SECURE_MEM_ERROR_ADDR_LSBMASK            (0xFFFFFFFF)
+#define PVDEC_TEST_SECURE_MEM_STATUS_1_SECURE_MEM_ERROR_ADDR_SHIFT              (0)
+#define PVDEC_TEST_SECURE_MEM_STATUS_1_SECURE_MEM_ERROR_ADDR_LENGTH             (32)
+#define PVDEC_TEST_SECURE_MEM_STATUS_1_SECURE_MEM_ERROR_ADDR_DEFAULT            (0)
+#define PVDEC_TEST_SECURE_MEM_STATUS_1_SECURE_MEM_ERROR_ADDR_SIGNED_FIELD       (0)
+
+#define PVDEC_TEST_PROT_CONTROL_0_OFFSET                (0x0070)
+
+/* PVDEC_TEST, PROT_CONTROL_0, AXI_AWPROT */
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_AWPROT_MASK               (0x00000007)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_AWPROT_LSBMASK            (0x00000007)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_AWPROT_SHIFT              (0)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_AWPROT_LENGTH             (3)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_AWPROT_DEFAULT            (0)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_AWPROT_SIGNED_FIELD       (0)
+
+/* PVDEC_TEST, PROT_CONTROL_0, AXI_ARPROT */
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_ARPROT_MASK               (0x00000070)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_ARPROT_LSBMASK            (0x00000007)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_ARPROT_SHIFT              (4)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_ARPROT_LENGTH             (3)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_ARPROT_DEFAULT            (0)
+#define PVDEC_TEST_PROT_CONTROL_0_AXI_ARPROT_SIGNED_FIELD       (0)
+
+/* PVDEC_TEST, PROT_CONTROL_0, PVDEC_REG_PROTECTION_DISABLE */
+#define PVDEC_TEST_PROT_CONTROL_0_PVDEC_REG_PROTECTION_DISABLE_MASK             (0x00000100)
+#define PVDEC_TEST_PROT_CONTROL_0_PVDEC_REG_PROTECTION_DISABLE_LSBMASK          (0x00000001)
+#define PVDEC_TEST_PROT_CONTROL_0_PVDEC_REG_PROTECTION_DISABLE_SHIFT            (8)
+#define PVDEC_TEST_PROT_CONTROL_0_PVDEC_REG_PROTECTION_DISABLE_LENGTH           (1)
+#define PVDEC_TEST_PROT_CONTROL_0_PVDEC_REG_PROTECTION_DISABLE_DEFAULT          (0)
+#define PVDEC_TEST_PROT_CONTROL_0_PVDEC_REG_PROTECTION_DISABLE_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, PROT_CONTROL_0, TRUSTED_HOST */
+#define PVDEC_TEST_PROT_CONTROL_0_TRUSTED_HOST_MASK             (0x00000200)
+#define PVDEC_TEST_PROT_CONTROL_0_TRUSTED_HOST_LSBMASK          (0x00000001)
+#define PVDEC_TEST_PROT_CONTROL_0_TRUSTED_HOST_SHIFT            (9)
+#define PVDEC_TEST_PROT_CONTROL_0_TRUSTED_HOST_LENGTH           (1)
+#define PVDEC_TEST_PROT_CONTROL_0_TRUSTED_HOST_DEFAULT          (1)
+#define PVDEC_TEST_PROT_CONTROL_0_TRUSTED_HOST_SIGNED_FIELD     (0)
+
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_OFFSET             (0x0080)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_0, MON_SYS_AD_EN */
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_EN_MASK         (0x80000000)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_EN_LSBMASK              (0x00000001)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_EN_SHIFT                (31)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_EN_LENGTH               (1)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_EN_DEFAULT              (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_EN_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_0, MON_SYS_AD_VAL */
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_VAL_MASK                (0x40000000)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_VAL_LSBMASK             (0x00000001)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_VAL_SHIFT               (30)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_VAL_LENGTH              (1)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_VAL_DEFAULT             (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_AD_VAL_SIGNED_FIELD        (0)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_0, MON_SYS_RDNWR */
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RDNWR_MASK         (0x20000000)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RDNWR_LSBMASK              (0x00000001)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RDNWR_SHIFT                (29)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RDNWR_LENGTH               (1)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RDNWR_DEFAULT              (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RDNWR_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_0, MON_SYS_RD_VAL */
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RD_VAL_MASK                (0x10000000)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RD_VAL_LSBMASK             (0x00000001)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RD_VAL_SHIFT               (28)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RD_VAL_LENGTH              (1)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RD_VAL_DEFAULT             (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_RD_VAL_SIGNED_FIELD        (0)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_0, MON_SYS_ADDR */
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_ADDR_MASK          (0x000FFFFF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_ADDR_LSBMASK               (0x000FFFFF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_ADDR_SHIFT         (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_ADDR_LENGTH                (20)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_ADDR_DEFAULT               (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_0_MON_SYS_ADDR_SIGNED_FIELD  (0)
+
+#define PVDEC_TEST_SYS_BUS_MONITOR_1_OFFSET             (0x0084)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_1, MON_SYS_WDATA */
+#define PVDEC_TEST_SYS_BUS_MONITOR_1_MON_SYS_WDATA_MASK         (0xFFFFFFFF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_1_MON_SYS_WDATA_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_1_MON_SYS_WDATA_SHIFT                (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_1_MON_SYS_WDATA_LENGTH               (32)
+#define PVDEC_TEST_SYS_BUS_MONITOR_1_MON_SYS_WDATA_DEFAULT              (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_1_MON_SYS_WDATA_SIGNED_FIELD (0)
+
+#define PVDEC_TEST_SYS_BUS_MONITOR_2_OFFSET             (0x0088)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_2, MON_SYS_RDATA */
+#define PVDEC_TEST_SYS_BUS_MONITOR_2_MON_SYS_RDATA_MASK         (0xFFFFFFFF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_2_MON_SYS_RDATA_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_2_MON_SYS_RDATA_SHIFT                (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_2_MON_SYS_RDATA_LENGTH               (32)
+#define PVDEC_TEST_SYS_BUS_MONITOR_2_MON_SYS_RDATA_DEFAULT              (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_2_MON_SYS_RDATA_SIGNED_FIELD (0)
+
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_OFFSET             (0x008C)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_3, SYS_OUTSTANDING_READS */
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_READS_MASK         (0x000000FF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_READS_LSBMASK              (0x000000FF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_READS_SHIFT                (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_READS_LENGTH               (8)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_READS_DEFAULT              (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_READS_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, SYS_BUS_MONITOR_3, SYS_OUTSTANDING_PERIOD */
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_PERIOD_MASK                (0xFFFF0000)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_PERIOD_LSBMASK             (0x0000FFFF)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_PERIOD_SHIFT               (16)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_PERIOD_LENGTH              (16)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_PERIOD_DEFAULT             (0)
+#define PVDEC_TEST_SYS_BUS_MONITOR_3_SYS_OUTSTANDING_PERIOD_SIGNED_FIELD        (0)
+
+#define PVDEC_TEST_SYS_BUS_RECORD_0_OFFSET              (0x0090)
+
+/* PVDEC_TEST, SYS_BUS_RECORD_0, SYS_BUS_FIFO_NOTEMPTY */
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_NOTEMPTY_MASK          (0x00000001)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_NOTEMPTY_LSBMASK               (0x00000001)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_NOTEMPTY_SHIFT         (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_NOTEMPTY_LENGTH                (1)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_NOTEMPTY_DEFAULT               (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_NOTEMPTY_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, SYS_BUS_RECORD_0, SYS_BUS_FIFO_FULL */
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_FULL_MASK              (0x00000002)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_FULL_LSBMASK           (0x00000001)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_FULL_SHIFT             (1)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_FULL_LENGTH            (1)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_FULL_DEFAULT           (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_0_SYS_BUS_FIFO_FULL_SIGNED_FIELD      (0)
+
+#define PVDEC_TEST_SYS_BUS_RECORD_1_OFFSET              (0x0094)
+
+/* PVDEC_TEST, SYS_BUS_RECORD_1, SYS_BUS_READ_LATENCY_COUNTER */
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_LATENCY_COUNTER_MASK           (0x3FFFFFFF)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_LATENCY_COUNTER_LSBMASK                (0x3FFFFFFF)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_LATENCY_COUNTER_SHIFT          (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_LATENCY_COUNTER_LENGTH         (30)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_LATENCY_COUNTER_DEFAULT                (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_LATENCY_COUNTER_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, SYS_BUS_RECORD_1, SYS_BUS_READ_OPERATION_OVERFLOW */
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_OPERATION_OVERFLOW_MASK                (0x40000000)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_OPERATION_OVERFLOW_LSBMASK             (0x00000001)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_OPERATION_OVERFLOW_SHIFT               (30)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_OPERATION_OVERFLOW_LENGTH              (1)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_OPERATION_OVERFLOW_DEFAULT             (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_READ_OPERATION_OVERFLOW_SIGNED_FIELD        (0)
+
+/* PVDEC_TEST, SYS_BUS_RECORD_1, SYS_BUS_OPERATION */
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_OPERATION_MASK              (0x80000000)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_OPERATION_LSBMASK           (0x00000001)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_OPERATION_SHIFT             (31)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_OPERATION_LENGTH            (1)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_OPERATION_DEFAULT           (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_1_SYS_BUS_OPERATION_SIGNED_FIELD      (0)
+
+#define PVDEC_TEST_SYS_BUS_RECORD_2_OFFSET              (0x0098)
+
+/* PVDEC_TEST, SYS_BUS_RECORD_2, SYS_BUS_ADDR */
+#define PVDEC_TEST_SYS_BUS_RECORD_2_SYS_BUS_ADDR_MASK           (0xFFFFFFFF)
+#define PVDEC_TEST_SYS_BUS_RECORD_2_SYS_BUS_ADDR_LSBMASK                (0xFFFFFFFF)
+#define PVDEC_TEST_SYS_BUS_RECORD_2_SYS_BUS_ADDR_SHIFT          (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_2_SYS_BUS_ADDR_LENGTH         (32)
+#define PVDEC_TEST_SYS_BUS_RECORD_2_SYS_BUS_ADDR_DEFAULT                (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_2_SYS_BUS_ADDR_SIGNED_FIELD   (0)
+
+#define PVDEC_TEST_SYS_BUS_RECORD_3_OFFSET              (0x009C)
+
+/* PVDEC_TEST, SYS_BUS_RECORD_3, SYS_BUS_DATA */
+#define PVDEC_TEST_SYS_BUS_RECORD_3_SYS_BUS_DATA_MASK           (0xFFFFFFFF)
+#define PVDEC_TEST_SYS_BUS_RECORD_3_SYS_BUS_DATA_LSBMASK                (0xFFFFFFFF)
+#define PVDEC_TEST_SYS_BUS_RECORD_3_SYS_BUS_DATA_SHIFT          (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_3_SYS_BUS_DATA_LENGTH         (32)
+#define PVDEC_TEST_SYS_BUS_RECORD_3_SYS_BUS_DATA_DEFAULT                (0)
+#define PVDEC_TEST_SYS_BUS_RECORD_3_SYS_BUS_DATA_SIGNED_FIELD   (0)
+
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_OFFSET         (0x00A0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_0, BUS4_OUTSTANDING_READ_WORDS */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_READ_WORDS_MASK               (0x0000FFFF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_READ_WORDS_LSBMASK            (0x0000FFFF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_READ_WORDS_SHIFT              (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_READ_WORDS_LENGTH             (16)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_READ_WORDS_DEFAULT            (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_READ_WORDS_SIGNED_FIELD       (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_0, BUS4_OUTSTANDING_WRITE_WORDS */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_WRITE_WORDS_MASK              (0xFFFF0000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_WRITE_WORDS_LSBMASK           (0x0000FFFF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_WRITE_WORDS_SHIFT             (16)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_WRITE_WORDS_LENGTH            (16)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_WRITE_WORDS_DEFAULT           (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_0_BUS4_OUTSTANDING_WRITE_WORDS_SIGNED_FIELD      (0)
+
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_OFFSET         (0x00A4)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_1, BUS4_OUTSTANDING_WRITE_TAGS */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_OUTSTANDING_WRITE_TAGS_MASK               (0x000003FF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_OUTSTANDING_WRITE_TAGS_LSBMASK            (0x000003FF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_OUTSTANDING_WRITE_TAGS_SHIFT              (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_OUTSTANDING_WRITE_TAGS_LENGTH             (10)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_OUTSTANDING_WRITE_TAGS_DEFAULT            (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_OUTSTANDING_WRITE_TAGS_SIGNED_FIELD       (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_1, BUS4_READ_DATA_OVERRUN */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_READ_DATA_OVERRUN_MASK            (0x20000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_READ_DATA_OVERRUN_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_READ_DATA_OVERRUN_SHIFT           (29)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_READ_DATA_OVERRUN_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_READ_DATA_OVERRUN_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_READ_DATA_OVERRUN_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_1, BUS4_WRITE_DATA_OVERRUN */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_DATA_OVERRUN_MASK           (0x40000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_DATA_OVERRUN_LSBMASK                (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_DATA_OVERRUN_SHIFT          (30)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_DATA_OVERRUN_LENGTH         (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_DATA_OVERRUN_DEFAULT                (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_DATA_OVERRUN_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_1, BUS4_WRITE_TAG_OVERRUN */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_TAG_OVERRUN_MASK            (0x80000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_TAG_OVERRUN_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_TAG_OVERRUN_SHIFT           (31)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_TAG_OVERRUN_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_TAG_OVERRUN_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_1_BUS4_WRITE_TAG_OVERRUN_SIGNED_FIELD    (0)
+
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_OFFSET         (0x00A8)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_VALID */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_MASK            (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_SHIFT           (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_ENABLE */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_MASK           (0x00000002)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_LSBMASK                (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_SHIFT          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_LENGTH         (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_DEFAULT                (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_RDNWR */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_RDNWR_MASK            (0x00000004)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_RDNWR_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_RDNWR_SHIFT           (2)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_RDNWR_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_RDNWR_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_RDNWR_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_SECURITY */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_SECURITY_MASK         (0x00000008)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_SECURITY_LSBMASK              (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_SECURITY_SHIFT                (3)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_SECURITY_LENGTH               (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_SECURITY_DEFAULT              (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_SECURITY_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_INT_TAG */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_INT_TAG_MASK          (0x000001F0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_INT_TAG_LSBMASK               (0x0000001F)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_INT_TAG_SHIFT         (4)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_INT_TAG_LENGTH                (5)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_INT_TAG_DEFAULT               (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_INT_TAG_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_PRIORITY */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_PRIORITY_MASK         (0x00000200)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_PRIORITY_LSBMASK              (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_PRIORITY_SHIFT                (9)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_PRIORITY_LENGTH               (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_PRIORITY_DEFAULT              (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_PRIORITY_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_FENCE */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_FENCE_MASK            (0x00000400)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_FENCE_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_FENCE_SHIFT           (10)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_FENCE_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_FENCE_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_FENCE_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_BURST_LENGTH */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_BURST_LENGTH_MASK             (0x0000F000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_BURST_LENGTH_LSBMASK          (0x0000000F)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_BURST_LENGTH_SHIFT            (12)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_BURST_LENGTH_LENGTH           (4)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_BURST_LENGTH_DEFAULT          (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_BURST_LENGTH_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_WDATA_VALID */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_MASK          (0x00010000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_LSBMASK               (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_SHIFT         (16)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_LENGTH                (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_DEFAULT               (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_WDATA_ENABLE */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_MASK         (0x00020000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_LSBMASK              (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_SHIFT                (17)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_LENGTH               (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_DEFAULT              (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_WRESP_VALID */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_MASK          (0x00040000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_LSBMASK               (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_SHIFT         (18)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_LENGTH                (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_DEFAULT               (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_WRESP_ENABLE */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_MASK         (0x00080000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_LSBMASK              (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_SHIFT                (19)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_LENGTH               (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_DEFAULT              (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_RDATA_VALID */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_MASK          (0x00100000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_LSBMASK               (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_SHIFT         (20)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_LENGTH                (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_DEFAULT               (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_RDATA_ENABLE */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_MASK         (0x00200000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_LSBMASK              (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_SHIFT                (21)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_LENGTH               (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_DEFAULT              (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_VALID_STALL */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_STALL_MASK              (0x00400000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_STALL_LSBMASK           (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_STALL_SHIFT             (22)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_STALL_LENGTH            (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_STALL_DEFAULT           (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_STALL_SIGNED_FIELD      (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_ENABLE_STALL */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_STALL_MASK             (0x00800000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_STALL_LSBMASK          (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_STALL_SHIFT            (23)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_STALL_LENGTH           (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_STALL_DEFAULT          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_STALL_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_VALID_CHECK */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_CHECK_MASK              (0x01000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_CHECK_LSBMASK           (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_CHECK_SHIFT             (24)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_CHECK_LENGTH            (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_CHECK_DEFAULT           (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_VALID_CHECK_SIGNED_FIELD      (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_CMD_ENABLE_CHECK */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_CHECK_MASK             (0x02000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_CHECK_LSBMASK          (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_CHECK_SHIFT            (25)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_CHECK_LENGTH           (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_CHECK_DEFAULT          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_CMD_ENABLE_CHECK_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_WDATA_VALID_STALL */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_STALL_MASK            (0x04000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_STALL_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_STALL_SHIFT           (26)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_STALL_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_STALL_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_VALID_STALL_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_WDATA_ENABLE_STALL */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_STALL_MASK           (0x08000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_STALL_LSBMASK                (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_STALL_SHIFT          (27)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_STALL_LENGTH         (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_STALL_DEFAULT                (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WDATA_ENABLE_STALL_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_WRESP_VALID_STALL */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_STALL_MASK            (0x10000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_STALL_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_STALL_SHIFT           (28)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_STALL_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_STALL_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_VALID_STALL_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_WRESP_ENABLE_STALL */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_STALL_MASK           (0x20000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_STALL_LSBMASK                (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_STALL_SHIFT          (29)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_STALL_LENGTH         (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_STALL_DEFAULT                (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_WRESP_ENABLE_STALL_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_RDATA_VALID_STALL */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_STALL_MASK            (0x40000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_STALL_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_STALL_SHIFT           (30)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_STALL_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_STALL_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_VALID_STALL_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_2, BUS4_RDATA_ENABLE_STALL */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_STALL_MASK           (0x80000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_STALL_LSBMASK                (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_STALL_SHIFT          (31)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_STALL_LENGTH         (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_STALL_DEFAULT                (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_2_BUS4_RDATA_ENABLE_STALL_SIGNED_FIELD   (0)
+
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_3_OFFSET         (0x00AC)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_3, BUS4_CMD_ADDR */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_3_BUS4_CMD_ADDR_MASK             (0xFFFFFFFF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_3_BUS4_CMD_ADDR_LSBMASK          (0xFFFFFFFF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_3_BUS4_CMD_ADDR_SHIFT            (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_3_BUS4_CMD_ADDR_LENGTH           (32)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_3_BUS4_CMD_ADDR_DEFAULT          (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_3_BUS4_CMD_ADDR_SIGNED_FIELD     (0)
+
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_OFFSET         (0x00B0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_4, BUS4_CMD_LOCKUP_BURST_LENGTH */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_BURST_LENGTH_MASK              (0x0000000F)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_BURST_LENGTH_LSBMASK           (0x0000000F)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_BURST_LENGTH_SHIFT             (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_BURST_LENGTH_LENGTH            (4)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_BURST_LENGTH_DEFAULT           (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_BURST_LENGTH_SIGNED_FIELD      (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_4, BUS4_CMD_LOCKUP_INT_TAG */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_INT_TAG_MASK           (0x000001F0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_INT_TAG_LSBMASK                (0x0000001F)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_INT_TAG_SHIFT          (4)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_INT_TAG_LENGTH         (5)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_INT_TAG_DEFAULT                (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_INT_TAG_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_4, BUS4_CMD_LOCKUP_RDNWR */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_RDNWR_MASK             (0x00001000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_RDNWR_LSBMASK          (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_RDNWR_SHIFT            (12)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_RDNWR_LENGTH           (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_RDNWR_DEFAULT          (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_LOCKUP_RDNWR_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_4, BUS4_CMD_CHECK_LOCKUP */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_CHECK_LOCKUP_MASK             (0x80000000)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_CHECK_LOCKUP_LSBMASK          (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_CHECK_LOCKUP_SHIFT            (31)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_CHECK_LOCKUP_LENGTH           (1)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_CHECK_LOCKUP_DEFAULT          (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_4_BUS4_CMD_CHECK_LOCKUP_SIGNED_FIELD     (0)
+
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_5_OFFSET         (0x00B4)
+
+/* PVDEC_TEST, MEMORY_BUS4_MONITOR_5, BUS4_CMD_LOCKUP_ADDR */
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_5_BUS4_CMD_LOCKUP_ADDR_MASK              (0xFFFFFFFF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_5_BUS4_CMD_LOCKUP_ADDR_LSBMASK           (0xFFFFFFFF)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_5_BUS4_CMD_LOCKUP_ADDR_SHIFT             (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_5_BUS4_CMD_LOCKUP_ADDR_LENGTH            (32)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_5_BUS4_CMD_LOCKUP_ADDR_DEFAULT           (0)
+#define PVDEC_TEST_MEMORY_BUS4_MONITOR_5_BUS4_CMD_LOCKUP_ADDR_SIGNED_FIELD      (0)
+
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_0_OFFSET         (0x00C0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_0, BUS2_OUTSTANDING_READ_WORDS */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_0_BUS2_OUTSTANDING_READ_WORDS_MASK               (0x0000FFFF)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_0_BUS2_OUTSTANDING_READ_WORDS_LSBMASK            (0x0000FFFF)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_0_BUS2_OUTSTANDING_READ_WORDS_SHIFT              (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_0_BUS2_OUTSTANDING_READ_WORDS_LENGTH             (16)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_0_BUS2_OUTSTANDING_READ_WORDS_DEFAULT            (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_0_BUS2_OUTSTANDING_READ_WORDS_SIGNED_FIELD       (0)
+
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_OFFSET         (0x00C4)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_AD_VAL */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_VAL_MASK               (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_VAL_LSBMASK            (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_VAL_SHIFT              (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_VAL_LENGTH             (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_VAL_DEFAULT            (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_VAL_SIGNED_FIELD       (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_AD_ENABLE */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_ENABLE_MASK            (0x00000002)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_ENABLE_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_ENABLE_SHIFT           (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_ENABLE_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_ENABLE_DEFAULT         (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_AD_ENABLE_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_RDNWR */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RDNWR_MASK                (0x00000004)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RDNWR_LSBMASK             (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RDNWR_SHIFT               (2)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RDNWR_LENGTH              (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RDNWR_DEFAULT             (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RDNWR_SIGNED_FIELD        (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_SECURITY */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_SECURITY_MASK             (0x00000008)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_SECURITY_LSBMASK          (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_SECURITY_SHIFT            (3)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_SECURITY_LENGTH           (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_SECURITY_DEFAULT          (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_SECURITY_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_BURST_LENGTH */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_LENGTH_MASK         (0x000001F0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_LENGTH_LSBMASK              (0x0000001F)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_LENGTH_SHIFT                (4)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_LENGTH_LENGTH               (5)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_LENGTH_DEFAULT              (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_LENGTH_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_BURST_START */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_START_MASK          (0x00000200)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_START_LSBMASK               (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_START_SHIFT         (9)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_START_LENGTH                (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_START_DEFAULT               (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_START_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_BURST_END */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_END_MASK            (0x00000400)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_END_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_END_SHIFT           (10)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_END_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_END_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_BURST_END_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_RD_VAL */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RD_VAL_MASK               (0x00000800)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RD_VAL_LSBMASK            (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RD_VAL_SHIFT              (11)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RD_VAL_LENGTH             (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RD_VAL_DEFAULT            (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_RD_VAL_SIGNED_FIELD       (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_INT_TAG */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_INT_TAG_MASK              (0x0001F000)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_INT_TAG_LSBMASK           (0x0000001F)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_INT_TAG_SHIFT             (12)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_INT_TAG_LENGTH            (5)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_INT_TAG_DEFAULT           (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_INT_TAG_SIGNED_FIELD      (0)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_1, BUS2_READ_DATA_OVERRUN */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_READ_DATA_OVERRUN_MASK            (0x80000000)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_READ_DATA_OVERRUN_LSBMASK         (0x00000001)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_READ_DATA_OVERRUN_SHIFT           (31)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_READ_DATA_OVERRUN_LENGTH          (1)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_READ_DATA_OVERRUN_DEFAULT         (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_1_BUS2_READ_DATA_OVERRUN_SIGNED_FIELD    (0)
+
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_2_OFFSET         (0x00C8)
+
+/* PVDEC_TEST, MEMORY_BUS2_MONITOR_2, BUS2_ADDR */
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_2_BUS2_ADDR_MASK         (0xFFFFFFFF)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_2_BUS2_ADDR_LSBMASK              (0xFFFFFFFF)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_2_BUS2_ADDR_SHIFT                (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_2_BUS2_ADDR_LENGTH               (32)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_2_BUS2_ADDR_DEFAULT              (0)
+#define PVDEC_TEST_MEMORY_BUS2_MONITOR_2_BUS2_ADDR_SIGNED_FIELD (0)
+
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_OFFSET               (0x00E0)
+
+/* PVDEC_TEST, RAND_STL_MEM_CMD_CONFIG, SEED_BURST_MEM_CMD */
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_BURST_MEM_CMD_MASK              (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_BURST_MEM_CMD_LSBMASK           (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_BURST_MEM_CMD_SHIFT             (0)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_BURST_MEM_CMD_LENGTH            (11)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_BURST_MEM_CMD_DEFAULT           (682)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_BURST_MEM_CMD_SIGNED_FIELD      (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_CMD_CONFIG, SEED_GAP_MEM_CMD */
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_GAP_MEM_CMD_MASK                (0x003FF800)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_GAP_MEM_CMD_LSBMASK             (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_GAP_MEM_CMD_SHIFT               (11)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_GAP_MEM_CMD_LENGTH              (11)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_GAP_MEM_CMD_DEFAULT             (1365)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_SEED_GAP_MEM_CMD_SIGNED_FIELD        (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_CMD_CONFIG, MAX_BURST_MEM_CMD */
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_BURST_MEM_CMD_MASK               (0x03C00000)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_BURST_MEM_CMD_LSBMASK            (0x0000000F)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_BURST_MEM_CMD_SHIFT              (22)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_BURST_MEM_CMD_LENGTH             (4)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_BURST_MEM_CMD_DEFAULT            (3)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_BURST_MEM_CMD_SIGNED_FIELD       (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_CMD_CONFIG, MAX_GAP_MEM_CMD */
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_GAP_MEM_CMD_MASK         (0x3C000000)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_GAP_MEM_CMD_LSBMASK              (0x0000000F)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_GAP_MEM_CMD_SHIFT                (26)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_GAP_MEM_CMD_LENGTH               (4)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_GAP_MEM_CMD_DEFAULT              (2)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_MAX_GAP_MEM_CMD_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_CMD_CONFIG, STALL_ENABLE_MEM_CMD */
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_STALL_ENABLE_MEM_CMD_MASK            (0x80000000)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_STALL_ENABLE_MEM_CMD_LSBMASK         (0x00000001)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_STALL_ENABLE_MEM_CMD_SHIFT           (31)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_STALL_ENABLE_MEM_CMD_LENGTH          (1)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_STALL_ENABLE_MEM_CMD_DEFAULT         (1)
+#define PVDEC_TEST_RAND_STL_MEM_CMD_CONFIG_STALL_ENABLE_MEM_CMD_SIGNED_FIELD    (0)
+
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_OFFSET             (0x00E4)
+
+/* PVDEC_TEST, RAND_STL_MEM_WDATA_CONFIG, SEED_BURST_MEM_WDATA */
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_BURST_MEM_WDATA_MASK          (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_BURST_MEM_WDATA_LSBMASK               (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_BURST_MEM_WDATA_SHIFT         (0)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_BURST_MEM_WDATA_LENGTH                (11)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_BURST_MEM_WDATA_DEFAULT               (682)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_BURST_MEM_WDATA_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_WDATA_CONFIG, SEED_GAP_MEM_WDATA */
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_GAP_MEM_WDATA_MASK            (0x003FF800)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_GAP_MEM_WDATA_LSBMASK         (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_GAP_MEM_WDATA_SHIFT           (11)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_GAP_MEM_WDATA_LENGTH          (11)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_GAP_MEM_WDATA_DEFAULT         (1365)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_SEED_GAP_MEM_WDATA_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_WDATA_CONFIG, MAX_BURST_MEM_WDATA */
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_BURST_MEM_WDATA_MASK           (0x03C00000)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_BURST_MEM_WDATA_LSBMASK                (0x0000000F)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_BURST_MEM_WDATA_SHIFT          (22)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_BURST_MEM_WDATA_LENGTH         (4)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_BURST_MEM_WDATA_DEFAULT                (3)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_BURST_MEM_WDATA_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_WDATA_CONFIG, MAX_GAP_MEM_WDATA */
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_GAP_MEM_WDATA_MASK             (0x3C000000)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_GAP_MEM_WDATA_LSBMASK          (0x0000000F)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_GAP_MEM_WDATA_SHIFT            (26)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_GAP_MEM_WDATA_LENGTH           (4)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_GAP_MEM_WDATA_DEFAULT          (2)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_MAX_GAP_MEM_WDATA_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_WDATA_CONFIG, STALL_ENABLE_MEM_WDATA */
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_STALL_ENABLE_MEM_WDATA_MASK                (0x80000000)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_STALL_ENABLE_MEM_WDATA_LSBMASK             (0x00000001)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_STALL_ENABLE_MEM_WDATA_SHIFT               (31)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_STALL_ENABLE_MEM_WDATA_LENGTH              (1)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_STALL_ENABLE_MEM_WDATA_DEFAULT             (1)
+#define PVDEC_TEST_RAND_STL_MEM_WDATA_CONFIG_STALL_ENABLE_MEM_WDATA_SIGNED_FIELD        (0)
+
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_OFFSET             (0x00E8)
+
+/* PVDEC_TEST, RAND_STL_MEM_WRESP_CONFIG, SEED_BURST_MEM_WRESP */
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_BURST_MEM_WRESP_MASK          (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_BURST_MEM_WRESP_LSBMASK               (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_BURST_MEM_WRESP_SHIFT         (0)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_BURST_MEM_WRESP_LENGTH                (11)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_BURST_MEM_WRESP_DEFAULT               (682)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_BURST_MEM_WRESP_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_WRESP_CONFIG, SEED_GAP_MEM_WRESP */
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_GAP_MEM_WRESP_MASK            (0x003FF800)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_GAP_MEM_WRESP_LSBMASK         (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_GAP_MEM_WRESP_SHIFT           (11)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_GAP_MEM_WRESP_LENGTH          (11)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_GAP_MEM_WRESP_DEFAULT         (1365)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_SEED_GAP_MEM_WRESP_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_WRESP_CONFIG, MAX_BURST_MEM_WRESP */
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_BURST_MEM_WRESP_MASK           (0x03C00000)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_BURST_MEM_WRESP_LSBMASK                (0x0000000F)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_BURST_MEM_WRESP_SHIFT          (22)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_BURST_MEM_WRESP_LENGTH         (4)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_BURST_MEM_WRESP_DEFAULT                (3)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_BURST_MEM_WRESP_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_WRESP_CONFIG, MAX_GAP_MEM_WRESP */
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_GAP_MEM_WRESP_MASK             (0x3C000000)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_GAP_MEM_WRESP_LSBMASK          (0x0000000F)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_GAP_MEM_WRESP_SHIFT            (26)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_GAP_MEM_WRESP_LENGTH           (4)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_GAP_MEM_WRESP_DEFAULT          (2)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_MAX_GAP_MEM_WRESP_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_WRESP_CONFIG, STALL_ENABLE_MEM_WRESP */
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_STALL_ENABLE_MEM_WRESP_MASK                (0x80000000)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_STALL_ENABLE_MEM_WRESP_LSBMASK             (0x00000001)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_STALL_ENABLE_MEM_WRESP_SHIFT               (31)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_STALL_ENABLE_MEM_WRESP_LENGTH              (1)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_STALL_ENABLE_MEM_WRESP_DEFAULT             (1)
+#define PVDEC_TEST_RAND_STL_MEM_WRESP_CONFIG_STALL_ENABLE_MEM_WRESP_SIGNED_FIELD        (0)
+
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_OFFSET             (0x00EC)
+
+/* PVDEC_TEST, RAND_STL_MEM_RDATA_CONFIG, SEED_BURST_MEM_RDATA */
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_BURST_MEM_RDATA_MASK          (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_BURST_MEM_RDATA_LSBMASK               (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_BURST_MEM_RDATA_SHIFT         (0)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_BURST_MEM_RDATA_LENGTH                (11)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_BURST_MEM_RDATA_DEFAULT               (682)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_BURST_MEM_RDATA_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_RDATA_CONFIG, SEED_GAP_MEM_RDATA */
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_GAP_MEM_RDATA_MASK            (0x003FF800)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_GAP_MEM_RDATA_LSBMASK         (0x000007FF)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_GAP_MEM_RDATA_SHIFT           (11)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_GAP_MEM_RDATA_LENGTH          (11)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_GAP_MEM_RDATA_DEFAULT         (1365)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_SEED_GAP_MEM_RDATA_SIGNED_FIELD    (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_RDATA_CONFIG, MAX_BURST_MEM_RDATA */
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_BURST_MEM_RDATA_MASK           (0x03C00000)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_BURST_MEM_RDATA_LSBMASK                (0x0000000F)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_BURST_MEM_RDATA_SHIFT          (22)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_BURST_MEM_RDATA_LENGTH         (4)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_BURST_MEM_RDATA_DEFAULT                (3)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_BURST_MEM_RDATA_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_RDATA_CONFIG, MAX_GAP_MEM_RDATA */
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_GAP_MEM_RDATA_MASK             (0x3C000000)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_GAP_MEM_RDATA_LSBMASK          (0x0000000F)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_GAP_MEM_RDATA_SHIFT            (26)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_GAP_MEM_RDATA_LENGTH           (4)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_GAP_MEM_RDATA_DEFAULT          (2)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_MAX_GAP_MEM_RDATA_SIGNED_FIELD     (0)
+
+/* PVDEC_TEST, RAND_STL_MEM_RDATA_CONFIG, STALL_ENABLE_MEM_RDATA */
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_STALL_ENABLE_MEM_RDATA_MASK                (0x80000000)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_STALL_ENABLE_MEM_RDATA_LSBMASK             (0x00000001)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_STALL_ENABLE_MEM_RDATA_SHIFT               (31)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_STALL_ENABLE_MEM_RDATA_LENGTH              (1)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_STALL_ENABLE_MEM_RDATA_DEFAULT             (1)
+#define PVDEC_TEST_RAND_STL_MEM_RDATA_CONFIG_STALL_ENABLE_MEM_RDATA_SIGNED_FIELD        (0)
+
+#define PVDEC_TEST_MEM_READ_LATENCY_OFFSET              (0x00F0)
+
+/* PVDEC_TEST, MEM_READ_LATENCY, READ_RESPONSE_MIN_LATENCY */
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_MIN_LATENCY_MASK              (0x0000FFFF)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_MIN_LATENCY_LSBMASK           (0x0000FFFF)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_MIN_LATENCY_SHIFT             (0)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_MIN_LATENCY_LENGTH            (16)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_MIN_LATENCY_DEFAULT           (0)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_MIN_LATENCY_SIGNED_FIELD      (0)
+
+/* PVDEC_TEST, MEM_READ_LATENCY, READ_RESPONSE_RAND_LATENCY */
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_RAND_LATENCY_MASK             (0xFFFF0000)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_RAND_LATENCY_LSBMASK          (0x0000FFFF)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_RAND_LATENCY_SHIFT            (16)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_RAND_LATENCY_LENGTH           (16)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_RAND_LATENCY_DEFAULT          (512)
+#define PVDEC_TEST_MEM_READ_LATENCY_READ_RESPONSE_RAND_LATENCY_SIGNED_FIELD     (0)
+
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_OFFSET            (0x00F4)
+
+/* PVDEC_TEST, MEM_WRITE_RESPONSE_LATENCY, WRITE_RESPONSE_MIN_LATENCY */
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_MIN_LATENCY_MASK           (0x0000FFFF)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_MIN_LATENCY_LSBMASK \
+	( \
+		0x0000FFFF)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_MIN_LATENCY_SHIFT          (0)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_MIN_LATENCY_LENGTH         (16)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_MIN_LATENCY_DEFAULT                (0)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_MIN_LATENCY_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, MEM_WRITE_RESPONSE_LATENCY, WRITE_RESPONSE_RAND_LATENCY */
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_RAND_LATENCY_MASK          (0xFFFF0000)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_RAND_LATENCY_LSBMASK \
+	( \
+		0x0000FFFF)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_RAND_LATENCY_SHIFT         (16)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_RAND_LATENCY_LENGTH                (16)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_RAND_LATENCY_DEFAULT \
+	(512)
+#define PVDEC_TEST_MEM_WRITE_RESPONSE_LATENCY_WRITE_RESPONSE_RAND_LATENCY_SIGNED_FIELD  (0)
+
+#define PVDEC_TEST_MEM_CTRL_OFFSET              (0x00F8)
+
+/* PVDEC_TEST, MEM_CTRL, READ_OUTSTANDING */
+#define PVDEC_TEST_MEM_CTRL_READ_OUTSTANDING_MASK               (0x000000FF)
+#define PVDEC_TEST_MEM_CTRL_READ_OUTSTANDING_LSBMASK            (0x000000FF)
+#define PVDEC_TEST_MEM_CTRL_READ_OUTSTANDING_SHIFT              (0)
+#define PVDEC_TEST_MEM_CTRL_READ_OUTSTANDING_LENGTH             (8)
+#define PVDEC_TEST_MEM_CTRL_READ_OUTSTANDING_DEFAULT            (32)
+#define PVDEC_TEST_MEM_CTRL_READ_OUTSTANDING_SIGNED_FIELD       (0)
+
+/* PVDEC_TEST, MEM_CTRL, WRITE_RESPONSE_REORDER */
+#define PVDEC_TEST_MEM_CTRL_WRITE_RESPONSE_REORDER_MASK         (0x00000100)
+#define PVDEC_TEST_MEM_CTRL_WRITE_RESPONSE_REORDER_LSBMASK              (0x00000001)
+#define PVDEC_TEST_MEM_CTRL_WRITE_RESPONSE_REORDER_SHIFT                (8)
+#define PVDEC_TEST_MEM_CTRL_WRITE_RESPONSE_REORDER_LENGTH               (1)
+#define PVDEC_TEST_MEM_CTRL_WRITE_RESPONSE_REORDER_DEFAULT              (1)
+#define PVDEC_TEST_MEM_CTRL_WRITE_RESPONSE_REORDER_SIGNED_FIELD (0)
+
+/* PVDEC_TEST, MEM_CTRL, READ_RESPONSE_REORDER */
+#define PVDEC_TEST_MEM_CTRL_READ_RESPONSE_REORDER_MASK          (0x00000200)
+#define PVDEC_TEST_MEM_CTRL_READ_RESPONSE_REORDER_LSBMASK               (0x00000001)
+#define PVDEC_TEST_MEM_CTRL_READ_RESPONSE_REORDER_SHIFT         (9)
+#define PVDEC_TEST_MEM_CTRL_READ_RESPONSE_REORDER_LENGTH                (1)
+#define PVDEC_TEST_MEM_CTRL_READ_RESPONSE_REORDER_DEFAULT               (1)
+#define PVDEC_TEST_MEM_CTRL_READ_RESPONSE_REORDER_SIGNED_FIELD  (0)
+
+/* PVDEC_TEST, MEM_CTRL, ENABLE_SECURITY */
+#define PVDEC_TEST_MEM_CTRL_ENABLE_SECURITY_MASK                (0x00001000)
+#define PVDEC_TEST_MEM_CTRL_ENABLE_SECURITY_LSBMASK             (0x00000001)
+#define PVDEC_TEST_MEM_CTRL_ENABLE_SECURITY_SHIFT               (12)
+#define PVDEC_TEST_MEM_CTRL_ENABLE_SECURITY_LENGTH              (1)
+#define PVDEC_TEST_MEM_CTRL_ENABLE_SECURITY_DEFAULT             (0)
+#define PVDEC_TEST_MEM_CTRL_ENABLE_SECURITY_SIGNED_FIELD        (0)
+
+/* PVDEC_TEST, MEM_CTRL, READ_8TIMES_OUT */
+#define PVDEC_TEST_MEM_CTRL_READ_8TIMES_OUT_MASK                (0x00002000)
+#define PVDEC_TEST_MEM_CTRL_READ_8TIMES_OUT_LSBMASK             (0x00000001)
+#define PVDEC_TEST_MEM_CTRL_READ_8TIMES_OUT_SHIFT               (13)
+#define PVDEC_TEST_MEM_CTRL_READ_8TIMES_OUT_LENGTH              (1)
+#define PVDEC_TEST_MEM_CTRL_READ_8TIMES_OUT_DEFAULT             (1)
+#define PVDEC_TEST_MEM_CTRL_READ_8TIMES_OUT_SIGNED_FIELD        (0)
+
+#define PVDEC_TEST_TEST_STATUS_OFFSET           (0x00FC)
+
+/* PVDEC_TEST, TEST_STATUS, PVDEC_IDLE_STATUS */
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IDLE_STATUS_MASK           (0x00000001)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IDLE_STATUS_LSBMASK                (0x00000001)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IDLE_STATUS_SHIFT          (0)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IDLE_STATUS_LENGTH         (1)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IDLE_STATUS_DEFAULT                (0)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IDLE_STATUS_SIGNED_FIELD   (0)
+
+/* PVDEC_TEST, TEST_STATUS, PVDEC_IRQ_STATUS */
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IRQ_STATUS_MASK            (0x00000010)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IRQ_STATUS_LSBMASK         (0x00000001)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IRQ_STATUS_SHIFT           (4)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IRQ_STATUS_LENGTH          (1)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IRQ_STATUS_DEFAULT         (0)
+#define PVDEC_TEST_TEST_STATUS_PVDEC_IRQ_STATUS_SIGNED_FIELD    (0)
+
+#endif /* _IMG_PVDEC_TEST_REGS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_vdec_fw_msg.h b/drivers/media/platform/vxe-vxd/decoder/img_vdec_fw_msg.h
new file mode 100644
index 000000000000..5e01b3e14e0d
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_vdec_fw_msg.h
@@ -0,0 +1,1830 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG VDEC firmware messages
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_VDEC_FW_MSG_H
+#define _IMG_VDEC_FW_MSG_H
+
+#include <linux/types.h>
+
+#define FW_DEVA_GENMSG_SIZE             (12)
+
+/* FW_DEVA_GENMSG     MSG_ID */
+#define FW_DEVA_GENMSG_MSG_ID_START_BIT         16
+#define FW_DEVA_GENMSG_MSG_ID_END_BIT           31
+#define FW_DEVA_GENMSG_MSG_ID_ALIGNMENT         (2)
+#define FW_DEVA_GENMSG_MSG_ID_TYPE              unsigned short
+#define FW_DEVA_GENMSG_MSG_ID_MASK              (0xFFFF)
+#define FW_DEVA_GENMSG_MSG_ID_LSBMASK           (0xFFFF)
+#define FW_DEVA_GENMSG_MSG_ID_OFFSET            (0x0002)
+#define FW_DEVA_GENMSG_MSG_ID_SHIFT             (0)
+#define FW_DEVA_GENMSG_MSG_ID_SIGNED_FIELD      0
+#define FW_DEVA_GENMSG_MSG_ID_TRUSTED           (0)
+
+/* FW_DEVA_GENMSG     MSG_TYPE */
+#define FW_DEVA_GENMSG_MSG_TYPE_START_BIT               8
+#define FW_DEVA_GENMSG_MSG_TYPE_END_BIT         15
+#define FW_DEVA_GENMSG_MSG_TYPE_ALIGNMENT               (1)
+#define FW_DEVA_GENMSG_MSG_TYPE_TYPE            unsigned char
+#define FW_DEVA_GENMSG_MSG_TYPE_MASK            (0xFF)
+#define FW_DEVA_GENMSG_MSG_TYPE_LSBMASK         (0xFF)
+#define FW_DEVA_GENMSG_MSG_TYPE_OFFSET          (0x0001)
+#define FW_DEVA_GENMSG_MSG_TYPE_SHIFT           (0)
+#define FW_DEVA_GENMSG_MSG_TYPE_SIGNED_FIELD    0
+#define FW_DEVA_GENMSG_MSG_TYPE_TRUSTED         (0)
+
+/* FW_DEVA_GENMSG     NOT_LAST_MSG */
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_START_BIT           7
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_END_BIT             7
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_ALIGNMENT           (1)
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_TYPE                unsigned char
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_MASK                (0x80)
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_LSBMASK             (0x01)
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_OFFSET              (0x0000)
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_SHIFT               (7)
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_SIGNED_FIELD        0
+#define FW_DEVA_GENMSG_NOT_LAST_MSG_TRUSTED             (0)
+
+/* FW_DEVA_GENMSG     MSG_SIZE */
+#define FW_DEVA_GENMSG_MSG_SIZE_START_BIT               0
+#define FW_DEVA_GENMSG_MSG_SIZE_END_BIT         6
+#define FW_DEVA_GENMSG_MSG_SIZE_ALIGNMENT               (1)
+#define FW_DEVA_GENMSG_MSG_SIZE_TYPE            unsigned char
+#define FW_DEVA_GENMSG_MSG_SIZE_MASK            (0x7F)
+#define FW_DEVA_GENMSG_MSG_SIZE_LSBMASK         (0x7F)
+#define FW_DEVA_GENMSG_MSG_SIZE_OFFSET          (0x0000)
+#define FW_DEVA_GENMSG_MSG_SIZE_SHIFT           (0)
+#define FW_DEVA_GENMSG_MSG_SIZE_SIGNED_FIELD    0
+#define FW_DEVA_GENMSG_MSG_SIZE_TRUSTED         (0)
+
+/* FW_DEVA_GENMSG     PTD */
+#define FW_DEVA_GENMSG_PTD_START_BIT            0
+#define FW_DEVA_GENMSG_PTD_END_BIT              31
+#define FW_DEVA_GENMSG_PTD_ALIGNMENT            (4)
+#define FW_DEVA_GENMSG_PTD_TYPE         unsigned int
+#define FW_DEVA_GENMSG_PTD_MASK         (0xFFFFFFFF)
+#define FW_DEVA_GENMSG_PTD_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_GENMSG_PTD_OFFSET               (0x0004)
+#define FW_DEVA_GENMSG_PTD_SHIFT                (0)
+#define FW_DEVA_GENMSG_PTD_SIGNED_FIELD 0
+#define FW_DEVA_GENMSG_PTD_TRUSTED              (0)
+
+/* FW_DEVA_GENMSG     TRANS_ID */
+#define FW_DEVA_GENMSG_TRANS_ID_START_BIT               0
+#define FW_DEVA_GENMSG_TRANS_ID_END_BIT         31
+#define FW_DEVA_GENMSG_TRANS_ID_ALIGNMENT               (4)
+#define FW_DEVA_GENMSG_TRANS_ID_TYPE            unsigned int
+#define FW_DEVA_GENMSG_TRANS_ID_MASK            (0xFFFFFFFF)
+#define FW_DEVA_GENMSG_TRANS_ID_LSBMASK         (0xFFFFFFFF)
+#define FW_DEVA_GENMSG_TRANS_ID_OFFSET          (0x0008)
+#define FW_DEVA_GENMSG_TRANS_ID_SHIFT           (0)
+#define FW_DEVA_GENMSG_TRANS_ID_SIGNED_FIELD    0
+#define FW_DEVA_GENMSG_TRANS_ID_TRUSTED         (0)
+
+#define FW_DEVA_DECODE_SIZE             (52)
+
+/* FW_DEVA_DECODE     MSG_ID */
+#define FW_DEVA_DECODE_MSG_ID_START_BIT         16
+#define FW_DEVA_DECODE_MSG_ID_END_BIT           31
+#define FW_DEVA_DECODE_MSG_ID_ALIGNMENT         (2)
+#define FW_DEVA_DECODE_MSG_ID_TYPE              unsigned short
+#define FW_DEVA_DECODE_MSG_ID_MASK              (0xFFFF)
+#define FW_DEVA_DECODE_MSG_ID_LSBMASK           (0xFFFF)
+#define FW_DEVA_DECODE_MSG_ID_OFFSET            (0x0002)
+#define FW_DEVA_DECODE_MSG_ID_SHIFT             (0)
+#define FW_DEVA_DECODE_MSG_ID_SIGNED_FIELD      0
+#define FW_DEVA_DECODE_MSG_ID_TRUSTED           (0)
+
+/* FW_DEVA_DECODE     MSG_TYPE */
+#define FW_DEVA_DECODE_MSG_TYPE_START_BIT               8
+#define FW_DEVA_DECODE_MSG_TYPE_END_BIT         15
+#define FW_DEVA_DECODE_MSG_TYPE_ALIGNMENT               (1)
+#define FW_DEVA_DECODE_MSG_TYPE_TYPE            unsigned char
+#define FW_DEVA_DECODE_MSG_TYPE_MASK            (0xFF)
+#define FW_DEVA_DECODE_MSG_TYPE_LSBMASK         (0xFF)
+#define FW_DEVA_DECODE_MSG_TYPE_OFFSET          (0x0001)
+#define FW_DEVA_DECODE_MSG_TYPE_SHIFT           (0)
+#define FW_DEVA_DECODE_MSG_TYPE_SIGNED_FIELD    0
+#define FW_DEVA_DECODE_MSG_TYPE_TRUSTED         (0)
+
+/* FW_DEVA_DECODE     BATCH_START */
+#define FW_DEVA_DECODE_BATCH_START_START_BIT            7
+#define FW_DEVA_DECODE_BATCH_START_END_BIT              7
+#define FW_DEVA_DECODE_BATCH_START_ALIGNMENT            (1)
+#define FW_DEVA_DECODE_BATCH_START_TYPE         unsigned char
+#define FW_DEVA_DECODE_BATCH_START_MASK         (0x80)
+#define FW_DEVA_DECODE_BATCH_START_LSBMASK              (0x01)
+#define FW_DEVA_DECODE_BATCH_START_OFFSET               (0x0000)
+#define FW_DEVA_DECODE_BATCH_START_SHIFT                (7)
+#define FW_DEVA_DECODE_BATCH_START_SIGNED_FIELD 0
+#define FW_DEVA_DECODE_BATCH_START_TRUSTED              (0)
+
+/* FW_DEVA_DECODE     MSG_SIZE */
+#define FW_DEVA_DECODE_MSG_SIZE_START_BIT               0
+#define FW_DEVA_DECODE_MSG_SIZE_END_BIT         6
+#define FW_DEVA_DECODE_MSG_SIZE_ALIGNMENT               (1)
+#define FW_DEVA_DECODE_MSG_SIZE_TYPE            unsigned char
+#define FW_DEVA_DECODE_MSG_SIZE_MASK            (0x7F)
+#define FW_DEVA_DECODE_MSG_SIZE_LSBMASK         (0x7F)
+#define FW_DEVA_DECODE_MSG_SIZE_OFFSET          (0x0000)
+#define FW_DEVA_DECODE_MSG_SIZE_SHIFT           (0)
+#define FW_DEVA_DECODE_MSG_SIZE_SIGNED_FIELD    0
+#define FW_DEVA_DECODE_MSG_SIZE_TRUSTED         (0)
+
+/* FW_DEVA_DECODE     PTD */
+#define FW_DEVA_DECODE_PTD_START_BIT            0
+#define FW_DEVA_DECODE_PTD_END_BIT              31
+#define FW_DEVA_DECODE_PTD_ALIGNMENT            (4)
+#define FW_DEVA_DECODE_PTD_TYPE         unsigned int
+#define FW_DEVA_DECODE_PTD_MASK         (0xFFFFFFFF)
+#define FW_DEVA_DECODE_PTD_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_DECODE_PTD_OFFSET               (0x0004)
+#define FW_DEVA_DECODE_PTD_SHIFT                (0)
+#define FW_DEVA_DECODE_PTD_SIGNED_FIELD 0
+#define FW_DEVA_DECODE_PTD_TRUSTED              (0)
+
+/* FW_DEVA_DECODE     TRANS_ID */
+#define FW_DEVA_DECODE_TRANS_ID_START_BIT               0
+#define FW_DEVA_DECODE_TRANS_ID_END_BIT         31
+#define FW_DEVA_DECODE_TRANS_ID_ALIGNMENT               (4)
+#define FW_DEVA_DECODE_TRANS_ID_TYPE            unsigned int
+#define FW_DEVA_DECODE_TRANS_ID_MASK            (0xFFFFFFFF)
+#define FW_DEVA_DECODE_TRANS_ID_LSBMASK         (0xFFFFFFFF)
+#define FW_DEVA_DECODE_TRANS_ID_OFFSET          (0x0008)
+#define FW_DEVA_DECODE_TRANS_ID_SHIFT           (0)
+#define FW_DEVA_DECODE_TRANS_ID_SIGNED_FIELD    0
+#define FW_DEVA_DECODE_TRANS_ID_TRUSTED         (0)
+
+/* FW_DEVA_DECODE     FLAGS */
+#define FW_DEVA_DECODE_FLAGS_START_BIT          0
+#define FW_DEVA_DECODE_FLAGS_END_BIT            15
+#define FW_DEVA_DECODE_FLAGS_ALIGNMENT          (2)
+#define FW_DEVA_DECODE_FLAGS_TYPE               unsigned short
+#define FW_DEVA_DECODE_FLAGS_MASK               (0xFFFF)
+#define FW_DEVA_DECODE_FLAGS_LSBMASK            (0xFFFF)
+#define FW_DEVA_DECODE_FLAGS_OFFSET             (0x000C)
+#define FW_DEVA_DECODE_FLAGS_SHIFT              (0)
+#define FW_DEVA_DECODE_FLAGS_SIGNED_FIELD       0
+#define FW_DEVA_DECODE_FLAGS_TRUSTED            (0)
+
+/* FW_DEVA_DECODE     BUFFER_SIZE */
+#define FW_DEVA_DECODE_BUFFER_SIZE_START_BIT            16
+#define FW_DEVA_DECODE_BUFFER_SIZE_END_BIT              31
+#define FW_DEVA_DECODE_BUFFER_SIZE_ALIGNMENT            (2)
+#define FW_DEVA_DECODE_BUFFER_SIZE_TYPE         unsigned short
+#define FW_DEVA_DECODE_BUFFER_SIZE_MASK         (0xFFFF)
+#define FW_DEVA_DECODE_BUFFER_SIZE_LSBMASK              (0xFFFF)
+#define FW_DEVA_DECODE_BUFFER_SIZE_OFFSET               (0x000E)
+#define FW_DEVA_DECODE_BUFFER_SIZE_SHIFT                (0)
+#define FW_DEVA_DECODE_BUFFER_SIZE_SIGNED_FIELD 0
+#define FW_DEVA_DECODE_BUFFER_SIZE_TRUSTED              (0)
+
+/* FW_DEVA_DECODE     CTRL_ALLOC_ADDR */
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_START_BIT                0
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_END_BIT          31
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_ALIGNMENT                (4)
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_TYPE             unsigned int
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_MASK             (0xFFFFFFFF)
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_LSBMASK          (0xFFFFFFFF)
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_OFFSET           (0x0010)
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_SHIFT            (0)
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_SIGNED_FIELD     0
+#define FW_DEVA_DECODE_CTRL_ALLOC_ADDR_TRUSTED          (0)
+
+/* FW_DEVA_DECODE     MMU_STRPTD_BUF_ADDR */
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_START_BIT            0
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_END_BIT              31
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_ALIGNMENT            (4)
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_TYPE         unsigned int
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_MASK         (0xFFFFFFFF)
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_OFFSET               (0x0014)
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_SHIFT                (0)
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_SIGNED_FIELD 0
+#define FW_DEVA_DECODE_MMU_STRPTD_BUF_ADDR_TRUSTED              (0)
+
+/* FW_DEVA_DECODE     OPERATING_MODE */
+#define FW_DEVA_DECODE_OPERATING_MODE_START_BIT         0
+#define FW_DEVA_DECODE_OPERATING_MODE_END_BIT           31
+#define FW_DEVA_DECODE_OPERATING_MODE_ALIGNMENT         (4)
+#define FW_DEVA_DECODE_OPERATING_MODE_TYPE              unsigned int
+#define FW_DEVA_DECODE_OPERATING_MODE_MASK              (0xFFFFFFFF)
+#define FW_DEVA_DECODE_OPERATING_MODE_LSBMASK           (0xFFFFFFFF)
+#define FW_DEVA_DECODE_OPERATING_MODE_OFFSET            (0x0018)
+#define FW_DEVA_DECODE_OPERATING_MODE_SHIFT             (0)
+#define FW_DEVA_DECODE_OPERATING_MODE_SIGNED_FIELD      0
+#define FW_DEVA_DECODE_OPERATING_MODE_TRUSTED           (0)
+
+/* FW_DEVA_DECODE     STREAMID */
+#define FW_DEVA_DECODE_STREAMID_START_BIT               24
+#define FW_DEVA_DECODE_STREAMID_END_BIT         31
+#define FW_DEVA_DECODE_STREAMID_ALIGNMENT               (1)
+#define FW_DEVA_DECODE_STREAMID_TYPE            unsigned char
+#define FW_DEVA_DECODE_STREAMID_MASK            (0xFF)
+#define FW_DEVA_DECODE_STREAMID_LSBMASK         (0xFF)
+#define FW_DEVA_DECODE_STREAMID_OFFSET          (0x001F)
+#define FW_DEVA_DECODE_STREAMID_SHIFT           (0)
+#define FW_DEVA_DECODE_STREAMID_SIGNED_FIELD    0
+#define FW_DEVA_DECODE_STREAMID_TRUSTED         (0)
+
+/* FW_DEVA_DECODE     VDEC_FLAGS */
+#define FW_DEVA_DECODE_VDEC_FLAGS_START_BIT             16
+#define FW_DEVA_DECODE_VDEC_FLAGS_END_BIT               23
+#define FW_DEVA_DECODE_VDEC_FLAGS_ALIGNMENT             (1)
+#define FW_DEVA_DECODE_VDEC_FLAGS_TYPE          unsigned char
+#define FW_DEVA_DECODE_VDEC_FLAGS_MASK          (0xFF)
+#define FW_DEVA_DECODE_VDEC_FLAGS_LSBMASK               (0xFF)
+#define FW_DEVA_DECODE_VDEC_FLAGS_OFFSET                (0x001E)
+#define FW_DEVA_DECODE_VDEC_FLAGS_SHIFT         (0)
+#define FW_DEVA_DECODE_VDEC_FLAGS_SIGNED_FIELD  0
+#define FW_DEVA_DECODE_VDEC_FLAGS_TRUSTED               (0)
+
+/* FW_DEVA_DECODE     PIPE */
+#define FW_DEVA_DECODE_PIPE_START_BIT           12
+#define FW_DEVA_DECODE_PIPE_END_BIT             15
+#define FW_DEVA_DECODE_PIPE_ALIGNMENT           (1)
+#define FW_DEVA_DECODE_PIPE_TYPE                unsigned char
+#define FW_DEVA_DECODE_PIPE_MASK                (0xF0)
+#define FW_DEVA_DECODE_PIPE_LSBMASK             (0x0F)
+#define FW_DEVA_DECODE_PIPE_OFFSET              (0x001D)
+#define FW_DEVA_DECODE_PIPE_SHIFT               (4)
+#define FW_DEVA_DECODE_PIPE_SIGNED_FIELD        0
+#define FW_DEVA_DECODE_PIPE_TRUSTED             (0)
+
+/* FW_DEVA_DECODE     EXT_STATE_BUFFER */
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_START_BIT               0
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_END_BIT         31
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_ALIGNMENT               (4)
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_TYPE            unsigned int
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_MASK            (0xFFFFFFFF)
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_LSBMASK         (0xFFFFFFFF)
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_OFFSET          (0x0020)
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_SHIFT           (0)
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_SIGNED_FIELD    0
+#define FW_DEVA_DECODE_EXT_STATE_BUFFER_TRUSTED         (0)
+
+/* FW_DEVA_DECODE     TILE_CFG */
+#define FW_DEVA_DECODE_TILE_CFG_START_BIT               0
+#define FW_DEVA_DECODE_TILE_CFG_END_BIT         31
+#define FW_DEVA_DECODE_TILE_CFG_ALIGNMENT               (4)
+#define FW_DEVA_DECODE_TILE_CFG_TYPE            unsigned int
+#define FW_DEVA_DECODE_TILE_CFG_MASK            (0xFFFFFFFF)
+#define FW_DEVA_DECODE_TILE_CFG_LSBMASK         (0xFFFFFFFF)
+#define FW_DEVA_DECODE_TILE_CFG_OFFSET          (0x0024)
+#define FW_DEVA_DECODE_TILE_CFG_SHIFT           (0)
+#define FW_DEVA_DECODE_TILE_CFG_SIGNED_FIELD    0
+#define FW_DEVA_DECODE_TILE_CFG_TRUSTED         (0)
+
+/* FW_DEVA_DECODE     GENC_ID */
+#define FW_DEVA_DECODE_GENC_ID_START_BIT                0
+#define FW_DEVA_DECODE_GENC_ID_END_BIT          31
+#define FW_DEVA_DECODE_GENC_ID_ALIGNMENT                (4)
+#define FW_DEVA_DECODE_GENC_ID_TYPE             unsigned int
+#define FW_DEVA_DECODE_GENC_ID_MASK             (0xFFFFFFFF)
+#define FW_DEVA_DECODE_GENC_ID_LSBMASK          (0xFFFFFFFF)
+#define FW_DEVA_DECODE_GENC_ID_OFFSET           (0x0028)
+#define FW_DEVA_DECODE_GENC_ID_SHIFT            (0)
+#define FW_DEVA_DECODE_GENC_ID_SIGNED_FIELD     0
+#define FW_DEVA_DECODE_GENC_ID_TRUSTED          (0)
+
+/* FW_DEVA_DECODE     RESERVED */
+#define FW_DEVA_DECODE_RESERVED_START_BIT               8
+#define FW_DEVA_DECODE_RESERVED_END_BIT         31
+#define FW_DEVA_DECODE_RESERVED_ALIGNMENT               (4)
+#define FW_DEVA_DECODE_RESERVED_TYPE            unsigned int
+#define FW_DEVA_DECODE_RESERVED_MASK            (0xFFFFFF00)
+#define FW_DEVA_DECODE_RESERVED_LSBMASK         (0x00FFFFFF)
+#define FW_DEVA_DECODE_RESERVED_OFFSET          (0x002C)
+#define FW_DEVA_DECODE_RESERVED_SHIFT           (8)
+#define FW_DEVA_DECODE_RESERVED_SIGNED_FIELD    0
+#define FW_DEVA_DECODE_RESERVED_TRUSTED         (0)
+
+/* FW_DEVA_DECODE     PIPE_SELECT */
+#define FW_DEVA_DECODE_PIPE_SELECT_START_BIT            0
+#define FW_DEVA_DECODE_PIPE_SELECT_END_BIT              7
+#define FW_DEVA_DECODE_PIPE_SELECT_ALIGNMENT            (1)
+#define FW_DEVA_DECODE_PIPE_SELECT_TYPE         unsigned char
+#define FW_DEVA_DECODE_PIPE_SELECT_MASK         (0xFF)
+#define FW_DEVA_DECODE_PIPE_SELECT_LSBMASK              (0xFF)
+#define FW_DEVA_DECODE_PIPE_SELECT_OFFSET               (0x002C)
+#define FW_DEVA_DECODE_PIPE_SELECT_SHIFT                (0)
+#define FW_DEVA_DECODE_PIPE_SELECT_SIGNED_FIELD 0
+#define FW_DEVA_DECODE_PIPE_SELECT_TRUSTED              (0)
+
+/* FW_DEVA_DECODE     MB_LOAD */
+#define FW_DEVA_DECODE_MB_LOAD_START_BIT                0
+#define FW_DEVA_DECODE_MB_LOAD_END_BIT          31
+#define FW_DEVA_DECODE_MB_LOAD_ALIGNMENT                (4)
+#define FW_DEVA_DECODE_MB_LOAD_TYPE             unsigned int
+#define FW_DEVA_DECODE_MB_LOAD_MASK             (0xFFFFFFFF)
+#define FW_DEVA_DECODE_MB_LOAD_LSBMASK          (0xFFFFFFFF)
+#define FW_DEVA_DECODE_MB_LOAD_OFFSET           (0x0030)
+#define FW_DEVA_DECODE_MB_LOAD_SHIFT            (0)
+#define FW_DEVA_DECODE_MB_LOAD_SIGNED_FIELD     0
+#define FW_DEVA_DECODE_MB_LOAD_TRUSTED          (0)
+
+#define FW_DEVA_DECODE_FRAGMENT_SIZE            (16)
+
+/* FW_DEVA_DECODE_FRAGMENT     MSG_ID */
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_START_BIT                16
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_END_BIT          31
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_ALIGNMENT                (2)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_TYPE             unsigned short
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_MASK             (0xFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_LSBMASK          (0xFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_OFFSET           (0x0002)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_SHIFT            (0)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_SIGNED_FIELD     0
+#define FW_DEVA_DECODE_FRAGMENT_MSG_ID_TRUSTED          (0)
+
+/* FW_DEVA_DECODE_FRAGMENT     MSG_TYPE */
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_START_BIT              8
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_END_BIT                15
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_ALIGNMENT              (1)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_TYPE           unsigned char
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_MASK           (0xFF)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_LSBMASK                (0xFF)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_OFFSET         (0x0001)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_SHIFT          (0)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_SIGNED_FIELD   0
+#define FW_DEVA_DECODE_FRAGMENT_MSG_TYPE_TRUSTED                (0)
+
+/* FW_DEVA_DECODE_FRAGMENT     BATCH_START */
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_START_BIT           7
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_END_BIT             7
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_ALIGNMENT           (1)
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_TYPE                unsigned char
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_MASK                (0x80)
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_LSBMASK             (0x01)
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_OFFSET              (0x0000)
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_SHIFT               (7)
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_SIGNED_FIELD        0
+#define FW_DEVA_DECODE_FRAGMENT_BATCH_START_TRUSTED             (0)
+
+/* FW_DEVA_DECODE_FRAGMENT     MSG_SIZE */
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_START_BIT              0
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_END_BIT                6
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_ALIGNMENT              (1)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_TYPE           unsigned char
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_MASK           (0x7F)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_LSBMASK                (0x7F)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_OFFSET         (0x0000)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_SHIFT          (0)
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_SIGNED_FIELD   0
+#define FW_DEVA_DECODE_FRAGMENT_MSG_SIZE_TRUSTED                (0)
+
+/* FW_DEVA_DECODE_FRAGMENT     PTD */
+#define FW_DEVA_DECODE_FRAGMENT_PTD_START_BIT           0
+#define FW_DEVA_DECODE_FRAGMENT_PTD_END_BIT             31
+#define FW_DEVA_DECODE_FRAGMENT_PTD_ALIGNMENT           (4)
+#define FW_DEVA_DECODE_FRAGMENT_PTD_TYPE                unsigned int
+#define FW_DEVA_DECODE_FRAGMENT_PTD_MASK                (0xFFFFFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_PTD_LSBMASK             (0xFFFFFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_PTD_OFFSET              (0x0004)
+#define FW_DEVA_DECODE_FRAGMENT_PTD_SHIFT               (0)
+#define FW_DEVA_DECODE_FRAGMENT_PTD_SIGNED_FIELD        0
+#define FW_DEVA_DECODE_FRAGMENT_PTD_TRUSTED             (0)
+
+/* FW_DEVA_DECODE_FRAGMENT     FLAGS */
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_START_BIT         0
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_END_BIT           15
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_ALIGNMENT         (2)
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_TYPE              unsigned short
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_MASK              (0xFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_LSBMASK           (0xFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_OFFSET            (0x0008)
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_SHIFT             (0)
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_SIGNED_FIELD      0
+#define FW_DEVA_DECODE_FRAGMENT_FLAGS_TRUSTED           (0)
+
+/* FW_DEVA_DECODE_FRAGMENT     BUFFER_SIZE */
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_START_BIT           16
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_END_BIT             31
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_ALIGNMENT           (2)
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_TYPE                unsigned short
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_MASK                (0xFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_LSBMASK             (0xFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_OFFSET              (0x000A)
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_SHIFT               (0)
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_SIGNED_FIELD        0
+#define FW_DEVA_DECODE_FRAGMENT_BUFFER_SIZE_TRUSTED             (0)
+
+/* FW_DEVA_DECODE_FRAGMENT     CTRL_ALLOC_ADDR */
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_START_BIT               0
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_END_BIT         31
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_ALIGNMENT               (4)
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_TYPE            unsigned int
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_MASK            (0xFFFFFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_LSBMASK         (0xFFFFFFFF)
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_OFFSET          (0x000C)
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_SHIFT           (0)
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_SIGNED_FIELD    0
+#define FW_DEVA_DECODE_FRAGMENT_CTRL_ALLOC_ADDR_TRUSTED         (0)
+
+#define FW_DEVA_ENDFRAME_SIZE           (40)
+
+/* FW_DEVA_ENDFRAME     MSG_ID */
+#define FW_DEVA_ENDFRAME_MSG_ID_START_BIT               16
+#define FW_DEVA_ENDFRAME_MSG_ID_END_BIT         31
+#define FW_DEVA_ENDFRAME_MSG_ID_ALIGNMENT               (2)
+#define FW_DEVA_ENDFRAME_MSG_ID_TYPE            unsigned short
+#define FW_DEVA_ENDFRAME_MSG_ID_MASK            (0xFFFF)
+#define FW_DEVA_ENDFRAME_MSG_ID_LSBMASK         (0xFFFF)
+#define FW_DEVA_ENDFRAME_MSG_ID_OFFSET          (0x0002)
+#define FW_DEVA_ENDFRAME_MSG_ID_SHIFT           (0)
+#define FW_DEVA_ENDFRAME_MSG_ID_SIGNED_FIELD    0
+#define FW_DEVA_ENDFRAME_MSG_ID_TRUSTED         (0)
+
+/* FW_DEVA_ENDFRAME     MSG_TYPE */
+#define FW_DEVA_ENDFRAME_MSG_TYPE_START_BIT             8
+#define FW_DEVA_ENDFRAME_MSG_TYPE_END_BIT               15
+#define FW_DEVA_ENDFRAME_MSG_TYPE_ALIGNMENT             (1)
+#define FW_DEVA_ENDFRAME_MSG_TYPE_TYPE          unsigned char
+#define FW_DEVA_ENDFRAME_MSG_TYPE_MASK          (0xFF)
+#define FW_DEVA_ENDFRAME_MSG_TYPE_LSBMASK               (0xFF)
+#define FW_DEVA_ENDFRAME_MSG_TYPE_OFFSET                (0x0001)
+#define FW_DEVA_ENDFRAME_MSG_TYPE_SHIFT         (0)
+#define FW_DEVA_ENDFRAME_MSG_TYPE_SIGNED_FIELD  0
+#define FW_DEVA_ENDFRAME_MSG_TYPE_TRUSTED               (0)
+
+/* FW_DEVA_ENDFRAME     BATCH_START */
+#define FW_DEVA_ENDFRAME_BATCH_START_START_BIT          7
+#define FW_DEVA_ENDFRAME_BATCH_START_END_BIT            7
+#define FW_DEVA_ENDFRAME_BATCH_START_ALIGNMENT          (1)
+#define FW_DEVA_ENDFRAME_BATCH_START_TYPE               unsigned char
+#define FW_DEVA_ENDFRAME_BATCH_START_MASK               (0x80)
+#define FW_DEVA_ENDFRAME_BATCH_START_LSBMASK            (0x01)
+#define FW_DEVA_ENDFRAME_BATCH_START_OFFSET             (0x0000)
+#define FW_DEVA_ENDFRAME_BATCH_START_SHIFT              (7)
+#define FW_DEVA_ENDFRAME_BATCH_START_SIGNED_FIELD       0
+#define FW_DEVA_ENDFRAME_BATCH_START_TRUSTED            (0)
+
+/* FW_DEVA_ENDFRAME     MSG_SIZE */
+#define FW_DEVA_ENDFRAME_MSG_SIZE_START_BIT             0
+#define FW_DEVA_ENDFRAME_MSG_SIZE_END_BIT               6
+#define FW_DEVA_ENDFRAME_MSG_SIZE_ALIGNMENT             (1)
+#define FW_DEVA_ENDFRAME_MSG_SIZE_TYPE          unsigned char
+#define FW_DEVA_ENDFRAME_MSG_SIZE_MASK          (0x7F)
+#define FW_DEVA_ENDFRAME_MSG_SIZE_LSBMASK               (0x7F)
+#define FW_DEVA_ENDFRAME_MSG_SIZE_OFFSET                (0x0000)
+#define FW_DEVA_ENDFRAME_MSG_SIZE_SHIFT         (0)
+#define FW_DEVA_ENDFRAME_MSG_SIZE_SIGNED_FIELD  0
+#define FW_DEVA_ENDFRAME_MSG_SIZE_TRUSTED               (0)
+
+/* FW_DEVA_ENDFRAME     PTD */
+#define FW_DEVA_ENDFRAME_PTD_START_BIT          0
+#define FW_DEVA_ENDFRAME_PTD_END_BIT            31
+#define FW_DEVA_ENDFRAME_PTD_ALIGNMENT          (4)
+#define FW_DEVA_ENDFRAME_PTD_TYPE               unsigned int
+#define FW_DEVA_ENDFRAME_PTD_MASK               (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_PTD_LSBMASK            (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_PTD_OFFSET             (0x0004)
+#define FW_DEVA_ENDFRAME_PTD_SHIFT              (0)
+#define FW_DEVA_ENDFRAME_PTD_SIGNED_FIELD       0
+#define FW_DEVA_ENDFRAME_PTD_TRUSTED            (0)
+
+/* FW_DEVA_ENDFRAME     TRANS_ID */
+#define FW_DEVA_ENDFRAME_TRANS_ID_START_BIT             0
+#define FW_DEVA_ENDFRAME_TRANS_ID_END_BIT               31
+#define FW_DEVA_ENDFRAME_TRANS_ID_ALIGNMENT             (4)
+#define FW_DEVA_ENDFRAME_TRANS_ID_TYPE          unsigned int
+#define FW_DEVA_ENDFRAME_TRANS_ID_MASK          (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_TRANS_ID_LSBMASK               (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_TRANS_ID_OFFSET                (0x0008)
+#define FW_DEVA_ENDFRAME_TRANS_ID_SHIFT         (0)
+#define FW_DEVA_ENDFRAME_TRANS_ID_SIGNED_FIELD  0
+#define FW_DEVA_ENDFRAME_TRANS_ID_TRUSTED               (0)
+
+/* FW_DEVA_ENDFRAME     FLAGS */
+#define FW_DEVA_ENDFRAME_FLAGS_START_BIT                0
+#define FW_DEVA_ENDFRAME_FLAGS_END_BIT          15
+#define FW_DEVA_ENDFRAME_FLAGS_ALIGNMENT                (2)
+#define FW_DEVA_ENDFRAME_FLAGS_TYPE             unsigned short
+#define FW_DEVA_ENDFRAME_FLAGS_MASK             (0xFFFF)
+#define FW_DEVA_ENDFRAME_FLAGS_LSBMASK          (0xFFFF)
+#define FW_DEVA_ENDFRAME_FLAGS_OFFSET           (0x000C)
+#define FW_DEVA_ENDFRAME_FLAGS_SHIFT            (0)
+#define FW_DEVA_ENDFRAME_FLAGS_SIGNED_FIELD     0
+#define FW_DEVA_ENDFRAME_FLAGS_TRUSTED          (0)
+
+/* FW_DEVA_ENDFRAME     BUFFER_SIZE */
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_START_BIT          16
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_END_BIT            31
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_ALIGNMENT          (2)
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_TYPE               unsigned short
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_MASK               (0xFFFF)
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_LSBMASK            (0xFFFF)
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_OFFSET             (0x000E)
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_SHIFT              (0)
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_SIGNED_FIELD       0
+#define FW_DEVA_ENDFRAME_BUFFER_SIZE_TRUSTED            (0)
+
+/* FW_DEVA_ENDFRAME     BUFFER_ADDR */
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_START_BIT          0
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_END_BIT            31
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_ALIGNMENT          (4)
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_TYPE               unsigned int
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_MASK               (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_LSBMASK            (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_OFFSET             (0x0010)
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_SHIFT              (0)
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_SIGNED_FIELD       0
+#define FW_DEVA_ENDFRAME_BUFFER_ADDR_TRUSTED            (0)
+
+/* FW_DEVA_ENDFRAME     MMUPTD */
+#define FW_DEVA_ENDFRAME_MMUPTD_START_BIT               8
+#define FW_DEVA_ENDFRAME_MMUPTD_END_BIT         31
+#define FW_DEVA_ENDFRAME_MMUPTD_ALIGNMENT               (4)
+#define FW_DEVA_ENDFRAME_MMUPTD_TYPE            unsigned int
+#define FW_DEVA_ENDFRAME_MMUPTD_MASK            (0xFFFFFF00)
+#define FW_DEVA_ENDFRAME_MMUPTD_LSBMASK         (0x00FFFFFF)
+#define FW_DEVA_ENDFRAME_MMUPTD_OFFSET          (0x0014)
+#define FW_DEVA_ENDFRAME_MMUPTD_SHIFT           (8)
+#define FW_DEVA_ENDFRAME_MMUPTD_SIGNED_FIELD    0
+#define FW_DEVA_ENDFRAME_MMUPTD_TRUSTED         (0)
+
+/* FW_DEVA_ENDFRAME     STREAMID */
+#define FW_DEVA_ENDFRAME_STREAMID_START_BIT             0
+#define FW_DEVA_ENDFRAME_STREAMID_END_BIT               7
+#define FW_DEVA_ENDFRAME_STREAMID_ALIGNMENT             (1)
+#define FW_DEVA_ENDFRAME_STREAMID_TYPE          unsigned char
+#define FW_DEVA_ENDFRAME_STREAMID_MASK          (0xFF)
+#define FW_DEVA_ENDFRAME_STREAMID_LSBMASK               (0xFF)
+#define FW_DEVA_ENDFRAME_STREAMID_OFFSET                (0x0014)
+#define FW_DEVA_ENDFRAME_STREAMID_SHIFT         (0)
+#define FW_DEVA_ENDFRAME_STREAMID_SIGNED_FIELD  0
+#define FW_DEVA_ENDFRAME_STREAMID_TRUSTED               (0)
+
+/* FW_DEVA_ENDFRAME     OPERATING_MODE */
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_START_BIT               0
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_END_BIT         31
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_ALIGNMENT               (4)
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_TYPE            unsigned int
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_MASK            (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_LSBMASK         (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_OFFSET          (0x0018)
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_SHIFT           (0)
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_SIGNED_FIELD    0
+#define FW_DEVA_ENDFRAME_OPERATING_MODE_TRUSTED         (0)
+
+/* FW_DEVA_ENDFRAME     EXT_STATE_BUFFER */
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_START_BIT             0
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_END_BIT               31
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_ALIGNMENT             (4)
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_TYPE          unsigned int
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_MASK          (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_LSBMASK               (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_OFFSET                (0x001C)
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_SHIFT         (0)
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_SIGNED_FIELD  0
+#define FW_DEVA_ENDFRAME_EXT_STATE_BUFFER_TRUSTED               (0)
+
+/* FW_DEVA_ENDFRAME     TILE_CFG */
+#define FW_DEVA_ENDFRAME_TILE_CFG_START_BIT             0
+#define FW_DEVA_ENDFRAME_TILE_CFG_END_BIT               31
+#define FW_DEVA_ENDFRAME_TILE_CFG_ALIGNMENT             (4)
+#define FW_DEVA_ENDFRAME_TILE_CFG_TYPE          unsigned int
+#define FW_DEVA_ENDFRAME_TILE_CFG_MASK          (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_TILE_CFG_LSBMASK               (0xFFFFFFFF)
+#define FW_DEVA_ENDFRAME_TILE_CFG_OFFSET                (0x0020)
+#define FW_DEVA_ENDFRAME_TILE_CFG_SHIFT         (0)
+#define FW_DEVA_ENDFRAME_TILE_CFG_SIGNED_FIELD  0
+#define FW_DEVA_ENDFRAME_TILE_CFG_TRUSTED               (0)
+
+/* FW_DEVA_ENDFRAME     RESERVED */
+#define FW_DEVA_ENDFRAME_RESERVED_START_BIT             8
+#define FW_DEVA_ENDFRAME_RESERVED_END_BIT               31
+#define FW_DEVA_ENDFRAME_RESERVED_ALIGNMENT             (4)
+#define FW_DEVA_ENDFRAME_RESERVED_TYPE          unsigned int
+#define FW_DEVA_ENDFRAME_RESERVED_MASK          (0xFFFFFF00)
+#define FW_DEVA_ENDFRAME_RESERVED_LSBMASK               (0x00FFFFFF)
+#define FW_DEVA_ENDFRAME_RESERVED_OFFSET                (0x0024)
+#define FW_DEVA_ENDFRAME_RESERVED_SHIFT         (8)
+#define FW_DEVA_ENDFRAME_RESERVED_SIGNED_FIELD  0
+#define FW_DEVA_ENDFRAME_RESERVED_TRUSTED               (0)
+
+/* FW_DEVA_ENDFRAME     PIPE_SELECT */
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_START_BIT          0
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_END_BIT            7
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_ALIGNMENT          (1)
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_TYPE               unsigned char
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_MASK               (0xFF)
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_LSBMASK            (0xFF)
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_OFFSET             (0x0024)
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_SHIFT              (0)
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_SIGNED_FIELD       0
+#define FW_DEVA_ENDFRAME_PIPE_SELECT_TRUSTED            (0)
+
+#define FW_DEVA_INIT_SIZE               (36)
+
+/* FW_DEVA_INIT     MSG_ID */
+#define FW_DEVA_INIT_MSG_ID_START_BIT           16
+#define FW_DEVA_INIT_MSG_ID_END_BIT             31
+#define FW_DEVA_INIT_MSG_ID_ALIGNMENT           (2)
+#define FW_DEVA_INIT_MSG_ID_TYPE                unsigned short
+#define FW_DEVA_INIT_MSG_ID_MASK                (0xFFFF)
+#define FW_DEVA_INIT_MSG_ID_LSBMASK             (0xFFFF)
+#define FW_DEVA_INIT_MSG_ID_OFFSET              (0x0002)
+#define FW_DEVA_INIT_MSG_ID_SHIFT               (0)
+#define FW_DEVA_INIT_MSG_ID_SIGNED_FIELD        0
+#define FW_DEVA_INIT_MSG_ID_TRUSTED             (0)
+
+/* FW_DEVA_INIT     MSG_TYPE */
+#define FW_DEVA_INIT_MSG_TYPE_START_BIT         8
+#define FW_DEVA_INIT_MSG_TYPE_END_BIT           15
+#define FW_DEVA_INIT_MSG_TYPE_ALIGNMENT         (1)
+#define FW_DEVA_INIT_MSG_TYPE_TYPE              unsigned char
+#define FW_DEVA_INIT_MSG_TYPE_MASK              (0xFF)
+#define FW_DEVA_INIT_MSG_TYPE_LSBMASK           (0xFF)
+#define FW_DEVA_INIT_MSG_TYPE_OFFSET            (0x0001)
+#define FW_DEVA_INIT_MSG_TYPE_SHIFT             (0)
+#define FW_DEVA_INIT_MSG_TYPE_SIGNED_FIELD      0
+#define FW_DEVA_INIT_MSG_TYPE_TRUSTED           (0)
+
+/* FW_DEVA_INIT     BATCH_START */
+#define FW_DEVA_INIT_BATCH_START_START_BIT              7
+#define FW_DEVA_INIT_BATCH_START_END_BIT                7
+#define FW_DEVA_INIT_BATCH_START_ALIGNMENT              (1)
+#define FW_DEVA_INIT_BATCH_START_TYPE           unsigned char
+#define FW_DEVA_INIT_BATCH_START_MASK           (0x80)
+#define FW_DEVA_INIT_BATCH_START_LSBMASK                (0x01)
+#define FW_DEVA_INIT_BATCH_START_OFFSET         (0x0000)
+#define FW_DEVA_INIT_BATCH_START_SHIFT          (7)
+#define FW_DEVA_INIT_BATCH_START_SIGNED_FIELD   0
+#define FW_DEVA_INIT_BATCH_START_TRUSTED                (0)
+
+/* FW_DEVA_INIT     MSG_SIZE */
+#define FW_DEVA_INIT_MSG_SIZE_START_BIT         0
+#define FW_DEVA_INIT_MSG_SIZE_END_BIT           6
+#define FW_DEVA_INIT_MSG_SIZE_ALIGNMENT         (1)
+#define FW_DEVA_INIT_MSG_SIZE_TYPE              unsigned char
+#define FW_DEVA_INIT_MSG_SIZE_MASK              (0x7F)
+#define FW_DEVA_INIT_MSG_SIZE_LSBMASK           (0x7F)
+#define FW_DEVA_INIT_MSG_SIZE_OFFSET            (0x0000)
+#define FW_DEVA_INIT_MSG_SIZE_SHIFT             (0)
+#define FW_DEVA_INIT_MSG_SIZE_SIGNED_FIELD      0
+#define FW_DEVA_INIT_MSG_SIZE_TRUSTED           (0)
+
+/* FW_DEVA_INIT     PTD */
+#define FW_DEVA_INIT_PTD_START_BIT              0
+#define FW_DEVA_INIT_PTD_END_BIT                31
+#define FW_DEVA_INIT_PTD_ALIGNMENT              (4)
+#define FW_DEVA_INIT_PTD_TYPE           unsigned int
+#define FW_DEVA_INIT_PTD_MASK           (0xFFFFFFFF)
+#define FW_DEVA_INIT_PTD_LSBMASK                (0xFFFFFFFF)
+#define FW_DEVA_INIT_PTD_OFFSET         (0x0004)
+#define FW_DEVA_INIT_PTD_SHIFT          (0)
+#define FW_DEVA_INIT_PTD_SIGNED_FIELD   0
+#define FW_DEVA_INIT_PTD_TRUSTED                (0)
+
+/* FW_DEVA_INIT     TRANS_ID */
+#define FW_DEVA_INIT_TRANS_ID_START_BIT         0
+#define FW_DEVA_INIT_TRANS_ID_END_BIT           31
+#define FW_DEVA_INIT_TRANS_ID_ALIGNMENT         (4)
+#define FW_DEVA_INIT_TRANS_ID_TYPE              unsigned int
+#define FW_DEVA_INIT_TRANS_ID_MASK              (0xFFFFFFFF)
+#define FW_DEVA_INIT_TRANS_ID_LSBMASK           (0xFFFFFFFF)
+#define FW_DEVA_INIT_TRANS_ID_OFFSET            (0x0008)
+#define FW_DEVA_INIT_TRANS_ID_SHIFT             (0)
+#define FW_DEVA_INIT_TRANS_ID_SIGNED_FIELD      0
+#define FW_DEVA_INIT_TRANS_ID_TRUSTED           (0)
+
+/* FW_DEVA_INIT     RENDEC_ADDR0 */
+#define FW_DEVA_INIT_RENDEC_ADDR0_START_BIT             0
+#define FW_DEVA_INIT_RENDEC_ADDR0_END_BIT               31
+#define FW_DEVA_INIT_RENDEC_ADDR0_ALIGNMENT             (4)
+#define FW_DEVA_INIT_RENDEC_ADDR0_TYPE          unsigned int
+#define FW_DEVA_INIT_RENDEC_ADDR0_MASK          (0xFFFFFFFF)
+#define FW_DEVA_INIT_RENDEC_ADDR0_LSBMASK               (0xFFFFFFFF)
+#define FW_DEVA_INIT_RENDEC_ADDR0_OFFSET                (0x000C)
+#define FW_DEVA_INIT_RENDEC_ADDR0_SHIFT         (0)
+#define FW_DEVA_INIT_RENDEC_ADDR0_SIGNED_FIELD  0
+#define FW_DEVA_INIT_RENDEC_ADDR0_TRUSTED               (0)
+
+/* FW_DEVA_INIT     UNUSED1 */
+#define FW_DEVA_INIT_UNUSED1_START_BIT          16
+#define FW_DEVA_INIT_UNUSED1_END_BIT            31
+#define FW_DEVA_INIT_UNUSED1_ALIGNMENT          (2)
+#define FW_DEVA_INIT_UNUSED1_TYPE               unsigned short
+#define FW_DEVA_INIT_UNUSED1_MASK               (0xFFFF)
+#define FW_DEVA_INIT_UNUSED1_LSBMASK            (0xFFFF)
+#define FW_DEVA_INIT_UNUSED1_OFFSET             (0x0012)
+#define FW_DEVA_INIT_UNUSED1_SHIFT              (0)
+#define FW_DEVA_INIT_UNUSED1_SIGNED_FIELD       0
+#define FW_DEVA_INIT_UNUSED1_TRUSTED            (0)
+
+/* FW_DEVA_INIT     RENDEC_SIZE0 */
+#define FW_DEVA_INIT_RENDEC_SIZE0_START_BIT             0
+#define FW_DEVA_INIT_RENDEC_SIZE0_END_BIT               15
+#define FW_DEVA_INIT_RENDEC_SIZE0_ALIGNMENT             (2)
+#define FW_DEVA_INIT_RENDEC_SIZE0_TYPE          unsigned short
+#define FW_DEVA_INIT_RENDEC_SIZE0_MASK          (0xFFFF)
+#define FW_DEVA_INIT_RENDEC_SIZE0_LSBMASK               (0xFFFF)
+#define FW_DEVA_INIT_RENDEC_SIZE0_OFFSET                (0x0010)
+#define FW_DEVA_INIT_RENDEC_SIZE0_SHIFT         (0)
+#define FW_DEVA_INIT_RENDEC_SIZE0_SIGNED_FIELD  0
+#define FW_DEVA_INIT_RENDEC_SIZE0_TRUSTED               (0)
+
+/* FW_DEVA_INIT     HEVC_MAX_H_FOR_PIPE_WAIT */
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_START_BIT         16
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_END_BIT           31
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_ALIGNMENT         (2)
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_TYPE              unsigned short
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_MASK              (0xFFFF)
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_LSBMASK           (0xFFFF)
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_OFFSET            (0x0016)
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_SHIFT             (0)
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_SIGNED_FIELD      0
+#define FW_DEVA_INIT_HEVC_MAX_H_FOR_PIPE_WAIT_TRUSTED           (0)
+
+/* FW_DEVA_INIT     HEVC_MIN_H_FOR_DUAL_PIPE */
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_START_BIT         0
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_END_BIT           15
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_ALIGNMENT         (2)
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_TYPE              unsigned short
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_MASK              (0xFFFF)
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_LSBMASK           (0xFFFF)
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_OFFSET            (0x0014)
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_SHIFT             (0)
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_SIGNED_FIELD      0
+#define FW_DEVA_INIT_HEVC_MIN_H_FOR_DUAL_PIPE_TRUSTED           (0)
+
+/* FW_DEVA_INIT     HW_SIG_SELECT */
+#define FW_DEVA_INIT_HW_SIG_SELECT_START_BIT            0
+#define FW_DEVA_INIT_HW_SIG_SELECT_END_BIT              31
+#define FW_DEVA_INIT_HW_SIG_SELECT_ALIGNMENT            (4)
+#define FW_DEVA_INIT_HW_SIG_SELECT_TYPE         unsigned int
+#define FW_DEVA_INIT_HW_SIG_SELECT_MASK         (0xFFFFFFFF)
+#define FW_DEVA_INIT_HW_SIG_SELECT_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_INIT_HW_SIG_SELECT_OFFSET               (0x0018)
+#define FW_DEVA_INIT_HW_SIG_SELECT_SHIFT                (0)
+#define FW_DEVA_INIT_HW_SIG_SELECT_SIGNED_FIELD 0
+#define FW_DEVA_INIT_HW_SIG_SELECT_TRUSTED              (0)
+
+/* FW_DEVA_INIT     SPARE */
+#define FW_DEVA_INIT_SPARE_START_BIT            16
+#define FW_DEVA_INIT_SPARE_END_BIT              31
+#define FW_DEVA_INIT_SPARE_ALIGNMENT            (2)
+#define FW_DEVA_INIT_SPARE_TYPE         unsigned short
+#define FW_DEVA_INIT_SPARE_MASK         (0xFFFF)
+#define FW_DEVA_INIT_SPARE_LSBMASK              (0xFFFF)
+#define FW_DEVA_INIT_SPARE_OFFSET               (0x001E)
+#define FW_DEVA_INIT_SPARE_SHIFT                (0)
+#define FW_DEVA_INIT_SPARE_SIGNED_FIELD 0
+#define FW_DEVA_INIT_SPARE_TRUSTED              (0)
+
+/* FW_DEVA_INIT     DBG_RENDEC_DELAY */
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_START_BIT         12
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_END_BIT           15
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_ALIGNMENT         (1)
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_TYPE              unsigned char
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_MASK              (0xF0)
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_LSBMASK           (0x0F)
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_OFFSET            (0x001D)
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_SHIFT             (4)
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_SIGNED_FIELD      0
+#define FW_DEVA_INIT_DBG_RENDEC_DELAY_TRUSTED           (0)
+
+/* FW_DEVA_INIT     DBG_BE_DELAY */
+#define FW_DEVA_INIT_DBG_BE_DELAY_START_BIT             8
+#define FW_DEVA_INIT_DBG_BE_DELAY_END_BIT               11
+#define FW_DEVA_INIT_DBG_BE_DELAY_ALIGNMENT             (1)
+#define FW_DEVA_INIT_DBG_BE_DELAY_TYPE          unsigned char
+#define FW_DEVA_INIT_DBG_BE_DELAY_MASK          (0x0F)
+#define FW_DEVA_INIT_DBG_BE_DELAY_LSBMASK               (0x0F)
+#define FW_DEVA_INIT_DBG_BE_DELAY_OFFSET                (0x001D)
+#define FW_DEVA_INIT_DBG_BE_DELAY_SHIFT         (0)
+#define FW_DEVA_INIT_DBG_BE_DELAY_SIGNED_FIELD  0
+#define FW_DEVA_INIT_DBG_BE_DELAY_TRUSTED               (0)
+
+/* FW_DEVA_INIT     DBG_EP_DELAY */
+#define FW_DEVA_INIT_DBG_EP_DELAY_START_BIT             4
+#define FW_DEVA_INIT_DBG_EP_DELAY_END_BIT               7
+#define FW_DEVA_INIT_DBG_EP_DELAY_ALIGNMENT             (1)
+#define FW_DEVA_INIT_DBG_EP_DELAY_TYPE          unsigned char
+#define FW_DEVA_INIT_DBG_EP_DELAY_MASK          (0xF0)
+#define FW_DEVA_INIT_DBG_EP_DELAY_LSBMASK               (0x0F)
+#define FW_DEVA_INIT_DBG_EP_DELAY_OFFSET                (0x001C)
+#define FW_DEVA_INIT_DBG_EP_DELAY_SHIFT         (4)
+#define FW_DEVA_INIT_DBG_EP_DELAY_SIGNED_FIELD  0
+#define FW_DEVA_INIT_DBG_EP_DELAY_TRUSTED               (0)
+
+/* FW_DEVA_INIT     DBG_FE_DELAY */
+#define FW_DEVA_INIT_DBG_FE_DELAY_START_BIT             0
+#define FW_DEVA_INIT_DBG_FE_DELAY_END_BIT               3
+#define FW_DEVA_INIT_DBG_FE_DELAY_ALIGNMENT             (1)
+#define FW_DEVA_INIT_DBG_FE_DELAY_TYPE          unsigned char
+#define FW_DEVA_INIT_DBG_FE_DELAY_MASK          (0x0F)
+#define FW_DEVA_INIT_DBG_FE_DELAY_LSBMASK               (0x0F)
+#define FW_DEVA_INIT_DBG_FE_DELAY_OFFSET                (0x001C)
+#define FW_DEVA_INIT_DBG_FE_DELAY_SHIFT         (0)
+#define FW_DEVA_INIT_DBG_FE_DELAY_SIGNED_FIELD  0
+#define FW_DEVA_INIT_DBG_FE_DELAY_TRUSTED               (0)
+
+/* FW_DEVA_INIT     PFNT_DIV */
+#define FW_DEVA_INIT_PFNT_DIV_START_BIT         16
+#define FW_DEVA_INIT_PFNT_DIV_END_BIT           31
+#define FW_DEVA_INIT_PFNT_DIV_ALIGNMENT         (2)
+#define FW_DEVA_INIT_PFNT_DIV_TYPE              unsigned short
+#define FW_DEVA_INIT_PFNT_DIV_MASK              (0xFFFF)
+#define FW_DEVA_INIT_PFNT_DIV_LSBMASK           (0xFFFF)
+#define FW_DEVA_INIT_PFNT_DIV_OFFSET            (0x0022)
+#define FW_DEVA_INIT_PFNT_DIV_SHIFT             (0)
+#define FW_DEVA_INIT_PFNT_DIV_SIGNED_FIELD      0
+#define FW_DEVA_INIT_PFNT_DIV_TRUSTED           (0)
+
+/* FW_DEVA_INIT     FWWDT_MS */
+#define FW_DEVA_INIT_FWWDT_MS_START_BIT         0
+#define FW_DEVA_INIT_FWWDT_MS_END_BIT           15
+#define FW_DEVA_INIT_FWWDT_MS_ALIGNMENT         (2)
+#define FW_DEVA_INIT_FWWDT_MS_TYPE              unsigned short
+#define FW_DEVA_INIT_FWWDT_MS_MASK              (0xFFFF)
+#define FW_DEVA_INIT_FWWDT_MS_LSBMASK           (0xFFFF)
+#define FW_DEVA_INIT_FWWDT_MS_OFFSET            (0x0020)
+#define FW_DEVA_INIT_FWWDT_MS_SHIFT             (0)
+#define FW_DEVA_INIT_FWWDT_MS_SIGNED_FIELD      0
+#define FW_DEVA_INIT_FWWDT_MS_TRUSTED           (0)
+
+#define FW_DEVA_DEBLOCK_SIZE            (60)
+
+/* FW_DEVA_DEBLOCK     MSG_ID */
+#define FW_DEVA_DEBLOCK_MSG_ID_START_BIT                16
+#define FW_DEVA_DEBLOCK_MSG_ID_END_BIT          31
+#define FW_DEVA_DEBLOCK_MSG_ID_ALIGNMENT                (2)
+#define FW_DEVA_DEBLOCK_MSG_ID_TYPE             unsigned short
+#define FW_DEVA_DEBLOCK_MSG_ID_MASK             (0xFFFF)
+#define FW_DEVA_DEBLOCK_MSG_ID_LSBMASK          (0xFFFF)
+#define FW_DEVA_DEBLOCK_MSG_ID_OFFSET           (0x0002)
+#define FW_DEVA_DEBLOCK_MSG_ID_SHIFT            (0)
+#define FW_DEVA_DEBLOCK_MSG_ID_SIGNED_FIELD     0
+#define FW_DEVA_DEBLOCK_MSG_ID_TRUSTED          (0)
+
+/* FW_DEVA_DEBLOCK     MSG_TYPE */
+#define FW_DEVA_DEBLOCK_MSG_TYPE_START_BIT              8
+#define FW_DEVA_DEBLOCK_MSG_TYPE_END_BIT                15
+#define FW_DEVA_DEBLOCK_MSG_TYPE_ALIGNMENT              (1)
+#define FW_DEVA_DEBLOCK_MSG_TYPE_TYPE           unsigned char
+#define FW_DEVA_DEBLOCK_MSG_TYPE_MASK           (0xFF)
+#define FW_DEVA_DEBLOCK_MSG_TYPE_LSBMASK                (0xFF)
+#define FW_DEVA_DEBLOCK_MSG_TYPE_OFFSET         (0x0001)
+#define FW_DEVA_DEBLOCK_MSG_TYPE_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_MSG_TYPE_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_MSG_TYPE_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     BATCH_START */
+#define FW_DEVA_DEBLOCK_BATCH_START_START_BIT           7
+#define FW_DEVA_DEBLOCK_BATCH_START_END_BIT             7
+#define FW_DEVA_DEBLOCK_BATCH_START_ALIGNMENT           (1)
+#define FW_DEVA_DEBLOCK_BATCH_START_TYPE                unsigned char
+#define FW_DEVA_DEBLOCK_BATCH_START_MASK                (0x80)
+#define FW_DEVA_DEBLOCK_BATCH_START_LSBMASK             (0x01)
+#define FW_DEVA_DEBLOCK_BATCH_START_OFFSET              (0x0000)
+#define FW_DEVA_DEBLOCK_BATCH_START_SHIFT               (7)
+#define FW_DEVA_DEBLOCK_BATCH_START_SIGNED_FIELD        0
+#define FW_DEVA_DEBLOCK_BATCH_START_TRUSTED             (0)
+
+/* FW_DEVA_DEBLOCK     MSG_SIZE */
+#define FW_DEVA_DEBLOCK_MSG_SIZE_START_BIT              0
+#define FW_DEVA_DEBLOCK_MSG_SIZE_END_BIT                6
+#define FW_DEVA_DEBLOCK_MSG_SIZE_ALIGNMENT              (1)
+#define FW_DEVA_DEBLOCK_MSG_SIZE_TYPE           unsigned char
+#define FW_DEVA_DEBLOCK_MSG_SIZE_MASK           (0x7F)
+#define FW_DEVA_DEBLOCK_MSG_SIZE_LSBMASK                (0x7F)
+#define FW_DEVA_DEBLOCK_MSG_SIZE_OFFSET         (0x0000)
+#define FW_DEVA_DEBLOCK_MSG_SIZE_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_MSG_SIZE_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_MSG_SIZE_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     PTD */
+#define FW_DEVA_DEBLOCK_PTD_START_BIT           0
+#define FW_DEVA_DEBLOCK_PTD_END_BIT             31
+#define FW_DEVA_DEBLOCK_PTD_ALIGNMENT           (4)
+#define FW_DEVA_DEBLOCK_PTD_TYPE                unsigned int
+#define FW_DEVA_DEBLOCK_PTD_MASK                (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_PTD_LSBMASK             (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_PTD_OFFSET              (0x0004)
+#define FW_DEVA_DEBLOCK_PTD_SHIFT               (0)
+#define FW_DEVA_DEBLOCK_PTD_SIGNED_FIELD        0
+#define FW_DEVA_DEBLOCK_PTD_TRUSTED             (0)
+
+/* FW_DEVA_DEBLOCK     TRANS_ID */
+#define FW_DEVA_DEBLOCK_TRANS_ID_START_BIT              0
+#define FW_DEVA_DEBLOCK_TRANS_ID_END_BIT                31
+#define FW_DEVA_DEBLOCK_TRANS_ID_ALIGNMENT              (4)
+#define FW_DEVA_DEBLOCK_TRANS_ID_TYPE           unsigned int
+#define FW_DEVA_DEBLOCK_TRANS_ID_MASK           (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_TRANS_ID_LSBMASK                (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_TRANS_ID_OFFSET         (0x0008)
+#define FW_DEVA_DEBLOCK_TRANS_ID_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_TRANS_ID_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_TRANS_ID_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     RESERVED */
+#define FW_DEVA_DEBLOCK_RESERVED_START_BIT              18
+#define FW_DEVA_DEBLOCK_RESERVED_END_BIT                31
+#define FW_DEVA_DEBLOCK_RESERVED_ALIGNMENT              (2)
+#define FW_DEVA_DEBLOCK_RESERVED_TYPE           unsigned short
+#define FW_DEVA_DEBLOCK_RESERVED_MASK           (0xFFFC)
+#define FW_DEVA_DEBLOCK_RESERVED_LSBMASK                (0x3FFF)
+#define FW_DEVA_DEBLOCK_RESERVED_OFFSET         (0x000E)
+#define FW_DEVA_DEBLOCK_RESERVED_SHIFT          (2)
+#define FW_DEVA_DEBLOCK_RESERVED_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_RESERVED_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     SLICE_FIELD_TYPE */
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_START_BIT              16
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_END_BIT                17
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_ALIGNMENT              (1)
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_TYPE           unsigned char
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_MASK           (0x03)
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_LSBMASK                (0x03)
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_OFFSET         (0x000E)
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_SLICE_FIELD_TYPE_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     FLAGS */
+#define FW_DEVA_DEBLOCK_FLAGS_START_BIT         0
+#define FW_DEVA_DEBLOCK_FLAGS_END_BIT           15
+#define FW_DEVA_DEBLOCK_FLAGS_ALIGNMENT         (2)
+#define FW_DEVA_DEBLOCK_FLAGS_TYPE              unsigned short
+#define FW_DEVA_DEBLOCK_FLAGS_MASK              (0xFFFF)
+#define FW_DEVA_DEBLOCK_FLAGS_LSBMASK           (0xFFFF)
+#define FW_DEVA_DEBLOCK_FLAGS_OFFSET            (0x000C)
+#define FW_DEVA_DEBLOCK_FLAGS_SHIFT             (0)
+#define FW_DEVA_DEBLOCK_FLAGS_SIGNED_FIELD      0
+#define FW_DEVA_DEBLOCK_FLAGS_TRUSTED           (0)
+
+/* FW_DEVA_DEBLOCK     OPERATING_MODE */
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_START_BIT                0
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_END_BIT          31
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_ALIGNMENT                (4)
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_TYPE             unsigned int
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_MASK             (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_LSBMASK          (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_OFFSET           (0x0010)
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_SHIFT            (0)
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_SIGNED_FIELD     0
+#define FW_DEVA_DEBLOCK_OPERATING_MODE_TRUSTED          (0)
+
+/* FW_DEVA_DEBLOCK     MMUPTD */
+#define FW_DEVA_DEBLOCK_MMUPTD_START_BIT                8
+#define FW_DEVA_DEBLOCK_MMUPTD_END_BIT          31
+#define FW_DEVA_DEBLOCK_MMUPTD_ALIGNMENT                (4)
+#define FW_DEVA_DEBLOCK_MMUPTD_TYPE             unsigned int
+#define FW_DEVA_DEBLOCK_MMUPTD_MASK             (0xFFFFFF00)
+#define FW_DEVA_DEBLOCK_MMUPTD_LSBMASK          (0x00FFFFFF)
+#define FW_DEVA_DEBLOCK_MMUPTD_OFFSET           (0x0014)
+#define FW_DEVA_DEBLOCK_MMUPTD_SHIFT            (8)
+#define FW_DEVA_DEBLOCK_MMUPTD_SIGNED_FIELD     0
+#define FW_DEVA_DEBLOCK_MMUPTD_TRUSTED          (0)
+
+/* FW_DEVA_DEBLOCK     STREAMID */
+#define FW_DEVA_DEBLOCK_STREAMID_START_BIT              0
+#define FW_DEVA_DEBLOCK_STREAMID_END_BIT                7
+#define FW_DEVA_DEBLOCK_STREAMID_ALIGNMENT              (1)
+#define FW_DEVA_DEBLOCK_STREAMID_TYPE           unsigned char
+#define FW_DEVA_DEBLOCK_STREAMID_MASK           (0xFF)
+#define FW_DEVA_DEBLOCK_STREAMID_LSBMASK                (0xFF)
+#define FW_DEVA_DEBLOCK_STREAMID_OFFSET         (0x0014)
+#define FW_DEVA_DEBLOCK_STREAMID_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_STREAMID_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_STREAMID_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     RESB */
+#define FW_DEVA_DEBLOCK_RESB_START_BIT          24
+#define FW_DEVA_DEBLOCK_RESB_END_BIT            31
+#define FW_DEVA_DEBLOCK_RESB_ALIGNMENT          (1)
+#define FW_DEVA_DEBLOCK_RESB_TYPE               unsigned char
+#define FW_DEVA_DEBLOCK_RESB_MASK               (0xFF)
+#define FW_DEVA_DEBLOCK_RESB_LSBMASK            (0xFF)
+#define FW_DEVA_DEBLOCK_RESB_OFFSET             (0x001B)
+#define FW_DEVA_DEBLOCK_RESB_SHIFT              (0)
+#define FW_DEVA_DEBLOCK_RESB_SIGNED_FIELD       0
+#define FW_DEVA_DEBLOCK_RESB_TRUSTED            (0)
+
+/* FW_DEVA_DEBLOCK     PIC_WIDTH_MBS */
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_START_BIT         16
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_END_BIT           23
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_ALIGNMENT         (1)
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_TYPE              unsigned char
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_MASK              (0xFF)
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_LSBMASK           (0xFF)
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_OFFSET            (0x001A)
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_SHIFT             (0)
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_SIGNED_FIELD      0
+#define FW_DEVA_DEBLOCK_PIC_WIDTH_MBS_TRUSTED           (0)
+
+/* FW_DEVA_DEBLOCK     RESA */
+#define FW_DEVA_DEBLOCK_RESA_START_BIT          8
+#define FW_DEVA_DEBLOCK_RESA_END_BIT            15
+#define FW_DEVA_DEBLOCK_RESA_ALIGNMENT          (1)
+#define FW_DEVA_DEBLOCK_RESA_TYPE               unsigned char
+#define FW_DEVA_DEBLOCK_RESA_MASK               (0xFF)
+#define FW_DEVA_DEBLOCK_RESA_LSBMASK            (0xFF)
+#define FW_DEVA_DEBLOCK_RESA_OFFSET             (0x0019)
+#define FW_DEVA_DEBLOCK_RESA_SHIFT              (0)
+#define FW_DEVA_DEBLOCK_RESA_SIGNED_FIELD       0
+#define FW_DEVA_DEBLOCK_RESA_TRUSTED            (0)
+
+/* FW_DEVA_DEBLOCK     FRAME_HEIGHT_MBS */
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_START_BIT              0
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_END_BIT                7
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_ALIGNMENT              (1)
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_TYPE           unsigned char
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_MASK           (0xFF)
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_LSBMASK                (0xFF)
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_OFFSET         (0x0018)
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_FRAME_HEIGHT_MBS_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     ADDRESS_A0 */
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_START_BIT            0
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_END_BIT              31
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_ALIGNMENT            (4)
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_TYPE         unsigned int
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_MASK         (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_OFFSET               (0x001C)
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_SHIFT                (0)
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_SIGNED_FIELD 0
+#define FW_DEVA_DEBLOCK_ADDRESS_A0_TRUSTED              (0)
+
+/* FW_DEVA_DEBLOCK     ADDRESS_A1 */
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_START_BIT            0
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_END_BIT              31
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_ALIGNMENT            (4)
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_TYPE         unsigned int
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_MASK         (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_OFFSET               (0x0020)
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_SHIFT                (0)
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_SIGNED_FIELD 0
+#define FW_DEVA_DEBLOCK_ADDRESS_A1_TRUSTED              (0)
+
+/* FW_DEVA_DEBLOCK     MB_PARAM_ADDRESS */
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_START_BIT              0
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_END_BIT                31
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_ALIGNMENT              (4)
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_TYPE           unsigned int
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_MASK           (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_LSBMASK                (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_OFFSET         (0x0024)
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_MB_PARAM_ADDRESS_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     EXTSTRIDE_A */
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_START_BIT           0
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_END_BIT             31
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_ALIGNMENT           (4)
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_TYPE                unsigned int
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_MASK                (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_LSBMASK             (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_OFFSET              (0x0028)
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_SHIFT               (0)
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_SIGNED_FIELD        0
+#define FW_DEVA_DEBLOCK_EXTSTRIDE_A_TRUSTED             (0)
+
+/* FW_DEVA_DEBLOCK     ADDRESS_B0 */
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_START_BIT            0
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_END_BIT              31
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_ALIGNMENT            (4)
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_TYPE         unsigned int
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_MASK         (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_OFFSET               (0x002C)
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_SHIFT                (0)
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_SIGNED_FIELD 0
+#define FW_DEVA_DEBLOCK_ADDRESS_B0_TRUSTED              (0)
+
+/* FW_DEVA_DEBLOCK     ADDRESS_B1 */
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_START_BIT            0
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_END_BIT              31
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_ALIGNMENT            (4)
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_TYPE         unsigned int
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_MASK         (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_OFFSET               (0x0030)
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_SHIFT                (0)
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_SIGNED_FIELD 0
+#define FW_DEVA_DEBLOCK_ADDRESS_B1_TRUSTED              (0)
+
+/* FW_DEVA_DEBLOCK     ALTOUTPUTFLAGS_B */
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_START_BIT              0
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_END_BIT                31
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_ALIGNMENT              (4)
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_TYPE           unsigned int
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_MASK           (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_LSBMASK                (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_OFFSET         (0x0034)
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_ALTOUTPUTFLAGS_B_TRUSTED                (0)
+
+/* FW_DEVA_DEBLOCK     EXT_STATE_BUFFER */
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_START_BIT              0
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_END_BIT                31
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_ALIGNMENT              (4)
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_TYPE           unsigned int
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_MASK           (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_LSBMASK                (0xFFFFFFFF)
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_OFFSET         (0x0038)
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_SHIFT          (0)
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_SIGNED_FIELD   0
+#define FW_DEVA_DEBLOCK_EXT_STATE_BUFFER_TRUSTED                (0)
+
+#define FW_DEVA_COMPLETED_SIZE          (28)
+
+/* FW_DEVA_COMPLETED     MSG_ID */
+#define FW_DEVA_COMPLETED_MSG_ID_START_BIT              16
+#define FW_DEVA_COMPLETED_MSG_ID_END_BIT                31
+#define FW_DEVA_COMPLETED_MSG_ID_ALIGNMENT              (2)
+#define FW_DEVA_COMPLETED_MSG_ID_TYPE           unsigned short
+#define FW_DEVA_COMPLETED_MSG_ID_MASK           (0xFFFF)
+#define FW_DEVA_COMPLETED_MSG_ID_LSBMASK                (0xFFFF)
+#define FW_DEVA_COMPLETED_MSG_ID_OFFSET         (0x0002)
+#define FW_DEVA_COMPLETED_MSG_ID_SHIFT          (0)
+#define FW_DEVA_COMPLETED_MSG_ID_SIGNED_FIELD   0
+#define FW_DEVA_COMPLETED_MSG_ID_TRUSTED                (0)
+
+/* FW_DEVA_COMPLETED     MSG_TYPE */
+#define FW_DEVA_COMPLETED_MSG_TYPE_START_BIT            8
+#define FW_DEVA_COMPLETED_MSG_TYPE_END_BIT              15
+#define FW_DEVA_COMPLETED_MSG_TYPE_ALIGNMENT            (1)
+#define FW_DEVA_COMPLETED_MSG_TYPE_TYPE         unsigned char
+#define FW_DEVA_COMPLETED_MSG_TYPE_MASK         (0xFF)
+#define FW_DEVA_COMPLETED_MSG_TYPE_LSBMASK              (0xFF)
+#define FW_DEVA_COMPLETED_MSG_TYPE_OFFSET               (0x0001)
+#define FW_DEVA_COMPLETED_MSG_TYPE_SHIFT                (0)
+#define FW_DEVA_COMPLETED_MSG_TYPE_SIGNED_FIELD 0
+#define FW_DEVA_COMPLETED_MSG_TYPE_TRUSTED              (0)
+
+/* FW_DEVA_COMPLETED     NOT_LAST_MSG */
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_START_BIT                7
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_END_BIT          7
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_ALIGNMENT                (1)
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_TYPE             unsigned char
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_MASK             (0x80)
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_LSBMASK          (0x01)
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_OFFSET           (0x0000)
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_SHIFT            (7)
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_SIGNED_FIELD     0
+#define FW_DEVA_COMPLETED_NOT_LAST_MSG_TRUSTED          (0)
+
+/* FW_DEVA_COMPLETED     MSG_SIZE */
+#define FW_DEVA_COMPLETED_MSG_SIZE_START_BIT            0
+#define FW_DEVA_COMPLETED_MSG_SIZE_END_BIT              6
+#define FW_DEVA_COMPLETED_MSG_SIZE_ALIGNMENT            (1)
+#define FW_DEVA_COMPLETED_MSG_SIZE_TYPE         unsigned char
+#define FW_DEVA_COMPLETED_MSG_SIZE_MASK         (0x7F)
+#define FW_DEVA_COMPLETED_MSG_SIZE_LSBMASK              (0x7F)
+#define FW_DEVA_COMPLETED_MSG_SIZE_OFFSET               (0x0000)
+#define FW_DEVA_COMPLETED_MSG_SIZE_SHIFT                (0)
+#define FW_DEVA_COMPLETED_MSG_SIZE_SIGNED_FIELD 0
+#define FW_DEVA_COMPLETED_MSG_SIZE_TRUSTED              (0)
+
+/* FW_DEVA_COMPLETED     PTD */
+#define FW_DEVA_COMPLETED_PTD_START_BIT         0
+#define FW_DEVA_COMPLETED_PTD_END_BIT           31
+#define FW_DEVA_COMPLETED_PTD_ALIGNMENT         (4)
+#define FW_DEVA_COMPLETED_PTD_TYPE              unsigned int
+#define FW_DEVA_COMPLETED_PTD_MASK              (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_PTD_LSBMASK           (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_PTD_OFFSET            (0x0004)
+#define FW_DEVA_COMPLETED_PTD_SHIFT             (0)
+#define FW_DEVA_COMPLETED_PTD_SIGNED_FIELD      0
+#define FW_DEVA_COMPLETED_PTD_TRUSTED           (0)
+
+/* FW_DEVA_COMPLETED     TRANS_ID */
+#define FW_DEVA_COMPLETED_TRANS_ID_START_BIT            0
+#define FW_DEVA_COMPLETED_TRANS_ID_END_BIT              31
+#define FW_DEVA_COMPLETED_TRANS_ID_ALIGNMENT            (4)
+#define FW_DEVA_COMPLETED_TRANS_ID_TYPE         unsigned int
+#define FW_DEVA_COMPLETED_TRANS_ID_MASK         (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_TRANS_ID_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_TRANS_ID_OFFSET               (0x0008)
+#define FW_DEVA_COMPLETED_TRANS_ID_SHIFT                (0)
+#define FW_DEVA_COMPLETED_TRANS_ID_SIGNED_FIELD 0
+#define FW_DEVA_COMPLETED_TRANS_ID_TRUSTED              (0)
+
+/* FW_DEVA_COMPLETED     STATUS_FLAGS */
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_START_BIT                16
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_END_BIT          31
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_ALIGNMENT                (2)
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_TYPE             unsigned short
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_MASK             (0xFFFF)
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_LSBMASK          (0xFFFF)
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_OFFSET           (0x000E)
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_SHIFT            (0)
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_SIGNED_FIELD     0
+#define FW_DEVA_COMPLETED_STATUS_FLAGS_TRUSTED          (0)
+
+/* FW_DEVA_COMPLETED     ERROR_FLAGS */
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_START_BIT         0
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_END_BIT           15
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_ALIGNMENT         (2)
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_TYPE              unsigned short
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_MASK              (0xFFFF)
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_LSBMASK           (0xFFFF)
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_OFFSET            (0x000C)
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_SHIFT             (0)
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_SIGNED_FIELD      0
+#define FW_DEVA_COMPLETED_ERROR_FLAGS_TRUSTED           (0)
+
+/* FW_DEVA_COMPLETED     NUM_BEWDTS */
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_START_BIT          0
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_END_BIT            31
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_ALIGNMENT          (4)
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_TYPE               unsigned int
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_MASK               (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_LSBMASK            (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_OFFSET             (0x0010)
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_SHIFT              (0)
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_SIGNED_FIELD       0
+#define FW_DEVA_COMPLETED_NUM_BEWDTS_TRUSTED            (0)
+
+/* FW_DEVA_COMPLETED     NUM_MBSDROPPED */
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_START_BIT              0
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_END_BIT                31
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_ALIGNMENT              (4)
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_TYPE           unsigned int
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_MASK           (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_LSBMASK                (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_OFFSET         (0x0014)
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_SHIFT          (0)
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_SIGNED_FIELD   0
+#define FW_DEVA_COMPLETED_NUM_MBSDROPPED_TRUSTED                (0)
+
+/* FW_DEVA_COMPLETED     NUM_MBSRECOVERED */
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_START_BIT            0
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_END_BIT              31
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_ALIGNMENT            (4)
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_TYPE         unsigned int
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_MASK         (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_LSBMASK              (0xFFFFFFFF)
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_OFFSET               (0x0018)
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_SHIFT                (0)
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_SIGNED_FIELD 0
+#define FW_DEVA_COMPLETED_NUM_MBSRECOVERED_TRUSTED              (0)
+
+#define FW_DEVA_PANIC_SIZE              (16)
+
+/* FW_DEVA_PANIC     MSG_ID */
+#define FW_DEVA_PANIC_MSG_ID_START_BIT          16
+#define FW_DEVA_PANIC_MSG_ID_END_BIT            31
+#define FW_DEVA_PANIC_MSG_ID_ALIGNMENT          (2)
+#define FW_DEVA_PANIC_MSG_ID_TYPE               unsigned short
+#define FW_DEVA_PANIC_MSG_ID_MASK               (0xFFFF)
+#define FW_DEVA_PANIC_MSG_ID_LSBMASK            (0xFFFF)
+#define FW_DEVA_PANIC_MSG_ID_OFFSET             (0x0002)
+#define FW_DEVA_PANIC_MSG_ID_SHIFT              (0)
+#define FW_DEVA_PANIC_MSG_ID_SIGNED_FIELD       0
+#define FW_DEVA_PANIC_MSG_ID_TRUSTED            (0)
+
+/* FW_DEVA_PANIC     MSG_TYPE */
+#define FW_DEVA_PANIC_MSG_TYPE_START_BIT                8
+#define FW_DEVA_PANIC_MSG_TYPE_END_BIT          15
+#define FW_DEVA_PANIC_MSG_TYPE_ALIGNMENT                (1)
+#define FW_DEVA_PANIC_MSG_TYPE_TYPE             unsigned char
+#define FW_DEVA_PANIC_MSG_TYPE_MASK             (0xFF)
+#define FW_DEVA_PANIC_MSG_TYPE_LSBMASK          (0xFF)
+#define FW_DEVA_PANIC_MSG_TYPE_OFFSET           (0x0001)
+#define FW_DEVA_PANIC_MSG_TYPE_SHIFT            (0)
+#define FW_DEVA_PANIC_MSG_TYPE_SIGNED_FIELD     0
+#define FW_DEVA_PANIC_MSG_TYPE_TRUSTED          (0)
+
+/* FW_DEVA_PANIC     UNUSED */
+#define FW_DEVA_PANIC_UNUSED_START_BIT          7
+#define FW_DEVA_PANIC_UNUSED_END_BIT            7
+#define FW_DEVA_PANIC_UNUSED_ALIGNMENT          (1)
+#define FW_DEVA_PANIC_UNUSED_TYPE               unsigned char
+#define FW_DEVA_PANIC_UNUSED_MASK               (0x80)
+#define FW_DEVA_PANIC_UNUSED_LSBMASK            (0x01)
+#define FW_DEVA_PANIC_UNUSED_OFFSET             (0x0000)
+#define FW_DEVA_PANIC_UNUSED_SHIFT              (7)
+#define FW_DEVA_PANIC_UNUSED_SIGNED_FIELD       0
+#define FW_DEVA_PANIC_UNUSED_TRUSTED            (0)
+
+/* FW_DEVA_PANIC     MSG_SIZE */
+#define FW_DEVA_PANIC_MSG_SIZE_START_BIT                0
+#define FW_DEVA_PANIC_MSG_SIZE_END_BIT          6
+#define FW_DEVA_PANIC_MSG_SIZE_ALIGNMENT                (1)
+#define FW_DEVA_PANIC_MSG_SIZE_TYPE             unsigned char
+#define FW_DEVA_PANIC_MSG_SIZE_MASK             (0x7F)
+#define FW_DEVA_PANIC_MSG_SIZE_LSBMASK          (0x7F)
+#define FW_DEVA_PANIC_MSG_SIZE_OFFSET           (0x0000)
+#define FW_DEVA_PANIC_MSG_SIZE_SHIFT            (0)
+#define FW_DEVA_PANIC_MSG_SIZE_SIGNED_FIELD     0
+#define FW_DEVA_PANIC_MSG_SIZE_TRUSTED          (0)
+
+/* FW_DEVA_PANIC     PTD */
+#define FW_DEVA_PANIC_PTD_START_BIT             0
+#define FW_DEVA_PANIC_PTD_END_BIT               31
+#define FW_DEVA_PANIC_PTD_ALIGNMENT             (4)
+#define FW_DEVA_PANIC_PTD_TYPE          unsigned int
+#define FW_DEVA_PANIC_PTD_MASK          (0xFFFFFFFF)
+#define FW_DEVA_PANIC_PTD_LSBMASK               (0xFFFFFFFF)
+#define FW_DEVA_PANIC_PTD_OFFSET                (0x0004)
+#define FW_DEVA_PANIC_PTD_SHIFT         (0)
+#define FW_DEVA_PANIC_PTD_SIGNED_FIELD  0
+#define FW_DEVA_PANIC_PTD_TRUSTED               (0)
+
+/* FW_DEVA_PANIC     TRANS_ID */
+#define FW_DEVA_PANIC_TRANS_ID_START_BIT                0
+#define FW_DEVA_PANIC_TRANS_ID_END_BIT          31
+#define FW_DEVA_PANIC_TRANS_ID_ALIGNMENT                (4)
+#define FW_DEVA_PANIC_TRANS_ID_TYPE             unsigned int
+#define FW_DEVA_PANIC_TRANS_ID_MASK             (0xFFFFFFFF)
+#define FW_DEVA_PANIC_TRANS_ID_LSBMASK          (0xFFFFFFFF)
+#define FW_DEVA_PANIC_TRANS_ID_OFFSET           (0x0008)
+#define FW_DEVA_PANIC_TRANS_ID_SHIFT            (0)
+#define FW_DEVA_PANIC_TRANS_ID_SIGNED_FIELD     0
+#define FW_DEVA_PANIC_TRANS_ID_TRUSTED          (0)
+
+/* FW_DEVA_PANIC     ERROR_INT */
+#define FW_DEVA_PANIC_ERROR_INT_START_BIT               0
+#define FW_DEVA_PANIC_ERROR_INT_END_BIT         31
+#define FW_DEVA_PANIC_ERROR_INT_ALIGNMENT               (4)
+#define FW_DEVA_PANIC_ERROR_INT_TYPE            unsigned int
+#define FW_DEVA_PANIC_ERROR_INT_MASK            (0xFFFFFFFF)
+#define FW_DEVA_PANIC_ERROR_INT_LSBMASK         (0xFFFFFFFF)
+#define FW_DEVA_PANIC_ERROR_INT_OFFSET          (0x000C)
+#define FW_DEVA_PANIC_ERROR_INT_SHIFT           (0)
+#define FW_DEVA_PANIC_ERROR_INT_SIGNED_FIELD    0
+#define FW_DEVA_PANIC_ERROR_INT_TRUSTED         (0)
+
+#define FW_ASSERT_SIZE          (12)
+
+/* FW_ASSERT     MSG_ID */
+#define FW_ASSERT_MSG_ID_START_BIT              16
+#define FW_ASSERT_MSG_ID_END_BIT                31
+#define FW_ASSERT_MSG_ID_ALIGNMENT              (2)
+#define FW_ASSERT_MSG_ID_TYPE           unsigned short
+#define FW_ASSERT_MSG_ID_MASK           (0xFFFF)
+#define FW_ASSERT_MSG_ID_LSBMASK                (0xFFFF)
+#define FW_ASSERT_MSG_ID_OFFSET         (0x0002)
+#define FW_ASSERT_MSG_ID_SHIFT          (0)
+#define FW_ASSERT_MSG_ID_SIGNED_FIELD   0
+#define FW_ASSERT_MSG_ID_TRUSTED                (0)
+
+/* FW_ASSERT     MSG_TYPE */
+#define FW_ASSERT_MSG_TYPE_START_BIT            8
+#define FW_ASSERT_MSG_TYPE_END_BIT              15
+#define FW_ASSERT_MSG_TYPE_ALIGNMENT            (1)
+#define FW_ASSERT_MSG_TYPE_TYPE         unsigned char
+#define FW_ASSERT_MSG_TYPE_MASK         (0xFF)
+#define FW_ASSERT_MSG_TYPE_LSBMASK              (0xFF)
+#define FW_ASSERT_MSG_TYPE_OFFSET               (0x0001)
+#define FW_ASSERT_MSG_TYPE_SHIFT                (0)
+#define FW_ASSERT_MSG_TYPE_SIGNED_FIELD 0
+#define FW_ASSERT_MSG_TYPE_TRUSTED              (0)
+
+/* FW_ASSERT     UNUSED */
+#define FW_ASSERT_UNUSED_START_BIT              7
+#define FW_ASSERT_UNUSED_END_BIT                7
+#define FW_ASSERT_UNUSED_ALIGNMENT              (1)
+#define FW_ASSERT_UNUSED_TYPE           unsigned char
+#define FW_ASSERT_UNUSED_MASK           (0x80)
+#define FW_ASSERT_UNUSED_LSBMASK                (0x01)
+#define FW_ASSERT_UNUSED_OFFSET         (0x0000)
+#define FW_ASSERT_UNUSED_SHIFT          (7)
+#define FW_ASSERT_UNUSED_SIGNED_FIELD   0
+#define FW_ASSERT_UNUSED_TRUSTED                (0)
+
+/* FW_ASSERT     MSG_SIZE */
+#define FW_ASSERT_MSG_SIZE_START_BIT            0
+#define FW_ASSERT_MSG_SIZE_END_BIT              6
+#define FW_ASSERT_MSG_SIZE_ALIGNMENT            (1)
+#define FW_ASSERT_MSG_SIZE_TYPE         unsigned char
+#define FW_ASSERT_MSG_SIZE_MASK         (0x7F)
+#define FW_ASSERT_MSG_SIZE_LSBMASK              (0x7F)
+#define FW_ASSERT_MSG_SIZE_OFFSET               (0x0000)
+#define FW_ASSERT_MSG_SIZE_SHIFT                (0)
+#define FW_ASSERT_MSG_SIZE_SIGNED_FIELD 0
+#define FW_ASSERT_MSG_SIZE_TRUSTED              (0)
+
+/* FW_ASSERT     FILE_NAME_HASH */
+#define FW_ASSERT_FILE_NAME_HASH_START_BIT              0
+#define FW_ASSERT_FILE_NAME_HASH_END_BIT                31
+#define FW_ASSERT_FILE_NAME_HASH_ALIGNMENT              (4)
+#define FW_ASSERT_FILE_NAME_HASH_TYPE           unsigned int
+#define FW_ASSERT_FILE_NAME_HASH_MASK           (0xFFFFFFFF)
+#define FW_ASSERT_FILE_NAME_HASH_LSBMASK                (0xFFFFFFFF)
+#define FW_ASSERT_FILE_NAME_HASH_OFFSET         (0x0004)
+#define FW_ASSERT_FILE_NAME_HASH_SHIFT          (0)
+#define FW_ASSERT_FILE_NAME_HASH_SIGNED_FIELD   0
+#define FW_ASSERT_FILE_NAME_HASH_TRUSTED                (0)
+
+/* FW_ASSERT     FILE_LINE */
+#define FW_ASSERT_FILE_LINE_START_BIT           1
+#define FW_ASSERT_FILE_LINE_END_BIT             31
+#define FW_ASSERT_FILE_LINE_ALIGNMENT           (4)
+#define FW_ASSERT_FILE_LINE_TYPE                unsigned int
+#define FW_ASSERT_FILE_LINE_MASK                (0xFFFFFFFE)
+#define FW_ASSERT_FILE_LINE_LSBMASK             (0x7FFFFFFF)
+#define FW_ASSERT_FILE_LINE_OFFSET              (0x0008)
+#define FW_ASSERT_FILE_LINE_SHIFT               (1)
+#define FW_ASSERT_FILE_LINE_SIGNED_FIELD        0
+#define FW_ASSERT_FILE_LINE_TRUSTED             (0)
+
+/* FW_ASSERT     SECURE */
+#define FW_ASSERT_SECURE_START_BIT              0
+#define FW_ASSERT_SECURE_END_BIT                0
+#define FW_ASSERT_SECURE_ALIGNMENT              (1)
+#define FW_ASSERT_SECURE_TYPE           unsigned char
+#define FW_ASSERT_SECURE_MASK           (0x01)
+#define FW_ASSERT_SECURE_LSBMASK                (0x01)
+#define FW_ASSERT_SECURE_OFFSET         (0x0008)
+#define FW_ASSERT_SECURE_SHIFT          (0)
+#define FW_ASSERT_SECURE_SIGNED_FIELD   0
+#define FW_ASSERT_SECURE_TRUSTED                (0)
+
+#define FW_SO_SIZE              (8)
+
+/* FW_SO     MSG_ID */
+#define FW_SO_MSG_ID_START_BIT          16
+#define FW_SO_MSG_ID_END_BIT            31
+#define FW_SO_MSG_ID_ALIGNMENT          (2)
+#define FW_SO_MSG_ID_TYPE               unsigned short
+#define FW_SO_MSG_ID_MASK               (0xFFFF)
+#define FW_SO_MSG_ID_LSBMASK            (0xFFFF)
+#define FW_SO_MSG_ID_OFFSET             (0x0002)
+#define FW_SO_MSG_ID_SHIFT              (0)
+#define FW_SO_MSG_ID_SIGNED_FIELD       0
+#define FW_SO_MSG_ID_TRUSTED            (0)
+
+/* FW_SO     MSG_TYPE */
+#define FW_SO_MSG_TYPE_START_BIT                8
+#define FW_SO_MSG_TYPE_END_BIT          15
+#define FW_SO_MSG_TYPE_ALIGNMENT                (1)
+#define FW_SO_MSG_TYPE_TYPE             unsigned char
+#define FW_SO_MSG_TYPE_MASK             (0xFF)
+#define FW_SO_MSG_TYPE_LSBMASK          (0xFF)
+#define FW_SO_MSG_TYPE_OFFSET           (0x0001)
+#define FW_SO_MSG_TYPE_SHIFT            (0)
+#define FW_SO_MSG_TYPE_SIGNED_FIELD     0
+#define FW_SO_MSG_TYPE_TRUSTED          (0)
+
+/* FW_SO     UNUSED */
+#define FW_SO_UNUSED_START_BIT          7
+#define FW_SO_UNUSED_END_BIT            7
+#define FW_SO_UNUSED_ALIGNMENT          (1)
+#define FW_SO_UNUSED_TYPE               unsigned char
+#define FW_SO_UNUSED_MASK               (0x80)
+#define FW_SO_UNUSED_LSBMASK            (0x01)
+#define FW_SO_UNUSED_OFFSET             (0x0000)
+#define FW_SO_UNUSED_SHIFT              (7)
+#define FW_SO_UNUSED_SIGNED_FIELD       0
+#define FW_SO_UNUSED_TRUSTED            (0)
+
+/* FW_SO     MSG_SIZE */
+#define FW_SO_MSG_SIZE_START_BIT                0
+#define FW_SO_MSG_SIZE_END_BIT          6
+#define FW_SO_MSG_SIZE_ALIGNMENT                (1)
+#define FW_SO_MSG_SIZE_TYPE             unsigned char
+#define FW_SO_MSG_SIZE_MASK             (0x7F)
+#define FW_SO_MSG_SIZE_LSBMASK          (0x7F)
+#define FW_SO_MSG_SIZE_OFFSET           (0x0000)
+#define FW_SO_MSG_SIZE_SHIFT            (0)
+#define FW_SO_MSG_SIZE_SIGNED_FIELD     0
+#define FW_SO_MSG_SIZE_TRUSTED          (0)
+
+/* FW_SO     TASK_NAME */
+#define FW_SO_TASK_NAME_START_BIT               0
+#define FW_SO_TASK_NAME_END_BIT         31
+#define FW_SO_TASK_NAME_ALIGNMENT               (4)
+#define FW_SO_TASK_NAME_TYPE            unsigned int
+#define FW_SO_TASK_NAME_MASK            (0xFFFFFFFF)
+#define FW_SO_TASK_NAME_LSBMASK         (0xFFFFFFFF)
+#define FW_SO_TASK_NAME_OFFSET          (0x0004)
+#define FW_SO_TASK_NAME_SHIFT           (0)
+#define FW_SO_TASK_NAME_SIGNED_FIELD    0
+#define FW_SO_TASK_NAME_TRUSTED         (0)
+
+#define FW_DEVA_CONTIGUITY_WARNING_SIZE         (16)
+
+/* FW_DEVA_CONTIGUITY_WARNING     MSG_ID */
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_START_BIT             16
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_END_BIT               31
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_ALIGNMENT             (2)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_TYPE          unsigned short
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_MASK          (0xFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_LSBMASK               (0xFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_OFFSET                (0x0002)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_SHIFT         (0)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_SIGNED_FIELD  0
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_ID_TRUSTED               (0)
+
+/* FW_DEVA_CONTIGUITY_WARNING     MSG_TYPE */
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_START_BIT           8
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_END_BIT             15
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_ALIGNMENT           (1)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_TYPE                unsigned char
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_MASK                (0xFF)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_LSBMASK             (0xFF)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_OFFSET              (0x0001)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_SHIFT               (0)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_SIGNED_FIELD        0
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_TYPE_TRUSTED             (0)
+
+/* FW_DEVA_CONTIGUITY_WARNING     MSG_SIZE */
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_START_BIT           0
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_END_BIT             7
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_ALIGNMENT           (1)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_TYPE                unsigned char
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_MASK                (0xFF)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_LSBMASK             (0xFF)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_OFFSET              (0x0000)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_SHIFT               (0)
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_SIGNED_FIELD        0
+#define FW_DEVA_CONTIGUITY_WARNING_MSG_SIZE_TRUSTED             (0)
+
+/* FW_DEVA_CONTIGUITY_WARNING     PTD */
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_START_BIT                0
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_END_BIT          31
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_ALIGNMENT                (4)
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_TYPE             unsigned int
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_MASK             (0xFFFFFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_LSBMASK          (0xFFFFFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_OFFSET           (0x0004)
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_SHIFT            (0)
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_SIGNED_FIELD     0
+#define FW_DEVA_CONTIGUITY_WARNING_PTD_TRUSTED          (0)
+
+/* FW_DEVA_CONTIGUITY_WARNING     TRANS_ID */
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_START_BIT           0
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_END_BIT             31
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_ALIGNMENT           (4)
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_TYPE                unsigned int
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_MASK                (0xFFFFFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_LSBMASK             (0xFFFFFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_OFFSET              (0x0008)
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_SHIFT               (0)
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_SIGNED_FIELD        0
+#define FW_DEVA_CONTIGUITY_WARNING_TRANS_ID_TRUSTED             (0)
+
+/* FW_DEVA_CONTIGUITY_WARNING     END_MB_NUM */
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_START_BIT         0
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_END_BIT           15
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_ALIGNMENT         (2)
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_TYPE              unsigned short
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_MASK              (0xFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_LSBMASK           (0xFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_OFFSET            (0x000C)
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_SHIFT             (0)
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_SIGNED_FIELD      0
+#define FW_DEVA_CONTIGUITY_WARNING_END_MB_NUM_TRUSTED           (0)
+
+/* FW_DEVA_CONTIGUITY_WARNING     BEGIN_MB_NUM */
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_START_BIT               16
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_END_BIT         31
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_ALIGNMENT               (2)
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_TYPE            unsigned short
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_MASK            (0xFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_LSBMASK         (0xFFFF)
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_OFFSET          (0x000E)
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_SHIFT           (0)
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_SIGNED_FIELD    0
+#define FW_DEVA_CONTIGUITY_WARNING_BEGIN_MB_NUM_TRUSTED         (0)
+
+#define FW_DEVA_SIGNATURES_SIZE         (20)
+
+/* FW_DEVA_SIGNATURES     MSG_ID */
+#define FW_DEVA_SIGNATURES_MSG_ID_START_BIT             16
+#define FW_DEVA_SIGNATURES_MSG_ID_END_BIT               31
+#define FW_DEVA_SIGNATURES_MSG_ID_ALIGNMENT             (2)
+#define FW_DEVA_SIGNATURES_MSG_ID_TYPE          unsigned short
+#define FW_DEVA_SIGNATURES_MSG_ID_MASK          (0xFFFF)
+#define FW_DEVA_SIGNATURES_MSG_ID_LSBMASK               (0xFFFF)
+#define FW_DEVA_SIGNATURES_MSG_ID_OFFSET                (0x0002)
+#define FW_DEVA_SIGNATURES_MSG_ID_SHIFT         (0)
+#define FW_DEVA_SIGNATURES_MSG_ID_SIGNED_FIELD  0
+#define FW_DEVA_SIGNATURES_MSG_ID_TRUSTED               (0)
+
+/* FW_DEVA_SIGNATURES     MSG_TYPE */
+#define FW_DEVA_SIGNATURES_MSG_TYPE_START_BIT           8
+#define FW_DEVA_SIGNATURES_MSG_TYPE_END_BIT             15
+#define FW_DEVA_SIGNATURES_MSG_TYPE_ALIGNMENT           (1)
+#define FW_DEVA_SIGNATURES_MSG_TYPE_TYPE                unsigned char
+#define FW_DEVA_SIGNATURES_MSG_TYPE_MASK                (0xFF)
+#define FW_DEVA_SIGNATURES_MSG_TYPE_LSBMASK             (0xFF)
+#define FW_DEVA_SIGNATURES_MSG_TYPE_OFFSET              (0x0001)
+#define FW_DEVA_SIGNATURES_MSG_TYPE_SHIFT               (0)
+#define FW_DEVA_SIGNATURES_MSG_TYPE_SIGNED_FIELD        0
+#define FW_DEVA_SIGNATURES_MSG_TYPE_TRUSTED             (0)
+
+/* FW_DEVA_SIGNATURES     NOT_LAST_MSG */
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_START_BIT               7
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_END_BIT         7
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_ALIGNMENT               (1)
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_TYPE            unsigned char
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_MASK            (0x80)
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_LSBMASK         (0x01)
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_OFFSET          (0x0000)
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_SHIFT           (7)
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_SIGNED_FIELD    0
+#define FW_DEVA_SIGNATURES_NOT_LAST_MSG_TRUSTED         (0)
+
+/* FW_DEVA_SIGNATURES     MSG_SIZE */
+#define FW_DEVA_SIGNATURES_MSG_SIZE_START_BIT           0
+#define FW_DEVA_SIGNATURES_MSG_SIZE_END_BIT             6
+#define FW_DEVA_SIGNATURES_MSG_SIZE_ALIGNMENT           (1)
+#define FW_DEVA_SIGNATURES_MSG_SIZE_TYPE                unsigned char
+#define FW_DEVA_SIGNATURES_MSG_SIZE_MASK                (0x7F)
+#define FW_DEVA_SIGNATURES_MSG_SIZE_LSBMASK             (0x7F)
+#define FW_DEVA_SIGNATURES_MSG_SIZE_OFFSET              (0x0000)
+#define FW_DEVA_SIGNATURES_MSG_SIZE_SHIFT               (0)
+#define FW_DEVA_SIGNATURES_MSG_SIZE_SIGNED_FIELD        0
+#define FW_DEVA_SIGNATURES_MSG_SIZE_TRUSTED             (0)
+
+/* FW_DEVA_SIGNATURES     PTD */
+#define FW_DEVA_SIGNATURES_PTD_START_BIT                0
+#define FW_DEVA_SIGNATURES_PTD_END_BIT          31
+#define FW_DEVA_SIGNATURES_PTD_ALIGNMENT                (4)
+#define FW_DEVA_SIGNATURES_PTD_TYPE             unsigned int
+#define FW_DEVA_SIGNATURES_PTD_MASK             (0xFFFFFFFF)
+#define FW_DEVA_SIGNATURES_PTD_LSBMASK          (0xFFFFFFFF)
+#define FW_DEVA_SIGNATURES_PTD_OFFSET           (0x0004)
+#define FW_DEVA_SIGNATURES_PTD_SHIFT            (0)
+#define FW_DEVA_SIGNATURES_PTD_SIGNED_FIELD     0
+#define FW_DEVA_SIGNATURES_PTD_TRUSTED          (0)
+
+/* FW_DEVA_SIGNATURES     TRANS_ID */
+#define FW_DEVA_SIGNATURES_TRANS_ID_START_BIT           0
+#define FW_DEVA_SIGNATURES_TRANS_ID_END_BIT             31
+#define FW_DEVA_SIGNATURES_TRANS_ID_ALIGNMENT           (4)
+#define FW_DEVA_SIGNATURES_TRANS_ID_TYPE                unsigned int
+#define FW_DEVA_SIGNATURES_TRANS_ID_MASK                (0xFFFFFFFF)
+#define FW_DEVA_SIGNATURES_TRANS_ID_LSBMASK             (0xFFFFFFFF)
+#define FW_DEVA_SIGNATURES_TRANS_ID_OFFSET              (0x0008)
+#define FW_DEVA_SIGNATURES_TRANS_ID_SHIFT               (0)
+#define FW_DEVA_SIGNATURES_TRANS_ID_SIGNED_FIELD        0
+#define FW_DEVA_SIGNATURES_TRANS_ID_TRUSTED             (0)
+
+/* FW_DEVA_SIGNATURES     SIGNATURE_SELECT */
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_START_BIT           0
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_END_BIT             31
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_ALIGNMENT           (4)
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_TYPE                unsigned int
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_MASK                (0xFFFFFFFF)
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_LSBMASK             (0xFFFFFFFF)
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_OFFSET              (0x000C)
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_SHIFT               (0)
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_SIGNED_FIELD        0
+#define FW_DEVA_SIGNATURES_SIGNATURE_SELECT_TRUSTED             (0)
+
+/* FW_DEVA_SIGNATURES     SIGNATURES */
+#define FW_DEVA_SIGNATURES_SIGNATURES_START_BIT         0
+#define FW_DEVA_SIGNATURES_SIGNATURES_END_BIT           31
+#define FW_DEVA_SIGNATURES_SIGNATURES_ALIGNMENT         (4)
+#define FW_DEVA_SIGNATURES_SIGNATURES_TYPE              unsigned int
+#define FW_DEVA_SIGNATURES_SIGNATURES_MASK              (0xFFFFFFFF)
+#define FW_DEVA_SIGNATURES_SIGNATURES_LSBMASK           (0xFFFFFFFF)
+#define FW_DEVA_SIGNATURES_SIGNATURES_OFFSET            (0x0010)
+#define FW_DEVA_SIGNATURES_SIGNATURES_SHIFT             (0)
+#define FW_DEVA_SIGNATURES_SIGNATURES_SIGNED_FIELD      0
+#define FW_DEVA_SIGNATURES_SIGNATURES_TRUSTED           (0)
+
+#define FW_PERF_SIZE            (8)
+
+/* FW_PERF     MSG_ID */
+#define FW_PERF_MSG_ID_START_BIT                16
+#define FW_PERF_MSG_ID_END_BIT          31
+#define FW_PERF_MSG_ID_ALIGNMENT                (2)
+#define FW_PERF_MSG_ID_TYPE             unsigned short
+#define FW_PERF_MSG_ID_MASK             (0xFFFF)
+#define FW_PERF_MSG_ID_LSBMASK          (0xFFFF)
+#define FW_PERF_MSG_ID_OFFSET           (0x0002)
+#define FW_PERF_MSG_ID_SHIFT            (0)
+#define FW_PERF_MSG_ID_SIGNED_FIELD     0
+#define FW_PERF_MSG_ID_TRUSTED          (0)
+
+/* FW_PERF     MSG_TYPE */
+#define FW_PERF_MSG_TYPE_START_BIT              8
+#define FW_PERF_MSG_TYPE_END_BIT                15
+#define FW_PERF_MSG_TYPE_ALIGNMENT              (1)
+#define FW_PERF_MSG_TYPE_TYPE           unsigned char
+#define FW_PERF_MSG_TYPE_MASK           (0xFF)
+#define FW_PERF_MSG_TYPE_LSBMASK                (0xFF)
+#define FW_PERF_MSG_TYPE_OFFSET         (0x0001)
+#define FW_PERF_MSG_TYPE_SHIFT          (0)
+#define FW_PERF_MSG_TYPE_SIGNED_FIELD   0
+#define FW_PERF_MSG_TYPE_TRUSTED                (0)
+
+/* FW_PERF     UNUSED1 */
+#define FW_PERF_UNUSED1_START_BIT               7
+#define FW_PERF_UNUSED1_END_BIT         7
+#define FW_PERF_UNUSED1_ALIGNMENT               (1)
+#define FW_PERF_UNUSED1_TYPE            unsigned char
+#define FW_PERF_UNUSED1_MASK            (0x80)
+#define FW_PERF_UNUSED1_LSBMASK         (0x01)
+#define FW_PERF_UNUSED1_OFFSET          (0x0000)
+#define FW_PERF_UNUSED1_SHIFT           (7)
+#define FW_PERF_UNUSED1_SIGNED_FIELD    0
+#define FW_PERF_UNUSED1_TRUSTED         (0)
+
+/* FW_PERF     MSG_SIZE */
+#define FW_PERF_MSG_SIZE_START_BIT              0
+#define FW_PERF_MSG_SIZE_END_BIT                6
+#define FW_PERF_MSG_SIZE_ALIGNMENT              (1)
+#define FW_PERF_MSG_SIZE_TYPE           unsigned char
+#define FW_PERF_MSG_SIZE_MASK           (0x7F)
+#define FW_PERF_MSG_SIZE_LSBMASK                (0x7F)
+#define FW_PERF_MSG_SIZE_OFFSET         (0x0000)
+#define FW_PERF_MSG_SIZE_SHIFT          (0)
+#define FW_PERF_MSG_SIZE_SIGNED_FIELD   0
+#define FW_PERF_MSG_SIZE_TRUSTED                (0)
+
+/* FW_PERF     TIMESTAMP */
+#define FW_PERF_TIMESTAMP_START_BIT             0
+#define FW_PERF_TIMESTAMP_END_BIT               31
+#define FW_PERF_TIMESTAMP_ALIGNMENT             (4)
+#define FW_PERF_TIMESTAMP_TYPE          unsigned int
+#define FW_PERF_TIMESTAMP_MASK          (0xFFFFFFFF)
+#define FW_PERF_TIMESTAMP_LSBMASK               (0xFFFFFFFF)
+#define FW_PERF_TIMESTAMP_OFFSET                (0x0004)
+#define FW_PERF_TIMESTAMP_SHIFT         (0)
+#define FW_PERF_TIMESTAMP_SIGNED_FIELD  0
+#define FW_PERF_TIMESTAMP_TRUSTED               (0)
+
+#define FW_DEC_REQ_RECEIVED_SIZE                (12)
+
+/* FW_DEC_REQ_RECEIVED     MSG_ID */
+#define FW_DEC_REQ_RECEIVED_MSG_ID_START_BIT            16
+#define FW_DEC_REQ_RECEIVED_MSG_ID_END_BIT              31
+#define FW_DEC_REQ_RECEIVED_MSG_ID_ALIGNMENT            (2)
+#define FW_DEC_REQ_RECEIVED_MSG_ID_TYPE         unsigned short
+#define FW_DEC_REQ_RECEIVED_MSG_ID_MASK         (0xFFFF)
+#define FW_DEC_REQ_RECEIVED_MSG_ID_LSBMASK              (0xFFFF)
+#define FW_DEC_REQ_RECEIVED_MSG_ID_OFFSET               (0x0002)
+#define FW_DEC_REQ_RECEIVED_MSG_ID_SHIFT                (0)
+#define FW_DEC_REQ_RECEIVED_MSG_ID_SIGNED_FIELD 0
+#define FW_DEC_REQ_RECEIVED_MSG_ID_TRUSTED              (0)
+
+/* FW_DEC_REQ_RECEIVED     MSG_TYPE */
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_START_BIT          8
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_END_BIT            15
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_ALIGNMENT          (1)
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_TYPE               unsigned char
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_MASK               (0xFF)
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_LSBMASK            (0xFF)
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_OFFSET             (0x0001)
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_SHIFT              (0)
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_SIGNED_FIELD       0
+#define FW_DEC_REQ_RECEIVED_MSG_TYPE_TRUSTED            (0)
+
+/* FW_DEC_REQ_RECEIVED     NOT_LAST_MSG */
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_START_BIT              7
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_END_BIT                7
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_ALIGNMENT              (1)
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_TYPE           unsigned char
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_MASK           (0x80)
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_LSBMASK                (0x01)
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_OFFSET         (0x0000)
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_SHIFT          (7)
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_SIGNED_FIELD   0
+#define FW_DEC_REQ_RECEIVED_NOT_LAST_MSG_TRUSTED                (0)
+
+/* FW_DEC_REQ_RECEIVED     MSG_SIZE */
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_START_BIT          0
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_END_BIT            6
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_ALIGNMENT          (1)
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_TYPE               unsigned char
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_MASK               (0x7F)
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_LSBMASK            (0x7F)
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_OFFSET             (0x0000)
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_SHIFT              (0)
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_SIGNED_FIELD       0
+#define FW_DEC_REQ_RECEIVED_MSG_SIZE_TRUSTED            (0)
+
+/* FW_DEC_REQ_RECEIVED     PTD */
+#define FW_DEC_REQ_RECEIVED_PTD_START_BIT               0
+#define FW_DEC_REQ_RECEIVED_PTD_END_BIT         31
+#define FW_DEC_REQ_RECEIVED_PTD_ALIGNMENT               (4)
+#define FW_DEC_REQ_RECEIVED_PTD_TYPE            unsigned int
+#define FW_DEC_REQ_RECEIVED_PTD_MASK            (0xFFFFFFFF)
+#define FW_DEC_REQ_RECEIVED_PTD_LSBMASK         (0xFFFFFFFF)
+#define FW_DEC_REQ_RECEIVED_PTD_OFFSET          (0x0004)
+#define FW_DEC_REQ_RECEIVED_PTD_SHIFT           (0)
+#define FW_DEC_REQ_RECEIVED_PTD_SIGNED_FIELD    0
+#define FW_DEC_REQ_RECEIVED_PTD_TRUSTED         (0)
+
+/* FW_DEC_REQ_RECEIVED     TRANS_ID */
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_START_BIT          0
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_END_BIT            31
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_ALIGNMENT          (4)
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_TYPE               unsigned int
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_MASK               (0xFFFFFFFF)
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_LSBMASK            (0xFFFFFFFF)
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_OFFSET             (0x0008)
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_SHIFT              (0)
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_SIGNED_FIELD       0
+#define FW_DEC_REQ_RECEIVED_TRANS_ID_TRUSTED            (0)
+
+#endif /* _IMG_VDEC_FW_MSG_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/img_video_bus4_mmu_regs.h b/drivers/media/platform/vxe-vxd/decoder/img_video_bus4_mmu_regs.h
new file mode 100644
index 000000000000..dc0ae514310c
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/img_video_bus4_mmu_regs.h
@@ -0,0 +1,1104 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG video bus4 mmu registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _IMG_VIDEO_BUS4_MMU_REGS_H
+#define _IMG_VIDEO_BUS4_MMU_REGS_H
+
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_OFFSET             (0x0020)
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_STRIDE             (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_NO_ENTRIES         (4)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_DIR_BASE_ADDR, MMU_DIR_BASE_ADDR */
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_MMU_DIR_BASE_ADDR_MASK             (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_MMU_DIR_BASE_ADDR_LSBMASK          (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_MMU_DIR_BASE_ADDR_SHIFT            (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_MMU_DIR_BASE_ADDR_LENGTH           (32)
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_MMU_DIR_BASE_ADDR_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_DIR_BASE_ADDR_MMU_DIR_BASE_ADDR_SIGNED_FIELD     (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_OFFSET          (0x0040)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_STRIDE          (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_NO_ENTRIES              (4)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_128INTERLEAVE_SPCR3 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR3_MASK           (0x10000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR3_LSBMASK                (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR3_SHIFT          (28)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR3_LENGTH         (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR3_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR3_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_ENABLE_SPCR3 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR3_MASK          (0x08000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR3_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR3_SHIFT         (27)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR3_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR3_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR3_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_STRIDE_SPCR3 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR3_MASK          (0x07000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR3_LSBMASK               (0x00000007)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR3_SHIFT         (24)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR3_LENGTH                (3)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR3_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR3_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_128INTERLEAVE_SPCR2 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR2_MASK           (0x00100000)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR2_LSBMASK                (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR2_SHIFT          (20)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR2_LENGTH         (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR2_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR2_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_ENABLE_SPCR2 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR2_MASK          (0x00080000)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR2_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR2_SHIFT         (19)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR2_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR2_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR2_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_STRIDE_SPCR2 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR2_MASK          (0x00070000)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR2_LSBMASK               (0x00000007)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR2_SHIFT         (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR2_LENGTH                (3)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR2_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR2_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_128INTERLEAVE_SPCR1 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR1_MASK           (0x00001000)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR1_LSBMASK                (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR1_SHIFT          (12)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR1_LENGTH         (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR1_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SPCR1_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_ENABLE_SPCR1 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR1_MASK          (0x00000800)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR1_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR1_SHIFT         (11)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR1_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR1_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SPCR1_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_STRIDE_SPCR1 */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR1_MASK          (0x00000700)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR1_LSBMASK               (0x00000007)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR1_SHIFT         (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR1_LENGTH                (3)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR1_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SPCR1_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_128INTERLEAVE */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_MASK         (0x00000010)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_LSBMASK              (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SHIFT                (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_LENGTH               (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_128INTERLEAVE_SIGNED_FIELD (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_ENABLE */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_MASK                (0x00000008)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_LSBMASK             (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SHIFT               (3)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_LENGTH              (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_DEFAULT             (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_ENABLE_SIGNED_FIELD        (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_CFG, TILE_STRIDE */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_MASK                (0x00000007)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_LSBMASK             (0x00000007)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SHIFT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_LENGTH              (3)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_DEFAULT             (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_CFG_TILE_STRIDE_SIGNED_FIELD        (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_OFFSET             (0x0050)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_STRIDE             (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_NO_ENTRIES         (4)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_MIN_ADDR, TILE_MIN_ADDR */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_TILE_MIN_ADDR_MASK         (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_TILE_MIN_ADDR_LSBMASK              (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_TILE_MIN_ADDR_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_TILE_MIN_ADDR_LENGTH               (32)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_TILE_MIN_ADDR_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MIN_ADDR_TILE_MIN_ADDR_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_OFFSET             (0x0060)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_STRIDE             (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_NO_ENTRIES         (4)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_TILE_MAX_ADDR, TILE_MAX_ADDR */
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_TILE_MAX_ADDR_MASK         (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_TILE_MAX_ADDR_LSBMASK              (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_TILE_MAX_ADDR_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_TILE_MAX_ADDR_LENGTH               (32)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_TILE_MAX_ADDR_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_TILE_MAX_ADDR_TILE_MAX_ADDR_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_OFFSET          (0x0000)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL0, MMU_TILING_SCHEME */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_TILING_SCHEME_MASK          (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_TILING_SCHEME_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_TILING_SCHEME_SHIFT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_TILING_SCHEME_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_TILING_SCHEME_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_TILING_SCHEME_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL0, MMU_CACHE_POLICY */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_CACHE_POLICY_MASK           (0x00000100)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_CACHE_POLICY_LSBMASK                (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_CACHE_POLICY_SHIFT          (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_CACHE_POLICY_LENGTH         (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_CACHE_POLICY_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_MMU_CACHE_POLICY_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL0, FORCE_CACHE_POLICY_BYPASS */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_FORCE_CACHE_POLICY_BYPASS_MASK          (0x00000200)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_FORCE_CACHE_POLICY_BYPASS_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_FORCE_CACHE_POLICY_BYPASS_SHIFT         (9)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_FORCE_CACHE_POLICY_BYPASS_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_FORCE_CACHE_POLICY_BYPASS_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_FORCE_CACHE_POLICY_BYPASS_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL0, STALL_ON_PROTOCOL_FAULT */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_STALL_ON_PROTOCOL_FAULT_MASK            (0x00001000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_STALL_ON_PROTOCOL_FAULT_LSBMASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_STALL_ON_PROTOCOL_FAULT_SHIFT           (12)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_STALL_ON_PROTOCOL_FAULT_LENGTH          (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_STALL_ON_PROTOCOL_FAULT_DEFAULT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_STALL_ON_PROTOCOL_FAULT_SIGNED_FIELD    (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL0, USE_TILE_STRIDE_PER_CONTEXT */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_USE_TILE_STRIDE_PER_CONTEXT_MASK                (0x00010000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_USE_TILE_STRIDE_PER_CONTEXT_LSBMASK             (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_USE_TILE_STRIDE_PER_CONTEXT_SHIFT               (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_USE_TILE_STRIDE_PER_CONTEXT_LENGTH              (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_USE_TILE_STRIDE_PER_CONTEXT_DEFAULT             (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL0_USE_TILE_STRIDE_PER_CONTEXT_SIGNED_FIELD        (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_OFFSET          (0x0008)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL1, MMU_FLUSH */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FLUSH_MASK          (0x0000000F)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FLUSH_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FLUSH_SHIFT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FLUSH_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FLUSH_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FLUSH_SIGNED_FIELD  (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FLUSH_NO_REPS               (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FLUSH_SIZE          (1)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL1, MMU_INVALDC */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_INVALDC_MASK                (0x00000F00)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_INVALDC_LSBMASK             (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_INVALDC_SHIFT               (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_INVALDC_LENGTH              (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_INVALDC_DEFAULT             (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_INVALDC_SIGNED_FIELD        (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_INVALDC_NO_REPS             (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_INVALDC_SIZE                (1)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL1, MMU_FAULT_CLEAR */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FAULT_CLEAR_MASK            (0x00010000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FAULT_CLEAR_LSBMASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FAULT_CLEAR_SHIFT           (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FAULT_CLEAR_LENGTH          (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FAULT_CLEAR_DEFAULT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_FAULT_CLEAR_SIGNED_FIELD    (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL1, PROTOCOL_FAULT_CLEAR */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_PROTOCOL_FAULT_CLEAR_MASK               (0x00100000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_PROTOCOL_FAULT_CLEAR_LSBMASK            (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_PROTOCOL_FAULT_CLEAR_SHIFT              (20)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_PROTOCOL_FAULT_CLEAR_LENGTH             (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_PROTOCOL_FAULT_CLEAR_DEFAULT            (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_PROTOCOL_FAULT_CLEAR_SIGNED_FIELD       (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL1, MMU_PAUSE_SET */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_SET_MASK              (0x01000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_SET_LSBMASK           (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_SET_SHIFT             (24)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_SET_LENGTH            (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_SET_DEFAULT           (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_SET_SIGNED_FIELD      (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL1, MMU_PAUSE_CLEAR */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_CLEAR_MASK            (0x02000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_CLEAR_LSBMASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_CLEAR_SHIFT           (25)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_CLEAR_LENGTH          (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_CLEAR_DEFAULT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_PAUSE_CLEAR_SIGNED_FIELD    (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONTROL1, MMU_SOFT_RESET */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_SOFT_RESET_MASK             (0x10000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_SOFT_RESET_LSBMASK          (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_SOFT_RESET_SHIFT            (28)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_SOFT_RESET_LENGTH           (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_SOFT_RESET_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONTROL1_MMU_SOFT_RESET_SIGNED_FIELD     (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_OFFSET                (0x0010)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_BANK_INDEX, MMU_BANK_INDEX */
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_MMU_BANK_INDEX_MASK           (0xC0000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_MMU_BANK_INDEX_LSBMASK                (0x00000003)
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_MMU_BANK_INDEX_SHIFT          (30)
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_MMU_BANK_INDEX_LENGTH         (2)
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_MMU_BANK_INDEX_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_MMU_BANK_INDEX_SIGNED_FIELD   (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_MMU_BANK_INDEX_NO_REPS                (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_BANK_INDEX_MMU_BANK_INDEX_SIZE           (2)
+
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_OFFSET           (0x0014)
+
+/* IMG_VIDEO_BUS4_MMU, EXT_REQUEST_PRIORITY_ENABLE, EXT_CMD_PRIORITY_ENABLE */
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_EXT_CMD_PRIORITY_ENABLE_MASK \
+	( \
+		0x80000000)
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_EXT_CMD_PRIORITY_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_EXT_CMD_PRIORITY_ENABLE_SHIFT            (31)
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_EXT_CMD_PRIORITY_ENABLE_LENGTH           (1)
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_EXT_CMD_PRIORITY_ENABLE_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_EXT_CMD_PRIORITY_ENABLE_SIGNED_FIELD     (0)
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_EXT_CMD_PRIORITY_ENABLE_NO_REPS          (32)
+#define IMG_VIDEO_BUS4_MMU_EXT_REQUEST_PRIORITY_ENABLE_EXT_CMD_PRIORITY_ENABLE_SIZE             (1)
+
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_OFFSET               (0x0018)
+
+/* IMG_VIDEO_BUS4_MMU, REQUEST_PRIORITY_ENABLE, CMD_PRIORITY_ENABLE */
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_PRIORITY_ENABLE_MASK             (0x00008000)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_PRIORITY_ENABLE_LSBMASK          (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_PRIORITY_ENABLE_SHIFT            (15)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_PRIORITY_ENABLE_LENGTH           (1)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_PRIORITY_ENABLE_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_PRIORITY_ENABLE_SIGNED_FIELD     (0)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_PRIORITY_ENABLE_NO_REPS          (16)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_PRIORITY_ENABLE_SIZE             (1)
+
+/* IMG_VIDEO_BUS4_MMU, REQUEST_PRIORITY_ENABLE, CMD_MMU_PRIORITY_ENABLE */
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_MMU_PRIORITY_ENABLE_MASK         (0x00010000)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_MMU_PRIORITY_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_MMU_PRIORITY_ENABLE_SHIFT                (16)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_MMU_PRIORITY_ENABLE_LENGTH               (1)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_MMU_PRIORITY_ENABLE_DEFAULT              (1)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_PRIORITY_ENABLE_CMD_MMU_PRIORITY_ENABLE_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_OFFSET            (0x001C)
+
+/* IMG_VIDEO_BUS4_MMU, REQUEST_LIMITED_THROUGHPUT, LIMITED_WORDS */
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_LIMITED_WORDS_MASK                (0x000003FF)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_LIMITED_WORDS_LSBMASK             (0x000003FF)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_LIMITED_WORDS_SHIFT               (0)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_LIMITED_WORDS_LENGTH              (10)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_LIMITED_WORDS_DEFAULT             (0)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_LIMITED_WORDS_SIGNED_FIELD        (0)
+
+/* IMG_VIDEO_BUS4_MMU, REQUEST_LIMITED_THROUGHPUT, REQUEST_GAP */
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_REQUEST_GAP_MASK          (0x0FFF0000)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_REQUEST_GAP_LSBMASK               (0x00000FFF)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_REQUEST_GAP_SHIFT         (16)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_REQUEST_GAP_LENGTH                (12)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_REQUEST_GAP_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_REQUEST_LIMITED_THROUGHPUT_REQUEST_GAP_SIGNED_FIELD  (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_OFFSET           (0x0070)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_TRUSTED          (IMG_TRUE)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_ADDRESS_CONTROL, MMU_BYPASS */
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_BYPASS_MASK          (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_BYPASS_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_BYPASS_SHIFT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_BYPASS_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_BYPASS_DEFAULT               (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_BYPASS_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_ADDRESS_CONTROL, MMU_ENABLE_EXT_ADDRESSING */
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_ENABLE_EXT_ADDRESSING_MASK           (0x00000010)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_ENABLE_EXT_ADDRESSING_LSBMASK \
+	( \
+		0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_ENABLE_EXT_ADDRESSING_SHIFT          (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_ENABLE_EXT_ADDRESSING_LENGTH         (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_ENABLE_EXT_ADDRESSING_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_MMU_ENABLE_EXT_ADDRESSING_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_ADDRESS_CONTROL, SOFT_PAGE_SIZE */
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_SOFT_PAGE_SIZE_MASK              (0x00000700)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_SOFT_PAGE_SIZE_LSBMASK           (0x00000007)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_SOFT_PAGE_SIZE_SHIFT             (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_SOFT_PAGE_SIZE_LENGTH            (3)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_SOFT_PAGE_SIZE_DEFAULT           (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_SOFT_PAGE_SIZE_SIGNED_FIELD      (0)
+
+enum IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_SOFT_PAGE_SIZE_ENUM {
+	IMG_VIDEO_BUS4_MMU_SOFT_PAGE_SIZE_PAGE_64K         = 0x4,
+	IMG_VIDEO_BUS4_MMU_SOFT_PAGE_SIZE_PAGE_16K         = 0x2,
+	IMG_VIDEO_BUS4_MMU_SOFT_PAGE_SIZE_PAGE_4K          = 0x0,
+	IMG_VIDEO_BUS4_MMU_SOFT_PAGE_SIZE_PAGE_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* IMG_VIDEO_BUS4_MMU, MMU_ADDRESS_CONTROL, UPPER_ADDRESS_FIXED */
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_UPPER_ADDRESS_FIXED_MASK         (0x00FF0000)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_UPPER_ADDRESS_FIXED_LSBMASK              (0x000000FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_UPPER_ADDRESS_FIXED_SHIFT                (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_UPPER_ADDRESS_FIXED_LENGTH               (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_UPPER_ADDRESS_FIXED_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_ADDRESS_CONTROL_UPPER_ADDRESS_FIXED_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_OFFSET           (0x0080)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, NUM_REQUESTORS */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_MASK              (0x0000000F)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_LSBMASK           (0x0000000F)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_SHIFT             (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_LENGTH            (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_DEFAULT           (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_SIGNED_FIELD      (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, EXTENDED_ADDR_RANGE */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_EXTENDED_ADDR_RANGE_MASK         (0x000000F0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_EXTENDED_ADDR_RANGE_LSBMASK              (0x0000000F)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_EXTENDED_ADDR_RANGE_SHIFT                (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_EXTENDED_ADDR_RANGE_LENGTH               (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_EXTENDED_ADDR_RANGE_DEFAULT              (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_EXTENDED_ADDR_RANGE_SIGNED_FIELD (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, GROUP_OVERRIDE_SIZE */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_GROUP_OVERRIDE_SIZE_MASK         (0x00000700)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_GROUP_OVERRIDE_SIZE_LSBMASK              (0x00000007)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_GROUP_OVERRIDE_SIZE_SHIFT                (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_GROUP_OVERRIDE_SIZE_LENGTH               (3)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_GROUP_OVERRIDE_SIZE_DEFAULT              (2)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_GROUP_OVERRIDE_SIZE_SIGNED_FIELD (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, ADDR_COHERENCY_SUPPORTED */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_ADDR_COHERENCY_SUPPORTED_MASK            (0x00001000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_ADDR_COHERENCY_SUPPORTED_LSBMASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_ADDR_COHERENCY_SUPPORTED_SHIFT           (12)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_ADDR_COHERENCY_SUPPORTED_LENGTH          (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_ADDR_COHERENCY_SUPPORTED_DEFAULT         (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_ADDR_COHERENCY_SUPPORTED_SIGNED_FIELD    (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, MMU_SUPPORTED */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_MMU_SUPPORTED_MASK               (0x00002000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_MMU_SUPPORTED_LSBMASK            (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_MMU_SUPPORTED_SHIFT              (13)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_MMU_SUPPORTED_LENGTH             (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_MMU_SUPPORTED_DEFAULT            (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_MMU_SUPPORTED_SIGNED_FIELD       (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, NUM_REQUESTORS_EXT */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_EXT_MASK          (0x0000C000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_EXT_LSBMASK               (0x00000003)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_EXT_SHIFT         (14)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_EXT_LENGTH                (2)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_EXT_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NUM_REQUESTORS_EXT_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, TILE_ADDR_GRANULARITY */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TILE_ADDR_GRANULARITY_MASK               (0x001F0000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TILE_ADDR_GRANULARITY_LSBMASK            (0x0000001F)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TILE_ADDR_GRANULARITY_SHIFT              (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TILE_ADDR_GRANULARITY_LENGTH             (5)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TILE_ADDR_GRANULARITY_DEFAULT            (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TILE_ADDR_GRANULARITY_SIGNED_FIELD       (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, NO_READ_REORDER */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NO_READ_REORDER_MASK             (0x00200000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NO_READ_REORDER_LSBMASK          (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NO_READ_REORDER_SHIFT            (21)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NO_READ_REORDER_LENGTH           (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NO_READ_REORDER_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_NO_READ_REORDER_SIGNED_FIELD     (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG0, TAGS_SUPPORTED */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TAGS_SUPPORTED_MASK              (0xFFC00000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TAGS_SUPPORTED_LSBMASK           (0x000003FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TAGS_SUPPORTED_SHIFT             (22)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TAGS_SUPPORTED_LENGTH            (10)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TAGS_SUPPORTED_DEFAULT           (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG0_TAGS_SUPPORTED_SIGNED_FIELD      (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_OFFSET           (0x0084)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, OSA_PAGE_SIZE */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_SIZE_MASK           (0x0000000F)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_SIZE_LSBMASK                (0x0000000F)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_SIZE_SHIFT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_SIZE_LENGTH         (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_SIZE_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_SIZE_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, PAGE_CACHE_ENTRIES */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_CACHE_ENTRIES_MASK          (0x0000FF00)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_CACHE_ENTRIES_LSBMASK               (0x000000FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_CACHE_ENTRIES_SHIFT         (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_CACHE_ENTRIES_LENGTH                (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_CACHE_ENTRIES_DEFAULT               (7)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_PAGE_CACHE_ENTRIES_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, DIR_CACHE_ENTRIES */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_DIR_CACHE_ENTRIES_MASK           (0x001F0000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_DIR_CACHE_ENTRIES_LSBMASK                (0x0000001F)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_DIR_CACHE_ENTRIES_SHIFT          (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_DIR_CACHE_ENTRIES_LENGTH         (5)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_DIR_CACHE_ENTRIES_DEFAULT                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_DIR_CACHE_ENTRIES_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, BANDWIDTH_COUNT_SUPPORTED */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_BANDWIDTH_COUNT_SUPPORTED_MASK           (0x01000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_BANDWIDTH_COUNT_SUPPORTED_LSBMASK                (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_BANDWIDTH_COUNT_SUPPORTED_SHIFT          (24)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_BANDWIDTH_COUNT_SUPPORTED_LENGTH         (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_BANDWIDTH_COUNT_SUPPORTED_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_BANDWIDTH_COUNT_SUPPORTED_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, STALL_COUNT_SUPPORTED */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_STALL_COUNT_SUPPORTED_MASK               (0x02000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_STALL_COUNT_SUPPORTED_LSBMASK            (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_STALL_COUNT_SUPPORTED_SHIFT              (25)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_STALL_COUNT_SUPPORTED_LENGTH             (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_STALL_COUNT_SUPPORTED_DEFAULT            (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_STALL_COUNT_SUPPORTED_SIGNED_FIELD       (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, LATENCY_COUNT_SUPPORTED */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_LATENCY_COUNT_SUPPORTED_MASK             (0x04000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_LATENCY_COUNT_SUPPORTED_LSBMASK          (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_LATENCY_COUNT_SUPPORTED_SHIFT            (26)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_LATENCY_COUNT_SUPPORTED_LENGTH           (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_LATENCY_COUNT_SUPPORTED_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_LATENCY_COUNT_SUPPORTED_SIGNED_FIELD     (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, SUPPORT_READ_INTERLEAVE */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_READ_INTERLEAVE_MASK             (0x10000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_READ_INTERLEAVE_LSBMASK          (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_READ_INTERLEAVE_SHIFT            (28)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_READ_INTERLEAVE_LENGTH           (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_READ_INTERLEAVE_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_READ_INTERLEAVE_SIGNED_FIELD     (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, SUPPORT_STRIDE_PER_CONTEXT */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_STRIDE_PER_CONTEXT_MASK          (0x20000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_STRIDE_PER_CONTEXT_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_STRIDE_PER_CONTEXT_SHIFT         (29)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_STRIDE_PER_CONTEXT_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_STRIDE_PER_CONTEXT_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_STRIDE_PER_CONTEXT_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, SUPPORT_EXCLUSIVE */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_EXCLUSIVE_MASK           (0x40000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_EXCLUSIVE_LSBMASK                (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_EXCLUSIVE_SHIFT          (30)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_EXCLUSIVE_LENGTH         (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_EXCLUSIVE_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_EXCLUSIVE_SIGNED_FIELD   (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_CONFIG1, SUPPORT_SECURE */
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_SECURE_MASK              (0x80000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_SECURE_LSBMASK           (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_SECURE_SHIFT             (31)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_SECURE_LENGTH            (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_SECURE_DEFAULT           (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_CONFIG1_SUPPORT_SECURE_SIGNED_FIELD      (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_OFFSET           (0x0088)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_STATUS0, MMU_PF_N_RW */
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_PF_N_RW_MASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_PF_N_RW_LSBMASK              (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_PF_N_RW_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_PF_N_RW_LENGTH               (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_PF_N_RW_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_PF_N_RW_SIGNED_FIELD (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_STATUS0, MMU_SECURE_FAULT */
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_SECURE_FAULT_MASK            (0x00000002)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_SECURE_FAULT_LSBMASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_SECURE_FAULT_SHIFT           (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_SECURE_FAULT_LENGTH          (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_SECURE_FAULT_DEFAULT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_SECURE_FAULT_SIGNED_FIELD    (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_STATUS0, MMU_FAULT_ADDR */
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_FAULT_ADDR_MASK              (0xFFFFF000)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_FAULT_ADDR_LSBMASK           (0x000FFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_FAULT_ADDR_SHIFT             (12)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_FAULT_ADDR_LENGTH            (20)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_FAULT_ADDR_DEFAULT           (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS0_MMU_FAULT_ADDR_SIGNED_FIELD      (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_OFFSET           (0x008C)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_STATUS1, MMU_FAULT_REQ_STAT */
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_STAT_MASK          (0x0000FFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_STAT_LSBMASK               (0x0000FFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_STAT_SHIFT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_STAT_LENGTH                (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_STAT_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_STAT_SIGNED_FIELD  (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_STATUS1, MMU_FAULT_REQ_ID */
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_ID_MASK            (0x003F0000)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_ID_LSBMASK         (0x0000003F)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_ID_SHIFT           (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_ID_LENGTH          (6)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_ID_DEFAULT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_REQ_ID_SIGNED_FIELD    (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_STATUS1, MMU_FAULT_INDEX */
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_INDEX_MASK             (0x03000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_INDEX_LSBMASK          (0x00000003)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_INDEX_SHIFT            (24)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_INDEX_LENGTH           (2)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_INDEX_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_INDEX_SIGNED_FIELD     (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_STATUS1, MMU_FAULT_RNW */
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_RNW_MASK               (0x10000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_RNW_LSBMASK            (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_RNW_SHIFT              (28)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_RNW_LENGTH             (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_RNW_DEFAULT            (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_STATUS1_MMU_FAULT_RNW_SIGNED_FIELD       (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_OFFSET           (0x0090)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_MEM_REQ, TAG_OUTSTANDING */
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_TAG_OUTSTANDING_MASK             (0x000003FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_TAG_OUTSTANDING_LSBMASK          (0x000003FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_TAG_OUTSTANDING_SHIFT            (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_TAG_OUTSTANDING_LENGTH           (10)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_TAG_OUTSTANDING_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_TAG_OUTSTANDING_SIGNED_FIELD     (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_MEM_REQ, EXT_WRRESP_FAULT */
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_WRRESP_FAULT_MASK            (0x00001000)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_WRRESP_FAULT_LSBMASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_WRRESP_FAULT_SHIFT           (12)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_WRRESP_FAULT_LENGTH          (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_WRRESP_FAULT_DEFAULT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_WRRESP_FAULT_SIGNED_FIELD    (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_MEM_REQ, EXT_RDRESP_FAULT */
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_RDRESP_FAULT_MASK            (0x00002000)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_RDRESP_FAULT_LSBMASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_RDRESP_FAULT_SHIFT           (13)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_RDRESP_FAULT_LENGTH          (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_RDRESP_FAULT_DEFAULT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_RDRESP_FAULT_SIGNED_FIELD    (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_MEM_REQ, EXT_READ_BURST_FAULT */
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_READ_BURST_FAULT_MASK                (0x00004000)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_READ_BURST_FAULT_LSBMASK             (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_READ_BURST_FAULT_SHIFT               (14)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_READ_BURST_FAULT_LENGTH              (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_READ_BURST_FAULT_DEFAULT             (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_EXT_READ_BURST_FAULT_SIGNED_FIELD        (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_MEM_REQ, INT_PROTOCOL_FAULT */
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_INT_PROTOCOL_FAULT_MASK          (0x80000000)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_INT_PROTOCOL_FAULT_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_INT_PROTOCOL_FAULT_SHIFT         (31)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_INT_PROTOCOL_FAULT_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_INT_PROTOCOL_FAULT_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_INT_PROTOCOL_FAULT_SIGNED_FIELD  (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_INT_PROTOCOL_FAULT_NO_REPS               (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_REQ_INT_PROTOCOL_FAULT_SIZE          (1)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_EXT_OUTSTANDING_OFFSET               (0x0094)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_MEM_EXT_OUTSTANDING, READ_WORDS_OUTSTANDING */
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_EXT_OUTSTANDING_READ_WORDS_OUTSTANDING_MASK          (0x0000FFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_EXT_OUTSTANDING_READ_WORDS_OUTSTANDING_LSBMASK \
+	( \
+		0x0000FFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_EXT_OUTSTANDING_READ_WORDS_OUTSTANDING_SHIFT         (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_EXT_OUTSTANDING_READ_WORDS_OUTSTANDING_LENGTH                (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_EXT_OUTSTANDING_READ_WORDS_OUTSTANDING_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MEM_EXT_OUTSTANDING_READ_WORDS_OUTSTANDING_SIGNED_FIELD  (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_FAULT_SELECT_OFFSET              (0x00A0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_FAULT_SELECT, MMU_FAULT_SELECT */
+#define IMG_VIDEO_BUS4_MMU_MMU_FAULT_SELECT_MMU_FAULT_SELECT_MASK               (0x0000000F)
+#define IMG_VIDEO_BUS4_MMU_MMU_FAULT_SELECT_MMU_FAULT_SELECT_LSBMASK            (0x0000000F)
+#define IMG_VIDEO_BUS4_MMU_MMU_FAULT_SELECT_MMU_FAULT_SELECT_SHIFT              (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_FAULT_SELECT_MMU_FAULT_SELECT_LENGTH             (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_FAULT_SELECT_MMU_FAULT_SELECT_DEFAULT            (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_FAULT_SELECT_MMU_FAULT_SELECT_SIGNED_FIELD       (0)
+
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_OFFSET                (0x00A8)
+
+/* IMG_VIDEO_BUS4_MMU, PROTOCOL_FAULT, FAULT_PAGE_BREAK */
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_PAGE_BREAK_MASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_PAGE_BREAK_LSBMASK              (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_PAGE_BREAK_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_PAGE_BREAK_LENGTH               (1)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_PAGE_BREAK_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_PAGE_BREAK_SIGNED_FIELD (0)
+
+/* IMG_VIDEO_BUS4_MMU, PROTOCOL_FAULT, FAULT_WRITE */
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_WRITE_MASK              (0x00000010)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_WRITE_LSBMASK           (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_WRITE_SHIFT             (4)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_WRITE_LENGTH            (1)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_WRITE_DEFAULT           (0)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_WRITE_SIGNED_FIELD      (0)
+
+/* IMG_VIDEO_BUS4_MMU, PROTOCOL_FAULT, FAULT_READ */
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_READ_MASK               (0x00000020)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_READ_LSBMASK            (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_READ_SHIFT              (5)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_READ_LENGTH             (1)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_READ_DEFAULT            (0)
+#define IMG_VIDEO_BUS4_MMU_PROTOCOL_FAULT_FAULT_READ_SIGNED_FIELD       (0)
+
+#define IMG_VIDEO_BUS4_MMU_SECURE_MIN_ADDR_OFFSET               (0x00C0)
+
+/* IMG_VIDEO_BUS4_MMU, SECURE_MIN_ADDR, SECURE_MIN_ADDR */
+#define IMG_VIDEO_BUS4_MMU_SECURE_MIN_ADDR_SECURE_MIN_ADDR_MASK         (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MIN_ADDR_SECURE_MIN_ADDR_LSBMASK              (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MIN_ADDR_SECURE_MIN_ADDR_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MIN_ADDR_SECURE_MIN_ADDR_LENGTH               (32)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MIN_ADDR_SECURE_MIN_ADDR_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MIN_ADDR_SECURE_MIN_ADDR_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_SECURE_MAX_ADDR_OFFSET               (0x00C4)
+
+/* IMG_VIDEO_BUS4_MMU, SECURE_MAX_ADDR, SECURE_MAX_ADDR */
+#define IMG_VIDEO_BUS4_MMU_SECURE_MAX_ADDR_SECURE_MAX_ADDR_MASK         (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MAX_ADDR_SECURE_MAX_ADDR_LSBMASK              (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MAX_ADDR_SECURE_MAX_ADDR_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MAX_ADDR_SECURE_MAX_ADDR_LENGTH               (32)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MAX_ADDR_SECURE_MAX_ADDR_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_SECURE_MAX_ADDR_SECURE_MAX_ADDR_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MIN_ADDR_OFFSET             (0x00C8)
+
+/* IMG_VIDEO_BUS4_MMU, FIRMWARE_MIN_ADDR, FIRMWARE_MIN_ADDR */
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MIN_ADDR_FIRMWARE_MIN_ADDR_MASK             (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MIN_ADDR_FIRMWARE_MIN_ADDR_LSBMASK          (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MIN_ADDR_FIRMWARE_MIN_ADDR_SHIFT            (0)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MIN_ADDR_FIRMWARE_MIN_ADDR_LENGTH           (32)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MIN_ADDR_FIRMWARE_MIN_ADDR_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MIN_ADDR_FIRMWARE_MIN_ADDR_SIGNED_FIELD     (0)
+
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MAX_ADDR_OFFSET             (0x00CC)
+
+/* IMG_VIDEO_BUS4_MMU, FIRMWARE_MAX_ADDR, FIRMWARE_MAX_ADDR */
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MAX_ADDR_FIRMWARE_MAX_ADDR_MASK             (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MAX_ADDR_FIRMWARE_MAX_ADDR_LSBMASK          (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MAX_ADDR_FIRMWARE_MAX_ADDR_SHIFT            (0)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MAX_ADDR_FIRMWARE_MAX_ADDR_LENGTH           (32)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MAX_ADDR_FIRMWARE_MAX_ADDR_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_FIRMWARE_MAX_ADDR_FIRMWARE_MAX_ADDR_SIGNED_FIELD     (0)
+
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_OFFSET           (0x00D0)
+
+/*
+ * IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE,
+ * SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE
+ */
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE_MASK \
+	( \
+	  0x00000001)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE_LSBMASK \
+	( \
+	  0x00000001)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE_SHIFT \
+	( \
+	  0)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE_LENGTH \
+	( \
+	  1)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE_DEFAULT \
+	( \
+	  0)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_READ_TO_NON_SECURE_MEM_FAULT_ENABLE_SIGNED_FIELD \
+	( \
+	  0)
+
+/*
+ * IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE,
+ * SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE
+ */
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE_MASK \
+	( \
+		0x00000002)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE_SHIFT \
+	( \
+		1)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE_LENGTH \
+	( \
+		1)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE_DEFAULT \
+	( \
+		0)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_SECURE_WRITE_TO_NON_SECURE_MEM_FAULT_ENABLE_SIGNED_FIELD \
+	( \
+	  0)
+
+/*
+ * IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE,
+ * NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE
+ */
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE_MASK \
+	( \
+		0x00000004)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE_SHIFT \
+	( \
+		2)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE_LENGTH \
+	( \
+		1)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE_DEFAULT \
+	( \
+		0)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_READ_TO_SECURE_MEM_FAULT_ENABLE_SIGNED_FIELD \
+	( \
+	  0)
+
+/*
+ * IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE,
+ * NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE
+ */
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE_MASK \
+	( \
+		0x00000008)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE_SHIFT \
+	( \
+		3)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE_LENGTH \
+	( \
+		1)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE_DEFAULT \
+	( \
+		0)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_SECURE_WRITE_TO_SECURE_MEM_FAULT_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/*
+ * IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE,
+ * FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE
+ */
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_MASK \
+	( \
+		0x00000010)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_SHIFT \
+	( \
+		4)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_LENGTH \
+	( \
+		1)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_DEFAULT \
+	( \
+		0)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_READ_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/*
+ * IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE,
+ * FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE
+ */
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_MASK \
+	( \
+		0x00000020)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_SHIFT \
+	( \
+		5)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_LENGTH \
+	( \
+		1)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_DEFAULT \
+	( \
+		0)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_FIRMWARE_WRITE_TO_NON_FIRMWARE_MEM_FAULT_ENABLE_SIGNED_FIELD\
+	( \
+		0)
+
+/*
+ * IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE,
+ * NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE
+ */
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE_MASK \
+	( \
+		0x00000040)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE_SHIFT \
+	( \
+		6)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE_LENGTH \
+	( \
+		1)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE_DEFAULT \
+	( \
+		0)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_READ_TO_FIRMWARE_MEM_FAULT_ENABLE_SIGNED_FIELD \
+	( \
+		0)
+
+/*
+ * IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE,
+ * NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE
+ */
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE_MASK \
+	( \
+		0x00000080)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE_LSBMASK \
+	( \
+		0x00000001)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE_SHIFT \
+	( \
+		7)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE_LENGTH \
+	( \
+		1)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE_DEFAULT \
+	( \
+		0)
+#define \
+IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_NON_FIRMWARE_WRITE_TO_FIRMWARE_MEM_FAULT_ENABLE_SIGNED_FIELD\
+	( \
+		0)
+
+/* IMG_VIDEO_BUS4_MMU, SECURE_FAULT_ENABLE, MMU_CONTEXT_SECURE */
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_MMU_CONTEXT_SECURE_MASK          (0x00080000)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_MMU_CONTEXT_SECURE_LSBMASK               (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_MMU_CONTEXT_SECURE_SHIFT         (19)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_MMU_CONTEXT_SECURE_LENGTH                (1)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_MMU_CONTEXT_SECURE_DEFAULT               (0)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_MMU_CONTEXT_SECURE_SIGNED_FIELD  (0)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_MMU_CONTEXT_SECURE_NO_REPS               (4)
+#define IMG_VIDEO_BUS4_MMU_SECURE_FAULT_ENABLE_MMU_CONTEXT_SECURE_SIZE          (1)
+
+#define IMG_VIDEO_BUS4_MMU_TOTAL_READ_REQ_OFFSET                (0x0100)
+
+/* IMG_VIDEO_BUS4_MMU, TOTAL_READ_REQ, TOTAL_READ_REQ */
+#define IMG_VIDEO_BUS4_MMU_TOTAL_READ_REQ_TOTAL_READ_REQ_MASK           (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_READ_REQ_TOTAL_READ_REQ_LSBMASK                (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_READ_REQ_TOTAL_READ_REQ_SHIFT          (0)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_READ_REQ_TOTAL_READ_REQ_LENGTH         (32)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_READ_REQ_TOTAL_READ_REQ_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_READ_REQ_TOTAL_READ_REQ_SIGNED_FIELD   (0)
+
+#define IMG_VIDEO_BUS4_MMU_TOTAL_WRITE_REQ_OFFSET               (0x0104)
+
+/* IMG_VIDEO_BUS4_MMU, TOTAL_WRITE_REQ, TOTAL_WRITE_REQ */
+#define IMG_VIDEO_BUS4_MMU_TOTAL_WRITE_REQ_TOTAL_WRITE_REQ_MASK         (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_WRITE_REQ_TOTAL_WRITE_REQ_LSBMASK              (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_WRITE_REQ_TOTAL_WRITE_REQ_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_WRITE_REQ_TOTAL_WRITE_REQ_LENGTH               (32)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_WRITE_REQ_TOTAL_WRITE_REQ_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_TOTAL_WRITE_REQ_TOTAL_WRITE_REQ_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_READS_LESS_64_REQ_OFFSET             (0x0108)
+
+/* IMG_VIDEO_BUS4_MMU, READS_LESS_64_REQ, READS_LESS_64_REQ */
+#define IMG_VIDEO_BUS4_MMU_READS_LESS_64_REQ_READS_LESS_64_REQ_MASK             (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_READS_LESS_64_REQ_READS_LESS_64_REQ_LSBMASK          (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_READS_LESS_64_REQ_READS_LESS_64_REQ_SHIFT            (0)
+#define IMG_VIDEO_BUS4_MMU_READS_LESS_64_REQ_READS_LESS_64_REQ_LENGTH           (32)
+#define IMG_VIDEO_BUS4_MMU_READS_LESS_64_REQ_READS_LESS_64_REQ_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_READS_LESS_64_REQ_READS_LESS_64_REQ_SIGNED_FIELD     (0)
+
+#define IMG_VIDEO_BUS4_MMU_WRITES_LESS_64_REQ_OFFSET            (0x010C)
+
+/* IMG_VIDEO_BUS4_MMU, WRITES_LESS_64_REQ, WRITES_LESS_64_REQ */
+#define IMG_VIDEO_BUS4_MMU_WRITES_LESS_64_REQ_WRITES_LESS_64_REQ_MASK           (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_WRITES_LESS_64_REQ_WRITES_LESS_64_REQ_LSBMASK                (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_WRITES_LESS_64_REQ_WRITES_LESS_64_REQ_SHIFT          (0)
+#define IMG_VIDEO_BUS4_MMU_WRITES_LESS_64_REQ_WRITES_LESS_64_REQ_LENGTH         (32)
+#define IMG_VIDEO_BUS4_MMU_WRITES_LESS_64_REQ_WRITES_LESS_64_REQ_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_WRITES_LESS_64_REQ_WRITES_LESS_64_REQ_SIGNED_FIELD   (0)
+
+#define IMG_VIDEO_BUS4_MMU_EXT_CMD_STALL_OFFSET         (0x0120)
+
+/* IMG_VIDEO_BUS4_MMU, EXT_CMD_STALL, EXT_CMD_STALL */
+#define IMG_VIDEO_BUS4_MMU_EXT_CMD_STALL_EXT_CMD_STALL_MASK             (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_EXT_CMD_STALL_EXT_CMD_STALL_LSBMASK          (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_EXT_CMD_STALL_EXT_CMD_STALL_SHIFT            (0)
+#define IMG_VIDEO_BUS4_MMU_EXT_CMD_STALL_EXT_CMD_STALL_LENGTH           (32)
+#define IMG_VIDEO_BUS4_MMU_EXT_CMD_STALL_EXT_CMD_STALL_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_EXT_CMD_STALL_EXT_CMD_STALL_SIGNED_FIELD     (0)
+
+#define IMG_VIDEO_BUS4_MMU_WRITE_REQ_STALL_OFFSET               (0x0124)
+
+/* IMG_VIDEO_BUS4_MMU, WRITE_REQ_STALL, WRITE_REQ_STALL */
+#define IMG_VIDEO_BUS4_MMU_WRITE_REQ_STALL_WRITE_REQ_STALL_MASK         (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_WRITE_REQ_STALL_WRITE_REQ_STALL_LSBMASK              (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_WRITE_REQ_STALL_WRITE_REQ_STALL_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_WRITE_REQ_STALL_WRITE_REQ_STALL_LENGTH               (32)
+#define IMG_VIDEO_BUS4_MMU_WRITE_REQ_STALL_WRITE_REQ_STALL_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_WRITE_REQ_STALL_WRITE_REQ_STALL_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_MISS_STALL_OFFSET                (0x0128)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_MISS_STALL, MMU_MISS_STALL */
+#define IMG_VIDEO_BUS4_MMU_MMU_MISS_STALL_MMU_MISS_STALL_MASK           (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_MISS_STALL_MMU_MISS_STALL_LSBMASK                (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_MMU_MISS_STALL_MMU_MISS_STALL_SHIFT          (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MISS_STALL_MMU_MISS_STALL_LENGTH         (32)
+#define IMG_VIDEO_BUS4_MMU_MMU_MISS_STALL_MMU_MISS_STALL_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_MISS_STALL_MMU_MISS_STALL_SIGNED_FIELD   (0)
+
+#define IMG_VIDEO_BUS4_MMU_ADDRESS_STALL_OFFSET         (0x012C)
+
+/* IMG_VIDEO_BUS4_MMU, ADDRESS_STALL, ADDRESS_STALL */
+#define IMG_VIDEO_BUS4_MMU_ADDRESS_STALL_ADDRESS_STALL_MASK             (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_ADDRESS_STALL_ADDRESS_STALL_LSBMASK          (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_ADDRESS_STALL_ADDRESS_STALL_SHIFT            (0)
+#define IMG_VIDEO_BUS4_MMU_ADDRESS_STALL_ADDRESS_STALL_LENGTH           (32)
+#define IMG_VIDEO_BUS4_MMU_ADDRESS_STALL_ADDRESS_STALL_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_ADDRESS_STALL_ADDRESS_STALL_SIGNED_FIELD     (0)
+
+#define IMG_VIDEO_BUS4_MMU_TAG_STALL_OFFSET             (0x0130)
+
+/* IMG_VIDEO_BUS4_MMU, TAG_STALL, TAG_STALL */
+#define IMG_VIDEO_BUS4_MMU_TAG_STALL_TAG_STALL_MASK             (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_TAG_STALL_TAG_STALL_LSBMASK          (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_TAG_STALL_TAG_STALL_SHIFT            (0)
+#define IMG_VIDEO_BUS4_MMU_TAG_STALL_TAG_STALL_LENGTH           (32)
+#define IMG_VIDEO_BUS4_MMU_TAG_STALL_TAG_STALL_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_TAG_STALL_TAG_STALL_SIGNED_FIELD     (0)
+
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_OFFSET         (0x0140)
+
+/* IMG_VIDEO_BUS4_MMU, PEAK_READ_OUTSTANDING, PEAK_TAG_OUTSTANDING */
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_TAG_OUTSTANDING_MASK              (0x000003FF)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_TAG_OUTSTANDING_LSBMASK           (0x000003FF)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_TAG_OUTSTANDING_SHIFT             (0)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_TAG_OUTSTANDING_LENGTH            (10)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_TAG_OUTSTANDING_DEFAULT           (0)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_TAG_OUTSTANDING_SIGNED_FIELD      (0)
+
+/* IMG_VIDEO_BUS4_MMU, PEAK_READ_OUTSTANDING, PEAK_READ_LATENCY */
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_READ_LATENCY_MASK         (0xFFFF0000)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_READ_LATENCY_LSBMASK              (0x0000FFFF)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_READ_LATENCY_SHIFT                (16)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_READ_LATENCY_LENGTH               (16)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_READ_LATENCY_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_PEAK_READ_OUTSTANDING_PEAK_READ_LATENCY_SIGNED_FIELD (0)
+
+#define IMG_VIDEO_BUS4_MMU_AVERAGE_READ_LATENCY_OFFSET          (0x0144)
+
+/* IMG_VIDEO_BUS4_MMU, AVERAGE_READ_LATENCY, AVERAGE_READ_LATENCY */
+#define IMG_VIDEO_BUS4_MMU_AVERAGE_READ_LATENCY_AVERAGE_READ_LATENCY_MASK               (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_AVERAGE_READ_LATENCY_AVERAGE_READ_LATENCY_LSBMASK            (0xFFFFFFFF)
+#define IMG_VIDEO_BUS4_MMU_AVERAGE_READ_LATENCY_AVERAGE_READ_LATENCY_SHIFT              (0)
+#define IMG_VIDEO_BUS4_MMU_AVERAGE_READ_LATENCY_AVERAGE_READ_LATENCY_LENGTH             (32)
+#define IMG_VIDEO_BUS4_MMU_AVERAGE_READ_LATENCY_AVERAGE_READ_LATENCY_DEFAULT            (0)
+#define IMG_VIDEO_BUS4_MMU_AVERAGE_READ_LATENCY_AVERAGE_READ_LATENCY_SIGNED_FIELD       (0)
+
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_OFFSET            (0x0160)
+
+/* IMG_VIDEO_BUS4_MMU, STATISTICS_CONTROL, BANDWIDTH_STATS_INIT */
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_BANDWIDTH_STATS_INIT_MASK         (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_BANDWIDTH_STATS_INIT_LSBMASK              (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_BANDWIDTH_STATS_INIT_SHIFT                (0)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_BANDWIDTH_STATS_INIT_LENGTH               (1)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_BANDWIDTH_STATS_INIT_DEFAULT              (0)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_BANDWIDTH_STATS_INIT_SIGNED_FIELD (0)
+
+/* IMG_VIDEO_BUS4_MMU, STATISTICS_CONTROL, STALL_STATS_INIT */
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_STALL_STATS_INIT_MASK             (0x00000002)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_STALL_STATS_INIT_LSBMASK          (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_STALL_STATS_INIT_SHIFT            (1)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_STALL_STATS_INIT_LENGTH           (1)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_STALL_STATS_INIT_DEFAULT          (0)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_STALL_STATS_INIT_SIGNED_FIELD     (0)
+
+/* IMG_VIDEO_BUS4_MMU, STATISTICS_CONTROL, LATENCY_STATS_INIT */
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_LATENCY_STATS_INIT_MASK           (0x00000004)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_LATENCY_STATS_INIT_LSBMASK                (0x00000001)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_LATENCY_STATS_INIT_SHIFT          (2)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_LATENCY_STATS_INIT_LENGTH         (1)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_LATENCY_STATS_INIT_DEFAULT                (0)
+#define IMG_VIDEO_BUS4_MMU_STATISTICS_CONTROL_LATENCY_STATS_INIT_SIGNED_FIELD   (0)
+
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_OFFSET           (0x01D0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_VERSION, MMU_MAJOR_REV */
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAJOR_REV_MASK               (0x00FF0000)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAJOR_REV_LSBMASK            (0x000000FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAJOR_REV_SHIFT              (16)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAJOR_REV_LENGTH             (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAJOR_REV_DEFAULT            (4)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAJOR_REV_SIGNED_FIELD       (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_VERSION, MMU_MINOR_REV */
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MINOR_REV_MASK               (0x0000FF00)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MINOR_REV_LSBMASK            (0x000000FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MINOR_REV_SHIFT              (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MINOR_REV_LENGTH             (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MINOR_REV_DEFAULT            (3)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MINOR_REV_SIGNED_FIELD       (0)
+
+/* IMG_VIDEO_BUS4_MMU, MMU_VERSION, MMU_MAINT_REV */
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAINT_REV_MASK               (0x000000FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAINT_REV_LSBMASK            (0x000000FF)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAINT_REV_SHIFT              (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAINT_REV_LENGTH             (8)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAINT_REV_DEFAULT            (0)
+#define IMG_VIDEO_BUS4_MMU_MMU_VERSION_MMU_MAINT_REV_SIGNED_FIELD       (0)
+
+#endif /* _IMG_VIDEO_BUS4_MMU_REGS_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/mem_io.h b/drivers/media/platform/vxe-vxd/decoder/mem_io.h
new file mode 100644
index 000000000000..62f7adda7488
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/mem_io.h
@@ -0,0 +1,130 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG PVDEC pixel Registers
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef _MEM_IO_H
+#define _MEM_IO_H
+
+#include <linux/types.h>
+
+#include "reg_io2.h"
+
+#define RND_TO_WORDS(size) ((((size) + 3) / 4) * 4)
+
+#define MEMIO_CHECK_ALIGNMENT(vpmem)        \
+	IMG_ASSERT((vpmem))
+
+#define MEMIO_READ_FIELD(vpmem, field) \
+	((((*((field ## _TYPE *)(((unsigned long)(vpmem)) + field ## _OFFSET))) & \
+	   field ## _MASK) >> field ## _SHIFT))
+
+#define MEMIO_READ_TABLE_FIELD(vpmem, field, tabidx) \
+	((((*((field ## _TYPE *)(((unsigned long)(vpmem)) + field ## _OFFSET + \
+				 (field ## _STRIDE * (tabidx))))) & field ## _MASK) >> \
+	  field ## _SHIFT)) \
+
+#define MEMIO_READ_REPEATED_FIELD(vpmem, field, repidx, type) \
+	({ \
+		type __repidx = repidx; \
+		((((*((field ## _TYPE *)(((unsigned long)(vpmem)) + field ## _OFFSET))) & \
+		   (field ## _MASK >> ((__repidx) * field ## _SIZE))) >> \
+		  (field ## _SHIFT - ((__repidx) * field ## _SIZE)))); }) \
+
+#define MEMIO_READ_TABLE_REPEATED_FIELD(vpmem, field, tabidx, repidx, type) \
+	({ \
+		type __repidx = repidx; \
+		((((*((field ## _TYPE *)(((unsigned long)(vpmem)) + field ## _OFFSET + \
+					 (field ## _STRIDE * (tabidx))))) & (field ## _MASK >> \
+									     ((__repidx) * \
+									      field ## _SIZE))) >> \
+		  (field ## _SHIFT - \
+		   (( \
+			    __repidx) \
+		    * field ## _SIZE)))); }) \
+
+#define MEMIO_WRITE_FIELD(vpmem, field, value, type) \
+	do { \
+		type __vpmem = vpmem; \
+		MEMIO_CHECK_ALIGNMENT(__vpmem); \
+		(*((field ## _TYPE *)(((unsigned long)(__vpmem)) + \
+				      field ## _OFFSET))) = \
+			(field ## _TYPE)(((*((field ## _TYPE *)(((unsigned long)(__vpmem)) + \
+								field ## _OFFSET))) & \
+					  ~(field ## _TYPE)field ## _MASK) | \
+					 (field ## _TYPE)(((value) << field ## _SHIFT) & \
+							  field ## _MASK)); \
+	} while (0) \
+
+#define MEMIO_WRITE_FIELD_LITE(vpmem, field, value, type) \
+	do { \
+		type __vpmem = vpmem; \
+		MEMIO_CHECK_ALIGNMENT(__vpmem); \
+		(*((field ## _TYPE *)(((unsigned long)(__vpmem)) + \
+				      field ## _OFFSET))) = \
+			((*((field ## _TYPE *)(((unsigned long)(__vpmem)) + \
+					       field ## _OFFSET))) | \
+			 (field ## _TYPE)(((value) << field ## _SHIFT))); \
+	} while (0) \
+
+#define MEMIO_WRITE_TABLE_FIELD(vpmem, field, tabidx, value, vp_type, ta_type) \
+	do { \
+		vp_type __vpmem = vpmem; \
+		ta_type __tabidx = tabidx; \
+		MEMIO_CHECK_ALIGNMENT(__vpmem); \
+		IMG_ASSERT(((__tabidx) < field ## _NO_ENTRIES) || \
+			   (field ## _NO_ENTRIES == 0)); \
+		(*((field ## _TYPE *)(((unsigned long)(__vpmem)) + field ## _OFFSET + \
+				      (field ## _STRIDE * (__tabidx))))) =  \
+			((*((field ## _TYPE *)(((unsigned long)(__vpmem)) + field ## _OFFSET + \
+					       (field ## _STRIDE * (__tabidx))))) & \
+			 (field ## _TYPE) ~field ## _MASK) | \
+			(field ## _TYPE)(((value) << field ## _SHIFT) & field ## _MASK); \
+	} while (0) \
+
+#define MEMIO_WRITE_REPEATED_FIELD(vpmem, field, repidx, value, vp_type, re_type) \
+	do { \
+		vp_type __vpmem = vpmem; \
+		re_type __repidx = repidx; \
+		MEMIO_CHECK_ALIGNMENT(__vpmem); \
+		IMG_ASSERT((__repidx) < field ## _NO_REPS); \
+		(*((field ## _TYPE *)(((unsigned long)(__vpmem)) + \
+				      field ## _OFFSET))) = \
+			((*((field ## _TYPE *)(((unsigned long)(__vpmem)) + \
+					       field ## _OFFSET))) & \
+			 (field ## _TYPE) ~(field ## _MASK >> ((__repidx) * field ## _SIZE)) | \
+			 (field ## _TYPE)(((value) << (field ## _SHIFT - \
+						       ((__repidx) * field ## _SIZE))) & \
+					  (field ## _MASK >> \
+					   ((__repidx) \
+					    * field ## _SIZE)))); \
+	} while (0) \
+
+#define MEMIO_WRITE_TABLE_REPEATED_FIELD(vpmem, field, tabidx, repidx, value, vp_type, ta_type, \
+					 re_type) \
+	do { \
+		vp_type __vpmem = vpmem; \
+		ta_type __tabidx = tabidx; \
+		re_type __repidx = repidx; \
+		MEMIO_CHECK_ALIGNMENT(__vpmem); \
+		IMG_ASSERT(((__tabidx) < field ## _NO_ENTRIES) || \
+			   (field ## _NO_ENTRIES == 0)); \
+		IMG_ASSERT((__repidx) < field ## _NO_REPS); \
+		(*((field ## _TYPE *)(((unsigned long)(__vpmem)) + field ## _OFFSET + \
+				      (field ## _STRIDE * (__tabidx))))) = \
+			((*((field ## _TYPE *)(((unsigned long)(__vpmem)) + field ## _OFFSET + \
+					       (field ## _STRIDE * (__tabidx))))) & \
+			 (field ## _TYPE) ~(field ## _MASK >> \
+					    ((__repidx) * field ## _SIZE))) | \
+			(field ## _TYPE)(((value) << \
+					  ( \
+						  field ## _SHIFT - \
+						  ((__repidx) * field ## _SIZE))) & \
+					 ( \
+						 field ## _MASK >> ((__repidx) * field ## _SIZE)));\
+	} while (0) \
+
+#endif /* _MEM_IO_H */
diff --git a/drivers/media/platform/vxe-vxd/decoder/pvdec_int.h b/drivers/media/platform/vxe-vxd/decoder/pvdec_int.h
new file mode 100644
index 000000000000..afb6f85bd42e
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/pvdec_int.h
@@ -0,0 +1,66 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Low-level PVDEC interface component.
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+#ifndef __PVDEC_INT_H__
+#define __PVDEC_INT_H__
+
+#include "hw_control.h"
+#include "vxd_ext.h"
+#include "vxd_props.h"
+
+/* How many VLC IDX addresses fits in single address register */
+#define PVDECIO_VLC_IDX_ADDR_PARTS 2
+/*
+ * Mask for VLC IDX address field. We're taking [0][0] here, as it corresponds
+ * to unshifted mask
+ */
+#define PVDECIO_VLC_IDX_ADDR_MASK       \
+	MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR0_MASK
+/*
+ * Length (shift) of VLC IDX address field. We're taking [0][1] here, as it
+ * corresponds to shift of one element
+ */
+#define PVDECIO_VLC_IDX_ADDR_SHIFT      \
+	MSVDX_VEC_CR_VEC_VLC_TABLE_ADDR0_VLC_TABLE_ADDR1_SHIFT
+
+/* How many VLC IDX initial fits in single width register */
+#define PVDECIO_VLC_IDX_WIDTH_PARTS 10
+/*
+ * Mask for VLC IDX width field. We're taking [0][0] here, as it corresponds
+ * to unshifted mask
+ */
+#define PVDECIO_VLC_IDX_WIDTH_MASK      \
+	MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH0_MASK
+/*
+ * Length (shift) of VLC IDX width field. We're taking [0][1] here, as it
+ * corresponds to shift of one element
+ */
+#define PVDECIO_VLC_IDX_WIDTH_SHIFT     \
+	MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_WIDTH0_VLC_TABLE_INITIAL_WIDTH1_SHIFT
+
+/* How many VLC IDX initial opcodes fits in single opcode register */
+#define PVDECIO_VLC_IDX_OPCODE_PARTS 16
+/*
+ * Mask for VLC IDX opcode field. We're taking [0][0] here, as it corresponds
+ * to unshifted mask
+ */
+#define PVDECIO_VLC_IDX_OPCODE_MASK     \
+	MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE0_MASK
+/*
+ * Length (shift) of VLC IDX opcode field. We're taking [0][1] here, as it
+ * corresponds to shift of one element
+ */
+#define PVDECIO_VLC_IDX_OPCODE_SHIFT    \
+	MSVDX_VEC_CR_VEC_VLC_TABLE_INITIAL_OPCODE0_VLC_TABLE_INITIAL_OPCODE1_SHIFT
+
+#define PVDECIO_VLC_IDX_ADDR_ID 2
+#define PVDECIO_VLC_IDX_WIDTH_ID 1
+#define PVDECIO_VLC_IDX_OPCODE_ID 0
+/* This comes from DEVA PVDEC FW */
+#define CTRL_ALLOC_MAX_SEGMENT_SIZE 1024
+
+#endif /* __PVDEC_INT_H__ */
diff --git a/drivers/media/platform/vxe-vxd/decoder/reg_io2.h b/drivers/media/platform/vxe-vxd/decoder/reg_io2.h
new file mode 100644
index 000000000000..3e39f9521315
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/reg_io2.h
@@ -0,0 +1,87 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * IMG MSVDX core Registers
+ * This file contains the MSVDX_CORE_REGS_H Definitions
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+#ifndef REG_IO2_H_
+#define REG_IO2_H_
+
+#define IMG_ASSERT(expected) \
+	((void)((expected) || \
+	       (pr_err("Assertion failed: %s, file %s, line %d\n", \
+			   #expected, __FILE__, __LINE__), dump_stack(), 0)))
+
+/* This macro is used to extract a field from a register. */
+#define REGIO_READ_FIELD(regval, group, reg, field)     \
+	(((regval) & group ## _ ## reg ## _ ## field ## _MASK) >> \
+	 group ## _ ## reg ## _ ## field ## _SHIFT)
+
+/* This macro is used to extract the value of a repeated from a register. */
+#define REGIO_READ_REPEATED_FIELD(regval, group, reg, field, repidx, type) \
+	({ \
+		type __repidx = repidx; \
+		(IMG_ASSERT((__repidx) < group ## _ ## reg ## _ ## field ## _NO_REPS), \
+		 (((regval) & (group ## _ ## reg ## _ ## field ## _MASK >> \
+			       ((group ## _ ## reg ## _ ## field ## _NO_REPS - \
+				 (__repidx) - 1) * group ## _ ## reg ## _ ## field ## _SIZE))) >> \
+		  (group ## _ ## reg ## _ ## field ## _SHIFT - \
+		   ((group ## _ ## reg ## _ ## field ## _NO_REPS - (__repidx) - 1) * \
+		    group ## _ ## reg ## _ ## field ## _SIZE)))); })
+
+#if (defined WIN32 || defined __linux__) && !defined NO_REGIO_CHECK_FIELD_VALUE
+/*
+ * Only provide register field range checking for Windows and
+ * Linux builds
+ * Simple range check that ensures that if bits outside the valid field
+ * range are set, that the provided value is at least consistent with a
+ * negative value (i.e.: all top bits are set to 1).
+ * Cannot perform more comprehensive testing without knowing
+ * whether field
+ * should be interpreted as signed or unsigned.
+ */
+	#define REGIO_CHECK_VALUE_FITS_WITHIN_FIELD(group, reg, field, value, type) \
+	{ \
+		type __value = value; \
+		unsigned int temp = (unsigned int)(__value); \
+		if (temp > group ## _ ## reg ## _ ## field ## _LSBMASK) { \
+			IMG_ASSERT((((unsigned int)__value) & \
+			(unsigned int)~(group ## _ ## reg ## _ ## field ## _LSBMASK)) == \
+			(unsigned int)~(group ## _ ## reg ## _ ## field ## _LSBMASK));  \
+		}                                                       \
+	}
+#else
+	#define REGIO_CHECK_VALUE_FITS_WITHIN_FIELD(group, reg, field, value, type)
+#endif
+
+/* This macro is used to update the value of a field in a register. */
+#define REGIO_WRITE_FIELD(regval, group, reg, field, value, reg_type, val_type) \
+	{                                                               \
+		reg_type __regval = regval; \
+		val_type __value = value; \
+		REGIO_CHECK_VALUE_FITS_WITHIN_FIELD(group, reg, field, __value, val_type); \
+		(regval) =                                                      \
+		((__regval) & ~(group ## _ ## reg ## _ ## field ## _MASK)) |              \
+		(((unsigned int)(__value) << (group ## _ ## reg ## _ ## field ## _SHIFT)) & \
+		(group ## _ ## reg ## _ ## field ## _MASK));      \
+	}
+
+/* This macro is used to update the value of a field in a register. */
+#define REGIO_WRITE_FIELD_LITE(regval, group, reg, field, value, type)  \
+{                                                                       \
+	type __value = value; \
+	REGIO_CHECK_VALUE_FITS_WITHIN_FIELD(group, reg, field, __value, type); \
+	(regval) |= ((unsigned int)(__value) << (group ## _ ## reg ## _ ## field ## _SHIFT)); \
+}
+
+/*
+ * This macro shifts a value to its correct position in a register. This is
+ * used for statically defining register values
+ */
+#define REGIO_ENCODE_FIELD(group, reg, field, value)    \
+	((unsigned int)(value) << (group ## _ ## reg ## _ ## field ## _SHIFT))
+
+#endif /* REG_IO2_H_ */
diff --git a/drivers/media/platform/vxe-vxd/decoder/vdecfw_share.h b/drivers/media/platform/vxe-vxd/decoder/vdecfw_share.h
new file mode 100644
index 000000000000..9e0f8136db04
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/vdecfw_share.h
@@ -0,0 +1,32 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * VXD DEC SYSDEV and UI Interface header
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+#ifndef _VDECFW_SHARE_H_
+#define _VDECFW_SHARE_H_
+
+/*
+ * This macro sets alignment for a field structure.
+ * Parameters :
+ * a - alignment value
+ * t - field type
+ * n - field name
+ */
+#define IMG_ALIGN_FIELD(a, t, n) t n  __aligned(a)
+
+/* END of vdecfw_share_macros.h */
+
+/*
+ * Field alignments in shared data structures
+ */
+/* Default field alignment */
+#define VDECFW_SHARE_DEFAULT_ALIGNMENT  4
+/* 64-bit field alignment */
+#define VDECFW_SHARE_64BIT_ALIGNMENT    8
+/* Pointer field alignment */
+#define VDECFW_SHARE_PTR_ALIGNMENT      4
+
+#endif /* _VDECFW_SHARE_H_ */
diff --git a/drivers/media/platform/vxe-vxd/decoder/vdecfw_shared.h b/drivers/media/platform/vxe-vxd/decoder/vdecfw_shared.h
new file mode 100644
index 000000000000..5fd27d14c3f6
--- /dev/null
+++ b/drivers/media/platform/vxe-vxd/decoder/vdecfw_shared.h
@@ -0,0 +1,1067 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Public data structures and enums for the firmware
+ *
+ * Copyright (c) Imagination Technologies Ltd.
+ * Copyright (c) 2021 Texas Instruments Incorporated - http://www.ti.com/
+ */
+
+/*
+ * \defgroup FW Firmware (MSVDX)
+ *  @{
+ *      \defgroup FW_BASE Base
+ *      @{
+ *          \defgroup FW_BASE_MSVDX MSVDX
+ *          @{
+ *              \defgroup FW_BASE_MSVDX_CORE Core
+ *              \defgroup FW_BASE_MSVDX_DMA DMA
+ *              \defgroup FW_BASE_MSVDX_RENDEC RENDEC
+ *              \defgroup FW_BASE_MSVDX_PERFORMANCE Performance
+ *              \defgroup FW_BASE_MSVDX_SRAPI SR API
+ *              \defgroup FW_BASE_MSVDX_H264SP H264 Second pass
+ *          @}
+ *          \defgroup FW_BASE_SERVICES Services
+ *          @{
+ *              \defgroup FW_BASE_SERVICES_INTAPI Interrupt API
+ *              \defgroup FW_BASE_SERVICES_MEMSPCE Memory space
+ *              \defgroup FW_BASE_SERVICES_REGSBASE Registers base
+ *              \defgroup FW_BASE_SERVICES_RELOCAPI Relocation API
+ *              \defgroup FW_BASE_SERVICES_SEMAPI Semaphores API
+ *              \defgroup FW_BASE_SERVICES_SOCINTAPI SOC Int. API
+ *          @}
+ *      @}
+ *      \defgroup FW_PARSER Parser
+ *      @{
+ *          \defgroup FW_PARSER_AVS AVS
+ *          \defgroup FW_PARSER_H264 H264
+ *          \defgroup FW_PARSER_HEVC HEVC
+ *          \defgroup FW_PARSER_JPEG JPEG
+ *          \defgroup FW_PARSER_MPEG2 MPEG2
+ *          \defgroup FW_PARSER_MPEG4 MPEG4
+ *          \defgroup FW_PARSER_REAL REAL
+ *          \defgroup FW_PARSER_VC1 VC1
+ *          \defgroup FW_PARSER_VP6 VP6
+ *          \defgroup FW_PARSER_VP8 VP8
+ *          \defgroup FW_PARSER_VP9 VP9
+ *      @}
+ *  @}
+ */
+
+/*
+ * \addtogroup FW
+ *  @{
+ */
+
+#ifdef USE_SHARING
+#endif
+
+#ifndef _VDECFW_H_
+#define _VDECFW_H_
+
+#include "img_msvdx_core_regs.h"
+#include "vdecfw_share.h"
+
+/* brief This type defines the buffer type */
+enum img_buffer_type {
+	IMG_BUFFERTYPE_FRAME       = 0,
+	IMG_BUFFERTYPE_FIELD_TOP,
+	IMG_BUFFERTYPE_FIELD_BOTTOM,
+	IMG_BUFFERTYPE_PAIR,
+	IMG_BUFFERTYPE_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* Number of scaling coefficients */
+#define VDECFW_NUM_SCALE_COEFFS 4
+
+/*
+ * maximum number of pictures handled by the firmware
+ * for H.264 (largest requirement): 32 for 4 view MVC
+ */
+#define VDECFW_MAX_NUM_PICTURES 32
+#define VDECFW_MAX_NUM_VIEWS 4
+#define EMERALD_CORE    6
+
+/*
+ * maximum number of colocated pictures handled by
+ * firmware in FWBSP mode
+ */
+#define VDECFWBSP_MAX_NUM_COL_PICS 16
+
+/* Maximum number of colour planes. */
+#define VDECFW_PLANE_MAX 4
+
+#define VDECFW_NON_EXISTING_PICTURE_TID (0xffffffff)
+
+#define NO_VALUE    0
+
+/* Indicates whether a cyclic sequence number (x) has reached another (y). */
+#define HAS_X_REACHED_Y(x, y, range, type) \
+	({ \
+		type __x = x; \
+		type __y = y; \
+		type __range = range; \
+		(((((__x) - (__y) + (__range)) % (__range)) <= \
+		  (((__y) - (__x) + (__range)) % (__range))) ? TRUE : FALSE); })
+
+/* Indicates whether a cyclic sequence number (x) has passed another (y). */
+#define HAS_X_PASSED_Y(x, y, range, type) \
+	({ \
+		type __x = x; \
+		type __y = y; \
+		type __range = range; \
+		(((((__x) - (__y) + (__range)) % (__range)) < \
+		  (((__y) - (__x) + (__range)) % (__range))) ? TRUE : FALSE); })
+
+#define FWIF_BIT_MASK(num)                      ((1 << (num)) - 1)
+
+/*
+ * Number of bits in transaction ID used to represent picture number in stream.
+ */
+#define FWIF_NUMBITS_STREAM_PICTURE_ID          16
+/* Number of bits in transaction ID used to represent picture number in core. */
+#define FWIF_NUMBITS_CORE_PICTURE_ID            4
+/* Number of bits in transaction ID used to represent stream id. */
+#define FWIF_NUMBITS_STREAM_ID                  8
+/* Number of bits in transaction ID used to represent core id. */
+#define FWIF_NUMBITS_CORE_ID                    4
+
+/* Offset in transaction ID to picture number in stream. */
+#define FWIF_OFFSET_STREAM_PICTURE_ID           0
+/* Offset in transaction ID to picture number in core. */
+#define FWIF_OFFSET_CORE_PICTURE_ID                             \
+	(FWIF_OFFSET_STREAM_PICTURE_ID + FWIF_NUMBITS_STREAM_PICTURE_ID)
+/* Offset in transaction ID to stream id. */
+#define FWIF_OFFSET_STREAM_ID                                   \
+	(FWIF_OFFSET_CORE_PICTURE_ID + FWIF_NUMBITS_CORE_PICTURE_ID)
+/* Offset in transaction ID to core id. */
+#define FWIF_OFFSET_CORE_ID                                     \
+	(FWIF_OFFSET_STREAM_ID + FWIF_NUMBITS_STREAM_ID)
+
+/* Picture id (stream) from transaction id. */
+#define GET_STREAM_PICTURE_ID(transaction_id)                   \
+	((transaction_id) & FWIF_BIT_MASK(FWIF_NUMBITS_STREAM_PICTURE_ID))
+/* Picture id (core) from transaction id. */
+#define GET_CORE_PICTURE_ID(transaction_id)                     \
+	(((transaction_id) >> FWIF_OFFSET_CORE_PICTURE_ID) &    \
+	 FWIF_BIT_MASK(FWIF_NUMBITS_CORE_PICTURE_ID))
+/* Stream id from transaction id. */
+#define GET_STREAM_ID(transaction_id)                           \
+	(((transaction_id) >> FWIF_OFFSET_STREAM_ID) &          \
+	 FWIF_BIT_MASK(FWIF_NUMBITS_STREAM_ID))
+/* Core id from transaction id. */
+#define GET_CORE_ID(transaction_id)                             \
+	(((transaction_id) >> FWIF_OFFSET_CORE_ID) &            \
+	 FWIF_BIT_MASK(FWIF_NUMBITS_CORE_ID))
+
+/* Picture id (stream) for transaction id. */
+#define SET_STREAM_PICTURE_ID(str_pic_id)                       \
+	(((str_pic_id) & FWIF_BIT_MASK(FWIF_NUMBITS_STREAM_PICTURE_ID)) << \
+		FWIF_OFFSET_STREAM_PICTURE_ID)
+/* Picture id (core) for transaction id. */
+#define SET_CORE_PICTURE_ID(core_pic_id)                                \
+	(((core_pic_id) % (1 << FWIF_NUMBITS_CORE_PICTURE_ID)) <<       \
+		FWIF_OFFSET_CORE_PICTURE_ID)
+/* Stream id for transaction id. */
+#define SET_STREAM_ID(stream_id)                                \
+	(((stream_id) & FWIF_BIT_MASK(FWIF_NUMBITS_STREAM_ID)) <<       \
+		FWIF_OFFSET_STREAM_ID)
+/* Core id for transaction id. */
+#define SET_CORE_ID(core_id)                                    \
+	(((core_id) & FWIF_BIT_MASK(FWIF_NUMBITS_CORE_ID)) <<   \
+		FWIF_OFFSET_CORE_ID)
+/* flag checking */
+#define FLAG_MASK(_flagname_)                   ((1 << _flagname_ ## _SHIFT))
+#define FLAG_IS_SET(_flagsword_, _flagname_)                    \
+	(((_flagsword_) & FLAG_MASK(_flagname_)) ? TRUE : FALSE)
+
+/* This type defines the parser component types */
+enum vdecfw_codectype {
+	VDECFW_CODEC_H264 = 0,       /* H.264, AVC, MVC */
+	VDECFW_CODEC_MPEG4,          /* MPEG4, H.263, DivX, Sorenson */
+	VDECFW_CODEC_VP8,            /* VP8 */
+
+	VDECFW_CODEC_VC1,            /* VC1 (includes WMV9) */
+	VDECFW_CODEC_MPEG2,          /* MPEG2 */
+
+	VDECFW_CODEC_JPEG,           /* JPEG */
+
+	VDECFW_CODEC_VP6,            /* VP6 */
+	VDECFW_CODEC_AVS,            /* AVS */
+	VDECFW_CODEC_RV,             /* RV30, RV40 */
+
+	VDECFW_CODEC_HEVC,           /* HEVC/H265 */
+
+	VDECFW_CODEC_VP9,            /* VP9 */
+
+	VDECFW_CODEC_MAX,            /* End Marker */
+
+	VDEC_CODEC_NONE        = -1, /* No codec */
+	VDEC_CODEC_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* This type defines the FW parser mode - SCP, size delimited, etc. */
+enum vdecfw_parsermode {
+	/* Every NAL is expected to have SCP */
+	VDECFW_SCP_ONLY = 0,
+	/* Every NAL is expect to be size delimited with field size 4 */
+	VDECFW_SIZE_DELIMITED_4_ONLY,
+	/* Every NAL is expect to be size delimited with field size 2 */
+	VDECFW_SIZE_DELIMITED_2_ONLY,
+	/* Every NAL is expect to be size delimited with field size 1 */
+	VDECFW_SIZE_DELIMITED_1_ONLY,
+	/* Size of NAL is provided in the picture header */
+	VDECFW_SIZE_SIDEBAND,
+	/* Unit is a skipped picture with no data to process */
+	VDECFW_SKIPPED_PICTURE,
+	VDECFW_SKIPPED_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/*
+ * This enum defines values of ENTDEC_BE_MODE field of VEC_ENTDEC_BE_CONTROL
+ * register and ENTDEC_FE_MODE field of VEC_ENTDEC_FE_CONTROL register.
+ */
+enum vdecfw_msvdxentdecmode {
+	/* JPEG */
+	VDECFW_ENTDEC_MODE_JPEG        = 0x0,
+	/* H264 (MPEG4/AVC) */
+	VDECFW_ENTDEC_MODE_H264        = 0x1,
+	/* VC1 */
+	VDECFW_ENTDEC_MODE_VC1         = 0x2,
+	/* MPEG2 */
+	VDECFW_ENTDEC_MODE_MPEG2       = 0x3,
+	/* MPEG4 */
+	VDECFW_ENTDEC_MODE_MPEG4       = 0x4,
+	/* AVS */
+	VDECFW_ENTDEC_MODE_AVS         = 0x5,
+	/* WMV9 */
+	VDECFW_ENTDEC_MODE_WMV9        = 0x6,
+	/* MPEG1 */
+	VDECFW_ENTDEC_MODE_MPEG1       = 0x7,
+	/* RealVideo8, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set */
+	VDECFW_ENTDEC_MODE_EXT_REAL8   = 0x0,
+	/* RealVideo9, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set */
+	VDECFW_ENTDEC_MODE_EXT_REAL9   = 0x1,
+	/* VP6, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set */
+	VDECFW_ENTDEC_MODE_EXT_VP6     = 0x2,
+	/* VP8, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set */
+	VDECFW_ENTDEC_MODE_EXT_VP8     = 0x3,
+	/* SVC, with ENTDEC_[BE|FE]_EXTENDED_MODE bit set */
+	VDECFW_ENTDEC_MODE_EXT_SVC     = 0x4,
+	VDECFW_ENTDEC_MODE_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/*
+ * This describes the Firmware Parser checkpoints in VEC Local RAM.
+ * Each checkpoint is updated with the TransactionID of the picture as it passes
+ * that point in its decode. Together they describe the current position of
+ * pictures in the VXD/Firmware pipeline.
+ *
+ * Numbers indicate point in the "VDEC Firmware Component Timing" diagram.
+ */
+enum vdecfw_progresscheckpoint {
+	/* Decode message has been read */
+	VDECFW_CHECKPOINT_PICTURE_STARTED     = 1,
+	/* Firmware has been loaded and bitstream DMA started */
+	VDECFW_CHECKPOINT_FIRMWARE_READY      = 2,
+	/* Picture management operations have completed */
+	VDECFW_CHECKPOINT_PICMAN_COMPLETE     = 3,
+	/* Firmware context for this picture has been saved */
+	VDECFW_CHECKPOINT_FIRMWARE_SAVED      = 4,
+	/*
+	 * 1st Picture/Slice header has been read,
+	 * registers written and Entdec started
+	 */
+	VDECFW_CHECKPOINT_ENTDEC_STARTED      = 5,
+	/* 1st Slice has been completed by Entdec */
+	VDECFW_CHECKPOINT_FE_1SLICE_DONE      = 6,
+	/* Parsing of picture has completed on FE */
+	VDECFW_CHECKPOINT_FE_PARSE_DONE       = 7,
+	/* Picture end code has been read and picture closed */
+	VDECFW_CHECKPOINT_FE_PICTURE_COMPLETE = 8,
+	/* Picture has started decoding on VXD Backend */
+	VDECFW_CHECKPOINT_BE_PICTURE_STARTED  = 9,
+	/* 1st Slice has completed on VXD Backend */
+	VDECFW_CHECKPOINT_BE_1SLICE_DONE      = 10,
+	/* Picture decode has completed and done message sent to the Host */
+	VDECFW_CHECKPOINT_BE_PICTURE_COMPLETE = 11,
+#ifndef FW_STACK_USAGE_TRACKING
+	/* General purpose check point 1 */
+	VDECFW_CHECKPOINT_AUX1                = 12,
+	/* General purpose check point 2 */
+	VDECFW_CHECKPOINT_AUX2                = 13,
+	/* General purpose check point 3 */
+	VDECFW_CHECKPOINT_AUX3                = 14,
+	/* General purpose check point 4 */
+	VDECFW_CHECKPOINT_AUX4                = 15,
+#endif  /* ndef FW_STACK_USAGE_TRACKING */
+	VDECFW_CHECKPOINT_MAX,
+	/*
+	 * Indicate which checkpoints mark the start and end of each
+	 * group (FW, FE and BE).
+	 * The start and end values should be updated if new checkpoints are
+	 * added before the current start or after the current end of any group.
+	 */
+	VDECFW_CHECKPOINT_FW_START            = VDECFW_CHECKPOINT_PICTURE_STARTED,
+	VDECFW_CHECKPOINT_FW_END              = VDECFW_CHECKPOINT_FIRMWARE_SAVED,
+	VDECFW_CHECKPOINT_FE_START            = VDECFW_CHECKPOINT_ENTDEC_STARTED,
+	VDECFW_CHECKPOINT_FE_END              = VDECFW_CHECKPOINT_FE_PICTURE_COMPLETE,
+	VDECFW_CHECKPOINT_BE_START            = VDECFW_CHECKPOINT_BE_PICTURE_STARTED,
+	VDECFW_CHECKPOINT_BE_END              = VDECFW_CHECKPOINT_BE_PICTURE_COMPLETE,
+	VDECFW_CHECKPOINT_FORCE32BITS         = 0x7FFFFFFFU
+};
+
+/* Number of auxiliary firmware checkpoints. */
+#define VDECFW_CHECKPOINT_AUX_COUNT  4
+/* This describes the action currently being done by the Firmware. */
+enum vdecfw_firmwareaction {
+	VDECFW_FWACT_IDLE = 1,           /* Firmware is currently doing nothing */
+	VDECFW_FWACT_BASE_LOADING_PSR,   /* Loading parser context */
+	VDECFW_FWACT_BASE_SAVING_PSR,    /* Saving parser context */
+	VDECFW_FWACT_BASE_LOADING_BEMOD, /* Loading Backend module */
+	VDECFW_FWACT_BASE_LOADING_FEMOD, /* Loading Frontend module */
+	VDECFW_FWACT_PARSER_SLICE,       /* Parser active: parsing slice */
+	VDECFW_FWACT_PARSER_PM,          /* Parser active: picture management */
+	VDECFE_FWACT_BEMOD_ACTIVE,       /* Backend module active */
+	VDECFE_FWACT_FEMOD_ACTIVE,       /* Frontend module active */
+	VDECFW_FWACT_MAX,
+	VDECFW_FWACT_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/*
+ * This describes the FE_ERR flags word in the VDECFW_MSGID_PIC_DECODED message
+ */
+enum vdecfw_msgflagdecodedfeerror {
+	/* Front-end hardware watchdog timeout (FE_WDT_CM0) */
+	VDECFW_MSGFLAG_DECODED_FEERROR_HWWDT_SHIFT = 0,
+	/* Front-end entdec error (VEC_ERROR_DETECTED_ENTDEC) */
+	VDECFW_MSGFLAG_DECODED_FEERROR_ENTDECERROR_SHIFT,
+	/* Shift-register error (VEC_ERROR_DETECTED_SR) */
+	VDECFW_MSGFLAG_DECODED_FEERROR_SRERROR_SHIFT,
+	/* For cases when B frame comes after I without P. */
+	VDECFW_MSGFLAG_DECODED_MISSING_REFERENCES_SHIFT,
+	/* MMCO operation failed. */
+	VDECFW_MSGFLAG_DECODED_MMCO_ERROR_SHIFT,
+	/* Back-end WDT timeout */
+	VDECFW_MSGFLAG_DECODED_BEERROR_HWWDT_SHIFT,
+	/* Some macroblocks were dropped */
+	VDECFW_MSGFLAG_DECODED_MBS_DROPPED_ERROR_SHIFT,
+	VDECFW_MSGFLAG_DECODED_FEERROR_MAX,
+	VDECFW_MSGFLAG_DECODED_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/*
+ * This type defines the IDs of the messages used to communicate with the
+ * Firmware.
+ *
+ * The Firmware has 3 message buffers, each buffer uses a different set of IDs.
+ * The buffers are:
+ *   Host -> FW -Control messages(High Priority: processed in interrupt context)
+ *   Host -> FW -Decode commands and associated information
+ *   (Normal Priority: processed in baseloop)
+ *   FW -> Host -Completion message
+ */
+enum vdecfw_message_id {
+	/* Control Messages */
+	/*
+	 * Host -> FW Padding message
+	 * Sent to optionally pad the message buffer
+	 */
+	VDECFW_MSGID_BASE_PADDING = 0x01,
+	/*
+	 * Host -> FW Initialisation message Initialisation should be
+	 * sent *immediately* after loading the base component
+	 *  ie. while the FW is idle
+	 */
+	VDECFW_MSGID_FIRMWARE_INIT,
+	/*
+	 * Host -> FW Configuration message
+	 * Configuration should be setup after loading the base component
+	 * and before decoding the next picture ie. while the FW is idle
+	 */
+	VDECFW_MSGID_FIRMWARE_CONFIG,
+	/*
+	 * Host -> FW Control message
+	 * Firmware control command to have immediate affect
+	 * eg. Stop stream, return CRCs, return Performance Data
+	 */
+	VDECFW_MSGID_FIRMWARE_CONTROL,
+	VDECFW_MSGID_CONTROL_MAX,
+	/* Decode Commands */
+	/*
+	 * Host -> FW Padding message
+	 * Sent to optionally pad the message buffer
+	 */
+	VDECFW_MSGID_PSR_PADDING = 0x40,
+	/*
+	 * Host -> FW Decode message
+	 * Describes the picture to decode
+	 */
+	VDECFW_MSGID_DECODE_PICTURE,
+	/*
+	 * Host -> FW Bitstream buffer information
+	 * Information describing a bitstream buffer to DMA to VXD
+	 */
+	VDECFW_MSGID_BITSTREAM_BUFFER,
+	/*
+	 * Host -> FW Fence message
+	 * Generate an interrupt when this is read,
+	 * FenceID should be written to a location in VLR
+	 */
+	VDECFW_MSGID_FENCE,
+	/*
+	 * Host -> FW Batch message
+	 * Contains a pointer to a host memory buffer
+	 * containing a batch of decode command FW messages
+	 */
+	VDECFW_MSGID_BATCH,
+	VDECFW_MSGID_DECODE_MAX,
+	/* Completion Messages */
+	/*
+	 * FW -> Host Padding message
+	 * Sent to optionally pad the message buffer
+	 */
+	VDECFW_MSGID_BE_PADDING = 0x80,
+	/*
+	 * FW -> Host Decoded Picture message
+	 * Notification of decoded picture including errors recorded
+	 */
+	VDECFW_MSGID_PIC_DECODED,
+	/*
+	 * FW -> Host CRC message
+	 * Optionally sent with Decoded Picture message, contains VXD CRCs
+	 */
+	VDECFW_MSGID_PIC_CRCS,
+	/*
+	 * FW -> Host Performance message
+	 * Optional timestamps at the decode checkpoints and other information
+	 * about the image to assist in measuring performance
+	 */
+	VDECFW_MSGID_PIC_PERFORMANCE,
+	/* FW -> Host POST calculation test message */
+	VDECFW_MSGID_PIC_POST_RESP,
+	VDECFW_MSGID_COMPLETION_MAX,
+	VDECFW_MSGID_FORCE32BITS = 0x7FFFFFFFU
+};
+
+#define VDECFW_MSGID_CONTROL_TYPES \
+	(VDECFW_MSGID_CONTROL_MAX - VDECFW_MSGID_BASE_PADDING)
+#define VDECFW_MSGID_DECODE_TYPES \
+	(VDECFW_MSGID_DECODE_MAX - VDECFW_MSGID_PSR_PADDING)
+#define VDECFW_MSGID_COMPLETION_TYPES \
+	(VDECFW_MSGID_COMPLETION_MAX - VDECFW_MSGID_BE_PADDING)
+
+/* This describes the layout of PVDEC Firmware state indicators in Comms RAM. */
+
+/* Maximum number of PVDEC decoding pipes per core supported. */
+#define VDECFW_MAX_DP  3
+
+struct vdecfw_pvdecpipestate {
+	/* TransactionID at each checkpoint */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, check_point[VDECFW_CHECKPOINT_MAX]);
+	/* VDECFW_eFirmwareAction (UINT32 used to guarantee size) */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, firmware_action);
+	/* Number of FE Slices processed for the last picture in FE */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, fe_slices);
+	/* Number of BE Slices processed for the last picture in BE */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, be_slices);
+	/*
+	 * Number of FE Slices being detected as erroed for the last picture
+	 * in FE
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, fe_errored_slices);
+	/*
+	 * Number of BE Slices being detected as erroed for the last picture
+	 * in BE
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, be_errored_slices);
+	/* Number of BE macroblocks dropped for the last picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, be_mbs_dropped);
+	/* Number of BE macroblocks recovered for the last picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, be_mbs_recovered);
+	/* Number of FE macroblocks processed for the last picture in FE */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, last_fe_mb_xy);
+	/* Number of BE macroblocks processed for the last picture in BE */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, last_be_mb_xy);
+	/* VDECFW_eCodecType - Codec currently loaded */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, curr_codec);
+	/* TRUE if this pipe is available for processing */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, pipe_present);
+};
+
+#ifdef FW_STACK_USAGE_TRACKING
+/* Stack usage info array size. */
+#define VDECFW_STACK_INFO_SIZE (VDECFW_MAX_DP * VDECFW_CHECKPOINT_AUX_COUNT)
+#endif /* FW_STACK_USAGE_TRACKING */
+struct vdecfw_pvdecfirmwarestate {
+	/*
+	 * Indicates generic progress taken by firmware
+	 * (must be the first item)
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int, fwstep);
+	/* Pipe state array. */
+	struct vdecfw_pvdecpipestate pipestate[VDECFW_MAX_DP];
+#ifdef FW_STACK_USAGE_TRACKING
+	/* Stack usage info array. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, unsigned int,
+			stackinfo[VDECFW_STACK_INFO_SIZE]);
+#endif  /* FW_STACK_USAGE_TRACKING */
+};
+
+/*
+ * This describes the flags word in the aui8DisplayFlags
+ * in VDECFW_sBufferControl
+ */
+enum vdecfw_bufflagdisplay {
+	/* TID has been flushed with a "no display" indication */
+	VDECFW_BUFFLAG_DISPLAY_NODISPLAY_SHIFT         = 0,
+	/* TID contains an unpaired field */
+	VDECFW_BUFFLAG_DISPLAY_SINGLE_FIELD_SHIFT      = 1,
+	/* TID contains field coded picture(s) - single field or pair */
+	VDECFW_BUFFLAG_DISPLAY_FIELD_CODED_SHIFT       = 2,
+	/* if TID contains a single field, this defines which field that is */
+	VDECFW_BUFFLAG_DISPLAY_BOTTOM_FIELD_SHIFT      = 3,
+	/* if TID contains a frame with two interlaced fields */
+	VDECFW_BUFFLAG_DISPLAY_INTERLACED_FIELDS_SHIFT = 4,
+	/* End marker */
+	VDECFW_BUFFLAG_DISPLAY_MAX                     = 8,
+	VDECFW_BUFFLAG_DISPLAY_FORCE32BITS             = 0x7FFFFFFFU
+};
+
+/*
+ * This describes the flags in the ui8PictMgmtFlags field in
+ * VDECFW_sBufferControl
+ */
+enum vdecfw_picmgmflags {
+	/* Picture management for this picture successfully executed */
+	VDECFW_PICMGMTFLAG_PICTURE_EXECUTED_SHIFT   = 0,
+	/*
+	 * Picture management for the first field of this picture
+	 * successfully executed
+	 */
+	VDECFW_PICMGMTFLAG_1ST_FIELD_EXECUTED_SHIFT = 0,
+	/*
+	 * Picture management for the second field of this picture
+	 * successfully executed
+	 */
+	VDECFW_PICMGMTFLAG_2ND_FIELD_EXECUTED_SHIFT = 1,
+	VDECFW_PICMGMTFLAG_FORCE32BITS              = 0x7FFFFFFFU
+};
+
+/*
+ * Macro for checking if picture management was successfully executed for
+ *  field coded picture
+ */
+#define VDECFW_PICMGMT_FIELD_CODED_PICTURE_EXECUTED(_flagsword_) \
+	((FLAG_IS_SET(buf_control->picmgmt_flags, \
+		      VDECFW_PICMGMTFLAG_1ST_FIELD_EXECUTED) && \
+	  FLAG_IS_SET(buf_control->picmgmt_flags, \
+		      VDECFW_PICMGMTFLAG_2ND_FIELD_EXECUTED)) ? \
+	 TRUE : FALSE)
+/* This describes the REAL related data for the current picture. */
+struct vdecfw_real_data {
+	/* Picture width */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, width);
+	/* Picture height */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, height);
+	/* Scaled Picture Width */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, scaled_width);
+	/* Scaled Picture Height */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, scaled_height);
+	/* Timestamp parsed in the firmware */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, timestamp);
+};
+
+/* This describes the HEVC related data for the current picture. */
+struct vdecfw_hevcdata {
+	/* POC */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT, int, pic_order_count);
+};
+
+/*
+ * This describes the buffer control structure that is used by the firmware to
+ * signal to the Host to control the display and release of buffers.
+ */
+struct vdecfw_buffer_control {
+	/*
+	 * List of TransactionIDs indicating buffers ready to display,
+	 * in display order
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, display_list[VDECFW_MAX_NUM_PICTURES]);
+	/*
+	 * List of TransactionIDs indicating buffers that are no longer
+	 * required for reference
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int,
+			release_list[VDECFW_MAX_NUM_PICTURES +
+				     VDECFW_MAX_NUM_VIEWS]);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned short,
+			display_view_ids[VDECFW_MAX_NUM_PICTURES]);
+	/* List of flags for each TID in the DisplayList */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, display_flags[VDECFW_MAX_NUM_PICTURES]);
+	/* Number of TransactionIDs in aui32DisplayList */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, display_list_length);
+	/* Number of TransactionIDs in aui32ReleaseList */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, release_list_length);
+	union {
+		struct vdecfw_real_data real_data;
+		struct vdecfw_hevcdata hevc_data;
+	};
+	/*
+	 * Refers to the picture decoded with the current transaction ID
+	 * (not affected by merge with field of previous transaction ID)
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum img_buffer_type, dec_pict_type);
+	/* Set if the current field is a pair to the previous field */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, second_field_of_pair);
+	/*
+	 * Set if for a pair we decoded first the top field or
+	 * if we have only top field
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, top_field_first);
+	/* Top field is first to be displayed */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, out_top_field_first);
+	/* Picture management flags for this picture */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, picmgmt_flags);
+	/*
+	 * List of TransactionIDs indicating buffers used as references
+	 * when decoding current picture
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, ref_list[VDECFW_MAX_NUM_PICTURES]);
+};
+
+/*
+ * This describes an image buffer for one picture supplied to
+ * the firmware by the host
+ */
+struct vdecfw_image_buffer {
+	/* Virtual Address of each plane */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, byte_offset[VDECFW_PLANE_MAX]);
+};
+
+/* This type defines the picture commands that are prepared for the firmware. */
+enum vdecfw_picture_cmds {
+	/* Reconstructed buffer */
+	/* DISPLAY_PICTURE_SIZE */
+	VDECFW_CMD_DISPLAY_PICTURE,
+	/* CODED_PICTURE_SIZE */
+	VDECFW_CMD_CODED_PICTURE,
+	/* OPERATING_MODE */
+	VDECFW_CMD_OPERATING_MODE,
+	/* LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES */
+	VDECFW_CMD_LUMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS,
+	/* CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESSES */
+	VDECFW_CMD_CHROMA_RECONSTRUCTED_PICTURE_BASE_ADDRESS,
+	/* CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESSES */
+	VDECFW_CMD_CHROMA2_RECONSTRUCTED_PICTURE_BASE_ADDRESS,
+	/* VC1_LUMA_RANGE_MAPPING_BASE_ADDRESS */
+	VDECFW_CMD_LUMA_ALTERNATIVE_PICTURE_BASE_ADDRESS,
+	/* VC1_CHROMA_RANGE_MAPPING_BASE_ADDRESS */
+	VDECFW_CMD_CHROMA_ALTERNATIVE_PICTURE_BASE_ADDRESS,
+	/* CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS */
+	VDECFW_CMD_CHROMA2_ALTERNATIVE_PICTURE_BASE_ADDRESS,
+	/* LUMA_ERROR_PICTURE_BASE_ADDRESSES */
+	VDECFW_CMD_LUMA_ERROR_PICTURE_BASE_ADDRESS,
+	/* CHROMA_ERROR_PICTURE_BASE_ADDRESSES */
+	VDECFW_CMD_CHROMA_ERROR_PICTURE_BASE_ADDRESS,
+	/* AUX_MSB_BUFFER_BASE_ADDRESSES (VC-1 only) */
+	VDECFW_CMD_AUX_MSB_BUFFER,
+	/* INTRA_BUFFER_BASE_ADDRESS (various) */
+	VDECFW_CMD_INTRA_BUFFER_BASE_ADDRESS,
+	/* AUX_LINE_BUFFER_BASE_ADDRESS */
+	VDECFW_CMD_AUX_LINE_BUFFER_BASE_ADDRESS,
+	/* MBFLAGS_BUFFER_BASE_ADDRESSES (VP8 only) */
+	VDECFW_CMD_MBFLAGS_BUFFER_BASE_ADDRESS,
+	/* FIRST_PARTITION_BASE_ADDRESSES (VP8 only) */
+	VDECFW_CMD_FIRST_PARTITION_BUFFER_BASE_ADDRESS,
+	/* CURRENT_PICTURE_BUFFER_BASE_ADDRESSES (VP8 only) */
+	VDECFW_CMD_CURRENT_PICTURE_BUFFER_BASE_ADDRESS,
+	/* SEGMENTID_BUFFER_BASE_ADDRESSES (VP8 only) */
+	VDECFW_CMD_SEGMENTID_BASE_ADDRESS,
+	/* EXT_OP_MODE (H.264 only) */
+	VDECFW_CMD_EXT_OP_MODE,
+	/* MC_CACHE_CONFIGURATION */
+	VDECFW_CMD_MC_CACHE_CONFIGURATION,
+	/* Alternative output buffer (rotation etc.) */
+	/* ALTERNATIVE_OUTPUT_PICTURE_ROTATION */
+	VDECFW_CMD_ALTERNATIVE_OUTPUT_PICTURE_ROTATION,
+	/* EXTENDED_ROW_STRIDE */
+	VDECFW_CMD_EXTENDED_ROW_STRIDE,
+	/* CHROMA_ROW_STRIDE (H.264 only) */
+	VDECFW_CMD_CHROMA_ROW_STRIDE,
+	/* ALTERNATIVE_OUTPUT_CONTROL */
+	VDECFW_CMD_ALTERNATIVE_OUTPUT_CONTROL,
+	/* RPR specific commands */
+	/* RPR_AX_INITIAL */
+	VDECFW_CMD_RPR_AX_INITIAL,
+	/* RPR_AX_INCREMENT */
+	VDECFW_CMD_RPR_AX_INCREMENT,
+	/* RPR_AY_INITIAL */
+	VDECFW_CMD_RPR_AY_INITIAL,
+	/* RPR_AY_INCREMENT */
+	VDECFW_CMD_RPR_AY_INCREMENT,
+	/* RPR_PICTURE_SIZE */
+	VDECFW_CMD_RPR_PICTURE_SIZE,
+	/* Scaling specific params */
+	/* SCALED_DISPLAY_SIZE */
+	VDECFW_CMD_SCALED_DISPLAY_SIZE,
+	/* HORIZONTAL_SCALE_CONTROL */
+	VDECFW_CMD_HORIZONTAL_SCALE_CONTROL,
+	/* SCALE_HORIZONTAL_CHROMA (H.264 only) */
+	VDECFW_CMD_SCALE_HORIZONTAL_CHROMA,
+	/* VERTICAL_SCALE_CONTROL */
+	VDECFW_CMD_VERTICAL_SCALE_CONTROL,
+	/* SCALE_VERTICAL_CHROMA (H.264 only) */
+	VDECFW_CMD_SCALE_VERTICAL_CHROMA,
+	/* HORIZONTAL_LUMA_COEFFICIENTS_0 */
+	VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_0,
+	/* HORIZONTAL_LUMA_COEFFICIENTS_1 */
+	VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_1,
+	/* HORIZONTAL_LUMA_COEFFICIENTS_2 */
+	VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_2,
+	/* HORIZONTAL_LUMA_COEFFICIENTS_3 */
+	VDECFW_CMD_HORIZONTAL_LUMA_COEFFICIENTS_3,
+	/* VERTICAL_LUMA_COEFFICIENTS_0 */
+	VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_0,
+	/* VERTICAL_LUMA_COEFFICIENTS_1 */
+	VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_1,
+	/* VERTICAL_LUMA_COEFFICIENTS_2 */
+	VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_2,
+	/* VERTICAL_LUMA_COEFFICIENTS_3 */
+	VDECFW_CMD_VERTICAL_LUMA_COEFFICIENTS_3,
+	/* HORIZONTAL_CHROMA_COEFFICIENTS_0 */
+	VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_0,
+	/* HORIZONTAL_CHROMA_COEFFICIENTS_1 */
+	VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_1,
+	/* HORIZONTAL_CHROMA_COEFFICIENTS_2 */
+	VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_2,
+	/* HORIZONTAL_CHROMA_COEFFICIENTS_3 */
+	VDECFW_CMD_HORIZONTAL_CHROMA_COEFFICIENTS_3,
+	/* VERTICAL_CHROMA_COEFFICIENTS_0 */
+	VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_0,
+	/* VERTICAL_CHROMA_COEFFICIENTS_1 */
+	VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_1,
+	/* VERTICAL_CHROMA_COEFFICIENTS_2 */
+	VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_2,
+	/* VERTICAL_CHROMA_COEFFICIENTS_3 */
+	VDECFW_CMD_VERTICAL_CHROMA_COEFFICIENTS_3,
+	/* SCALE_OUTPUT_SIZE */
+	VDECFW_CMD_SCALE_OUTPUT_SIZE,
+	/* VDECFW_CMD_INTRA_BUFFER_PLANE_SIZE */
+	VDECFW_CMD_INTRA_BUFFER_PLANE_SIZE,
+	/* VDECFW_CMD_INTRA_BUFFER_SIZE_PER_PIPE */
+	VDECFW_CMD_INTRA_BUFFER_SIZE_PER_PIPE,
+	/* VDECFW_CMD_AUX_LINE_BUFFER_SIZE_PER_PIPE */
+	VDECFW_CMD_AUX_LINE_BUFFER_SIZE_PER_PIPE,
+	VDECFW_SLICE_X_MB_OFFSET,
+	VDECFW_SLICE_Y_MB_OFFSET,
+	VDECFW_SLICE_TYPE,
+	VDECFW_CMD_MAX,
+	VDECFW_CMD_FORCE32BITS = 0x7FFFFFFFU
+};
+
+/* Size of relocation data attached to VDECFW_sTransaction message in words */
+#define VDECFW_RELOC_SIZE 125
+
+/* This structure defines the MMU Tile configuration. */
+struct vdecfw_mmu_tile_config {
+	/* MMU_CONTROL2 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, tilig_scheme);
+	/* MMU_TILE */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int,
+			mmu_tiling[MSVDX_CORE_CR_MMU_TILE_NO_ENTRIES]);
+	/* MMU_TILE_EXT */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int,
+			mmu_tiling_ext[MSVDX_CORE_CR_MMU_TILE_EXT_NO_ENTRIES]);
+};
+
+struct psr_mod_info {
+	/*
+	 * DMA base address from which to load the parser code text section
+	 * and first portion of data section (const data).
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, psr_text_load_addr);
+	/* Size of Parser code in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_text_size);
+	#ifndef USE_FW_RELOC_INFO_PACKING
+	/* Size of Parser relocation data in words. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_text_reloc_size);
+	#endif /* not USE_FW_RELOC_INFO_PACKING */
+	/* Original address for which module text was linked. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_text_orig);
+	/* Address where to load module text. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_text_addr);
+	/* DMA base address from which to load the parser data section. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, psr_data_load_addr);
+	/* Size of Parser data in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_data_size);
+	#ifndef USE_FW_RELOC_INFO_PACKING
+	/* Size of Parser relocation data in words. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_data_reloc_size);
+	#endif /* not USE_FW_RELOC_INFO_PACKING */
+	/* Original address for which module data was linked. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_data_orig);
+	/* Address where to load module data. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_data_addr);
+
+	#ifdef USE_FW_CTX_TRIMMING
+	/* Size of Parser context in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_ctx_size);
+	#endif /* USE_FW_CTX_TRIMMING */
+	#ifdef USE_FW_RELOC_INFO_PACKING
+	/* Size of Parser packed relocation information in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_packed_info_reloc_size);
+	#endif /* USE_FW_RELOC_INFO_PACKING */
+
+	#ifndef USE_FW_RELOC_INFO_PACKING
+	/*
+	 * Data for text section and data section relocations.
+	 * We have DataReloc(unsigned int), TextReloc (unsigned int),
+	 * TextRelocAddr (unsigned int), and TextRelocType (unsigned char).
+	 * It gives 4 bytes for each relocated data element and 9
+	 * bytes for each reallocated text element.
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_reloc_data[VDECFW_RELOC_SIZE]);
+	#endif /* not USE_FW_RELOC_INFO_PACKING */
+};
+
+/*
+ * This structure contains the transaction attributes to be given to the
+ * firmware
+ * @brief  Transaction Attributes
+ */
+struct vdecfw_transaction {
+	/* Unique identifier for the picture (driver-wide). */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, transation_id);
+	/* Codec */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum vdecfw_codectype, codec);
+	/*
+	 * Flag to indicate that the stream needs to ge handled
+	 * in secure memory (if available)
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, secure_stream);
+	/* Unique identifier for the current stream */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, stream_id);
+	/* Dictates to the FW parser how the NALs are delimited */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			enum vdecfw_parsermode, parser_mode);
+	/* Address from which to load the parser context data. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, ctx_load_addr);
+	/*
+	 * Address to save the parser state data including the updated
+	 * "parser context data".
+	 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, ctx_save_addr);
+	/* Size of the parser context data in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, ctx_size);
+	/* Address to save the "buffer control" data. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, ctrl_save_addr);
+	/* Size of the buffer control data in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, ctrl_size);
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, pict_cmds[VDECFW_CMD_MAX]);
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, pic_width_inmbs);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, pic_height_inmbs);
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, mbparams_base_addr);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, mbparams_size_per_plane);
+	/* Address of VLC table data. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, vlc_tables_addr);
+	/* Size of the VLC table data in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, vlc_tables_size);
+	/* Address of VLC index table data. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, vlc_index_table_addr);
+	/* Size of the VLC index table data in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, vlc_index_table_size);
+	/* Address of parser picture header. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, psr_hdr_addr);
+	/* Size of the parser picture header in bytes. */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, psr_hdr_size);
+	/* Address of Sequence Info in the Host (secure) */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, sequence_info_source);
+	/* Address of PPS Info in the Host (secure) */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, pps_info_source);
+	/* Address of Second PPS Info in the Host (secure) */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned int, second_pps_info_source);
+	/* MMU Tile config comes down with each transaction. */
+	struct vdecfw_mmu_tile_config mmu_tile_config;
+};
+
+/*
+ * This structure contains the info for extracting a subset of VLC tables
+ * indexed inside the index table.
+ * aui32VlcTablesOffset is the offset to the first table inside the index table
+ * aui32VlcConsecutiveTables indicates the consecutive number of entries (from
+ * aui32VlcTablesOffset to aui32VlcTablesOffset+aui32VlcConsecutiveTables)
+ * which will be copied.
+ */
+struct vdecfw_vlc_table_info {
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned short, vlc_table_offset);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned short, vlc_consecutive_tables);
+};
+
+/*
+ * This structure contains the info for DMAing the VLC from one (or more)
+ * segments: sVlcTableInfo is an array of structures to find the entries inside
+ * the index table which needs to be sent. The size of this array is statically
+ * defined for the codec with the biggest number of VLC fragments (VC-1 with 12).
+ * ui8VlcTablesNum is the number of valid entries inside the previous array. If
+ * this variable equals to one we return to the base case when the section of
+ * the gaui16<STD>VlcTableData table from
+ * gaui16<STD>VlcIndexData[gaui16<STD>VlcIndexData[0][2]] and
+ * gaui16<STD>VlcIndexData[gaui16<STD>VlcIndexData[1][2]] is sent
+ */
+struct vdec_vlc_info {
+	struct vdecfw_vlc_table_info vlc_table_info[12];
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned char, vlc_table_num);
+};
+
+/* This structure defines the RENDEC buffer configuration. */
+struct vdecfw_rendec_config {
+	/* VEC_RENDEC_CONTROL0 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, regvec_rendec_control0);
+	/* VEC_RENDEC_CONTROL1 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, regvec_rendec_control1);
+	/* VEC_RENDEC_BASE_ADDR0 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, rendec_buffer_baseaddr0);
+	/* VEC_RENDEC_BASE_ADDR1 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, rendec_buffer_baseaddr1);
+	/* VEC_RENDEC_BUFFER_SIZE */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, regvec_rendec_buffer_size);
+	/* VEC_RENDEC_CONTEXT0 - VEC_RENDEC_CONTEXT5 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, rendec_initial_ctx[6]);
+};
+
+/* This structure defines the MMU configuration. */
+struct vdecfw_mmu_config {
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			int, mem_36bit_twiddle);
+	/* MMU_CONTROL0 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, mmu_control0);
+	/* MMU_CONTROL2 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, mmu_control2);
+	/* MMU_TILE_MIN_ADDRx */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int,
+			mmu_tile_minaddr[MSVDX_CORE_CR_MMU_TILE_NO_ENTRIES]);
+	/* MMU_TILE_MAX_ADDRx */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int,
+			mmu_tile_maxaddr[MSVDX_CORE_CR_MMU_TILE_NO_ENTRIES]);
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, ptd[1]);
+};
+
+/* This structure defines the Core configuration. */
+struct vdecfw_coreinit_data {
+	struct vdecfw_mmu_config mmu_config;
+	struct vdecfw_rendec_config rendec_config;
+	/* CR_VEC_CONTROL_2 */
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, reg_vec_control2);
+};
+
+/* This structure defines the Sequence, VPS and PPS(s) pointers */
+struct vdecfw_seqpps_locations {
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned long, sequence_info_dest);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned long, vps_info_dest);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned long, pps_info_dest);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_PTR_ALIGNMENT,
+			unsigned long, second_pps_info_dest);
+
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, sequence_info_size);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, vps_info_size);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, pps_info_size);
+	IMG_ALIGN_FIELD(VDECFW_SHARE_DEFAULT_ALIGNMENT,
+			unsigned int, second_pps_info_size);
+};
+
+#endif /* _VDECFW_H_ */
-- 
2.17.1

