{:input (genetic.crossover/dumb-crossover 878648641 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))) (genetic.mutation/change-constant-value 92186518 (genetic.mutation/change-names-remove-clause 1431718987 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_11 , \\wire:missing_edge , wire2_8, wire3_8, wire4_22, \\wire29_39_41_:missing , \\wire30_:missing , wire31_49, wire32_48);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_11 ;\n  wire \\wire0_:missing_11 ;\n  wire wire13_14_16_18;\n  wire wire13_14_16_19;\n  wire wire13_22;\n  wire wire14_10;\n  wire \\wire14_10_:missing ;\n  wire wire14_12;\n  wire wire14_15;\n  wire \\wire14_20_:missing_25 ;\n  wire \\wire14_39_41_:missing ;\n  wire \\wire14_40_:missing ;\n  wire wire14_42;\n  wire wire14_43;\n  wire \\wire14_47_:missing ;\n  wire \\wire14_:missing_11 ;\n  wire wire15_17_21;\n  wire wire16_17;\n  wire wire23;\n  wire wire24_28;\n  wire wire26;\n  wire wire27;\n  input \\wire29_39_41_:missing ;\n  wire \\wire29_39_41_:missing ;\n  output wire2_8;\n  wire wire2_8;\n  input \\wire30_:missing ;\n  wire \\wire30_:missing ;\n  output wire31_49;\n  wire wire31_49;\n  output wire32_48;\n  wire wire32_48;\n  wire \\wire33_46_:missing_50 ;\n  wire wire34_42;\n  wire wire34_8;\n  wire \\wire35_43_:missing ;\n  wire wire35_45;\n  wire wire36_8;\n  wire \\wire36_:missing ;\n  wire wire37_8;\n  wire \\wire37_:missing ;\n  wire wire38_8;\n  output wire3_8;\n  wire wire3_8;\n  wire wire42_43;\n  wire \\wire44_:missing_29 ;\n  wire wire45;\n  wire wire46;\n  wire wire49_8;\n  output wire4_22;\n  wire wire4_22;\n  wire wire50;\n  wire \\wire5_:missing_23_26_27 ;\n  wire wire6;\n  wire wire7_11;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_7 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_7  = 2'h1 >> wire7_11;\n  assign wire16_17 = 4'h8 >> { wire13_14_16_19, wire13_14_16_18 };\n  assign \\wire:missing_17  = 4'h8 >> { wire15_17_21, wire16_17 };\n  assign wire2_8 = 2'h1 >> \\wire:missing_edge ;\n  assign wire26 = 2'hx >> \\wire5_:missing_23_26_27 ;\n  assign wire34_42 = 2'h1 >> wire34_8;\n  assign wire35_45 = 2'h1 >> \\wire35_43_:missing ;\n  assign \\wire36_:missing  = 2'h1 >> wire36_8;\n  assign \\wire37_:missing  = 2'h1 >> wire37_8;\n  assign \\wire:missing_edge  = 2'h1 >> wire38_8;\n  assign \\wire:missing_edge  = 4'h2 >> { \\wire29_39_41_:missing , \\wire14_39_41_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire14_40_:missing , \\wire:missing_edge  };\n  assign \\wire9_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_41  = 4'h8 >> { \\wire29_39_41_:missing , \\wire14_39_41_:missing  };\n  assign wire42_43 = 4'h8 >> { wire34_42, wire14_42 };\n  assign \\wire35_43_:missing  = 4'h8 >> { wire14_43, wire42_43 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire44_:missing_29 , \\wire44_:missing_29  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire14_10_:missing , wire14_10 };\n  assign wire7_11 = 4'h8 >> { \\wire14_:missing_11 , \\wire0_:missing_11  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire14_12 };\n  assign wire13_22 = 4'h6 >> { wire13_14_16_19, wire13_14_16_18 };\n  assign \\wire14_10_:missing  = 4'h8 >> { wire13_14_16_19, wire13_14_16_18 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire14_15, wire15_17_21 };\n  assign \\wire5_:missing_23_26_27  = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\wire33_46_:missing_50  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire50 = \\wire33_46_:missing_50 ;\n  assign wire31_49 = wire49_8;\n  assign wire32_48 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire14_47_:missing ;\n  assign wire46 = \\wire33_46_:missing_50 ;\n  assign wire45 = wire35_45;\n  assign wire24_28 = \\wire:missing_edge ;\n  assign wire27 = \\wire5_:missing_23_26_27 ;\n  assign \\wire:missing_edge  = \\wire14_20_:missing_25 ;\n  assign \\wire:missing_edge  = wire24_28;\n  assign wire23 = \\wire5_:missing_23_26_27 ;\n  assign wire4_22 = wire13_22;\n  assign wire15_17_21 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire14_20_:missing_25 ;\n  assign wire13_14_16_19 = \\wire:missing_edge ;\n  assign wire13_14_16_18 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:3.1-109.10\" *)\nmodule postsynth(\\wire0_:missing_11 , \\wire:missing_edge , wire2_8, wire3_8, wire4_22, \\wire29_39_41_:missing , \\wire30_:missing , wire31_49, wire32_48);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:5.9-5.27\" *)\n  input \\wire0_:missing_11 ;\n  wire \\wire0_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:7.8-7.23\" *)\n  wire wire13_14_16_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:8.8-8.23\" *)\n  wire wire13_14_16_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:9.8-9.17\" *)\n  wire wire13_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:10.8-10.17\" *)\n  wire wire14_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:11.8-11.27\" *)\n  wire \\wire14_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:12.8-12.17\" *)\n  wire wire14_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:13.8-13.17\" *)\n  wire wire14_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:14.8-14.30\" *)\n  wire \\wire14_20_:missing_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:15.8-15.30\" *)\n  wire \\wire14_39_41_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:16.8-16.27\" *)\n  wire \\wire14_40_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:19.8-19.27\" *)\n  wire \\wire14_47_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:21.8-21.20\" *)\n  wire wire15_17_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:23.8-23.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:24.8-24.17\" *)\n  wire wire24_28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:25.8-25.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:26.8-26.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:27.9-27.31\" *)\n  input \\wire29_39_41_:missing ;\n  wire \\wire29_39_41_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:29.10-29.17\" *)\n  output wire2_8;\n  wire wire2_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:31.9-31.25\" *)\n  input \\wire30_:missing ;\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:33.10-33.19\" *)\n  output wire31_49;\n  wire wire31_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:35.10-35.19\" *)\n  output wire32_48;\n  wire wire32_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:37.8-37.30\" *)\n  wire \\wire33_46_:missing_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:46.8-46.16\" *)\n  wire wire38_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:47.10-47.17\" *)\n  output wire3_8;\n  wire wire3_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:50.8-50.27\" *)\n  wire \\wire44_:missing_29 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:52.8-52.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:53.8-53.16\" *)\n  wire wire49_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:54.10-54.18\" *)\n  output wire4_22;\n  wire wire4_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:56.8-56.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:57.8-57.32\" *)\n  wire \\wire5_:missing_23_26_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:58.8-58.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/41D44E36.v:64.9-64.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_14_16_18 = 1'hx;\n  assign wire13_14_16_19 = 1'hx;\n  assign wire13_22 = 1'hx;\n  assign wire14_10 = 1'hx;\n  assign \\wire14_10_:missing  = 1'hx;\n  assign wire14_12 = 1'hx;\n  assign wire14_15 = 1'hx;\n  assign \\wire14_20_:missing_25  = 1'hx;\n  assign \\wire14_39_41_:missing  = 1'hx;\n  assign \\wire14_40_:missing  = 1'hx;\n  assign \\wire14_47_:missing  = 1'hx;\n  assign wire15_17_21 = 1'hx;\n  assign wire23 = 1'h1;\n  assign wire24_28 = 1'hx;\n  assign wire26 = 1'hx;\n  assign wire27 = 1'h1;\n  assign wire2_8 = 1'hx;\n  assign wire31_49 = 1'hx;\n  assign wire32_48 = 1'hx;\n  assign \\wire33_46_:missing_50  = 1'h0;\n  assign wire38_8 = 1'hx;\n  assign wire3_8 = 1'hx;\n  assign \\wire44_:missing_29  = 1'hx;\n  assign wire46 = 1'h0;\n  assign wire49_8 = 1'hx;\n  assign wire4_22 = 1'hx;\n  assign wire50 = 1'h0;\n  assign \\wire5_:missing_23_26_27  = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  1:59:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx/src/top.v'.\nSBY  1:59:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] Copy '/tmp/fuzzmount2DDF5D8C/41D44E36.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx/src/41D44E36.v'.\nSBY  1:59:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] Copy '/tmp/fuzzmount2DDF5D8C/41D44E36.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx/src/41D44E36.post.v'.\nSBY  1:59:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] engine_0: abc pdr\nSBY  1:59:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:75$46 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:76$47 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:77$48 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:82$53 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:83$54 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:85$56 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:88$59 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: module input wire:missing_edge[0]\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire3_8 is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire31_49 is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire14_15 is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire14_12 is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire14_10 is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire44_:missing_29 is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire14_40_:missing is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire14_39_41_:missing is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: Wire presynth.\\wire38_8 is used but has no driver.\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: found logic loop in module presynth:\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:77$48 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: wire \\wire:missing_edge\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: found logic loop in module presynth:\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:83$54 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:87$58 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: wire \\wire14_10_:missing\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: wire \\wire:missing_edge\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: found logic loop in module presynth:\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:85$56 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: wire \\wire:missing_edge\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: Warning: found logic loop in module presynth:\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:88$59 ($shr)\nSBY  1:59:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: wire \\wire:missing_edge\nSBY  1:59:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] base: finished (returncode=0)\nSBY  1:59:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:75$46 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:76$47 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:77$48 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:82$53 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:83$54 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:85$56 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:88$59 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: module input wire:missing_edge[0]\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire3_8 is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire31_49 is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire14_15 is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire14_12 is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire14_10 is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire44_:missing_29 is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire14_40_:missing is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire14_39_41_:missing is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: Wire presynth.\\wire38_8 is used but has no driver.\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: found logic loop in module presynth:\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:77$48 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: wire \\wire:missing_edge\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: found logic loop in module presynth:\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:83$54 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:87$58 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: wire \\wire14_10_:missing\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: wire \\wire:missing_edge\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: found logic loop in module presynth:\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:85$56 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: wire \\wire:missing_edge\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: Warning: found logic loop in module presynth:\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/41D44E36.v:88$59 ($shr)\nSBY  1:59:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: wire \\wire:missing_edge\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] aig: finished (returncode=0)\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] engine_0: Warning: The network has no constraints.\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] engine_0: finished (returncode=0)\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] engine_0: Status returned by engine: FAIL\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx'.\nSBY  1:59:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp3zjizqmx] DONE (FAIL, rc=2)\n", :err ""}}}