--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Single_Cpu_board.twx Single_Cpu_board.ncd -o
Single_Cpu_board.twr Single_Cpu_board.pcf -ucf Single_Cpu.ucf

Design file:              Single_Cpu_board.ncd
Physical constraint file: Single_Cpu_board.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    6.632(R)|      SLOW  |   -2.278(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.229|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Switch<0>      |En<0>          |   10.039|
Switch<0>      |Segs<0>        |   11.953|
Switch<0>      |Segs<1>        |   11.321|
Switch<0>      |Segs<2>        |   11.254|
Switch<0>      |Segs<3>        |   11.246|
Switch<0>      |Segs<4>        |   11.841|
Switch<0>      |Segs<5>        |   11.977|
Switch<0>      |Segs<6>        |   11.311|
Switch<1>      |En<1>          |   10.227|
Switch<1>      |Segs<0>        |   11.960|
Switch<1>      |Segs<1>        |   11.328|
Switch<1>      |Segs<2>        |   11.261|
Switch<1>      |Segs<3>        |   11.253|
Switch<1>      |Segs<4>        |   11.848|
Switch<1>      |Segs<5>        |   11.984|
Switch<1>      |Segs<6>        |   11.318|
Switch<2>      |En<2>          |    9.569|
Switch<2>      |Segs<0>        |   11.909|
Switch<2>      |Segs<1>        |   11.277|
Switch<2>      |Segs<2>        |   11.210|
Switch<2>      |Segs<3>        |   11.202|
Switch<2>      |Segs<4>        |   11.797|
Switch<2>      |Segs<5>        |   11.933|
Switch<2>      |Segs<6>        |   11.267|
Switch<3>      |En<3>          |    9.654|
Switch<3>      |Segs<0>        |   11.992|
Switch<3>      |Segs<1>        |   11.360|
Switch<3>      |Segs<2>        |   11.293|
Switch<3>      |Segs<3>        |   11.285|
Switch<3>      |Segs<4>        |   11.880|
Switch<3>      |Segs<5>        |   12.016|
Switch<3>      |Segs<6>        |   11.350|
Switch<4>      |En<4>          |    9.201|
Switch<4>      |Segs<0>        |   11.557|
Switch<4>      |Segs<1>        |   10.925|
Switch<4>      |Segs<2>        |   10.858|
Switch<4>      |Segs<3>        |   10.850|
Switch<4>      |Segs<4>        |   11.445|
Switch<4>      |Segs<5>        |   11.581|
Switch<4>      |Segs<6>        |   10.915|
Switch<5>      |En<5>          |    9.556|
Switch<5>      |Segs<0>        |   11.571|
Switch<5>      |Segs<1>        |   10.939|
Switch<5>      |Segs<2>        |   10.872|
Switch<5>      |Segs<3>        |   10.864|
Switch<5>      |Segs<4>        |   11.459|
Switch<5>      |Segs<5>        |   11.595|
Switch<5>      |Segs<6>        |   10.929|
---------------+---------------+---------+


Analysis completed Wed Jun 16 19:03:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4644 MB



