Event,Desc,,
active_warps_pm,active_warps_pm,,
shared_ld_transactions,Number of transactions for shared load accesses. Maximum transaction size in maxwell is 128 bytes, any warp accessing more that 128 bytes will cause multiple transactions for a shared load instruction. This also includes extra transactions caused by shared bank conflicts.,
shared_st_transactions,Number of transactions for shared store accesses. Maximum transaction size in maxwell is 128 bytes, any warp accessing more that 128 bytes will cause multiple transactions for a shared store instruction. This also includes extra transactions caused by shared bank conflicts.,
elapsed_cycles_pm,elapsed_cycles_pm,,
shared_ld_bank_conflict,Number of shared load bank conflict generated when the addresses for two or more shared memory load requests fall in the same memory bank.,,
shared_st_bank_conflict,Number of shared store bank conflict generated when the addresses for two or more shared memory store requests fall in the same memory bank.,,
inst_executed_fp64_pipe_s0,inst_executed_fp64_pipe_s0,,
inst_executed_fp64_pipe_s1,inst_executed_fp64_pipe_s1,,
inst_executed_fp64_pipe_s2,inst_executed_fp64_pipe_s2,,
inst_executed_fp64_pipe_s3,inst_executed_fp64_pipe_s3,,
inst_executed_fma_pipe_s0,inst_executed_fma_pipe_s0,,
inst_executed_fma_pipe_s1,inst_executed_fma_pipe_s1,,
inst_executed_fma_pipe_s2,inst_executed_fma_pipe_s2,,
inst_executed_fma_pipe_s3,inst_executed_fma_pipe_s3,,
fb_subp0_read_sectors,Number of DRAM read requests to sub partition 0, increments by 1 for 32 byte access.,
fb_subp1_read_sectors,Number of DRAM read requests to sub partition 1, increments by 1 for 32 byte access.,
fb_subp0_write_sectors,Number of DRAM write requests to sub partition 0, increments by 1 for 32 byte access.,
fb_subp1_write_sectors,Number of DRAM write requests to sub partition 1, increments by 1 for 32 byte access.,
active_warps,Accumulated number of active warps per cycle. For every cycle it increments by the number of active warps in the cycle which can be in the range 0 to 48.,,
sm_cta_launched,Number of thread blocks launched on a multiprocessor.,,
inst_issued0,inst_issued0,,
inst_issued1,inst_issued1,,
inst_executed,inst_executed,,
thread_inst_executed,thread_inst_executed,,
not_predicated_off_thread_inst_executed,,,
not_predicated_off_thread_inst_executed: Number of instructions executed by active and not predicated off threads, does not include replays. For each instruction it increments by the number of not predicated off threads that execute this instruction.,,
global_atom_cas,Number of ATOM.CAS instructions executed per warp.,,
global_load,global_load,,
global_store,Number of global store transactions. Incre- ments by 1 per transaction. Transaction can be 32/64/96/128B.,,
shared_load,Number of executed load instructions where state space is specified as shared, increments per warp on a multiprocessor.,
warps_launched,warps_launched,,
shared_store,Number of executed store instructions where state space is specified as shared, increments per warp on a multiprocessor.,
l2_subp0_write_sector_misses,Number of write misses in slice 0 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp1_write_sector_misses,Number of write misses in slice 1 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp0_read_sector_misses,Number of read misses in slice 0 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp1_read_sector_misses,Number of read misses in slice 1 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp0_write_sector_queries,Number of write requests from L1 to slice 0 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp1_write_sector_queries,Number of write requests from L1 to slice 1 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp0_read_sector_queries,Number of read requests from L1 to slice 0 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp1_read_sector_queries,Number of read requests from L1 to slice 1 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp0_read_tex_sector_queries,Number of read requests from Texture cache to slice 0 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp0_write_tex_sector_queries,Number of write requests to Texture cache slice 0 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp0_read_tex_hit_sectors,Number of read requests from L1 that hit in slice 0 of L2 cache. This increments by 1 for each 32- byte access.,,
l2_subp0_write_tex_hit_sectors,l2_subp0_write_tex_hit_sectors,,
l2_subp0_write_sysmem_sector_queries,Number of system memory write requests to slice 0 of L2 cache. This increments by 1 for each 32- byte access.,,
l2_subp0_total_read_sector_queries,Total read requests to slice 0 of L2 cache. This includes requests from L1, Texture cache, system memory. This increments by 1 for each 32-byte access.
l2_subp0_total_write_sector_queries,Total write requests to slice 0 of L2 cache. This includes requests from L1, Texture cache, system memory. This increments by 1 for each 32-byte access.
l2_subp1_read_tex_sector_queries,Number of read requests from Texture cache to slice 1 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp1_write_tex_sector_queries,l2_subp1_write_tex_sector_queries,,
l2_subp1_read_tex_hit_sectors,Number of read requests from L1 that hit in slice 1 of L2 cache. This increments by 1 for each 32-byte access.,,
l2_subp1_write_tex_hit_sectors,l2_subp1_write_tex_hit_sectors,,
l2_subp1_write_sysmem_sector_queries,Number of system memory write requests to slice 1 of L2 cache. This increments by 1 for each 32- byte access.,,
l2_subp0_read_sysmem_sector_queries,Number of system memory read requests to slice 0 of L2 cache. This increments by 1 for each 32- byte access.,,
l2_subp1_read_sysmem_sector_queries,Number of system memory read requests to slice 1 of L2 cache. This increments by 1 for each 32- byte access.,,
l2_subp1_total_read_sector_queries,Total read requests to slice 1 of L2 cache. This includes requests from L1, Texture cache, system memory. This increments by 1 for each 32-byte access.
l2_subp1_total_write_sector_queries,Total write requests to slice 1 of L2 cache. This includes requests from L1, Texture cache, system memory. This increments by 1 for each 32-byte access.
OI_HBM,Operational Intensity (Flops/bytes) of HBM,,
OI_L1D,Operational Intensity (Flops/bytes) of L1 Data Cache,,
OI_L2D,Operational Intensity (Flops/bytes) of L2 Data Cache,,
TCC_EA_WRREQ_64B_sum,Total number of 64Byte Write requests to EA across TCC chanels,,
TCC_READ_sum,Number of L2 Cache Read requests,,
GRBM_COUNT,Free running GPU clock,,
GRBM_GUI_ACTIVE,GPU active cycles,,
GRBM_CP_BUSY,Any of the CP (CPC/CPF) blocks are busy.,,
GRBM_SPI_BUSY,Any of the Shader Processor Input (SPI) are busy in the shader engine(s).,,
GRBM_TA_BUSY,Any of the Texture Addressing Unit (TA) are busy in the shader engine(s).,,
GRBM_TC_BUSY,Any of the Texture Cache Blocks (TCP/TCI/TCA/TCC) are busy.,,
GRBM_CPC_BUSY,The Command Processor - Compute (CPC) is busy.,,
GRBM_CPF_BUSY,The Command Processor - Fetcher (CPF) is busy.,,
GRBM_UTCL2_BUSY,The Unified Translation Cache - Level 2 (UTCL2) block is busy,,
GRBM_EA_BUSY,The Efficiency Arbiter (EA) block is busy.,,
CPF_CMP_UTCL1_STALL_ON_TRANSLATION,One of the Compute UTCL1s is stalled waiting on translation.,,
CPF_CPF_STAT_BUSY,CPF busy,,
CPF_CPF_STAT_IDLE_sum,CPF idle,,
CPF_CPF_STAT_STALL,CPF stall,,
CPF_CPF_TCIU_BUSY,CPF TCIU interface busy,,
CPF_CPF_TCIU_IDLE,CPF TCIU interface idle,,
CPF_CPF_TCIU_STALL_sum,CPF TCIU interface Stalled waiting on free tags.,,
CPC_ME1_BUSY_FOR_PACKET_DECODE,CPC ME1 busy decoding packets.,,
CPC_UTCL1_STALL_ON_TRANSLATION,One of the UTCL1s is stalled waiting on translation.,,
CPC_CPC_STAT_BUSY,CPC busy,,
CPC_CPC_STAT_IDLE,CPC idle,,
CPC_CPC_STAT_STALL,CPC stalled,,
CPC_CPC_TCIU_BUSY,CPC TCIU interface busy,,
CPC_CPC_TCIU_IDLE,CPC TCIU interface idle,,
CPC_CPC_UTCL2IU_BUSY,CPC UTCL2 interface busy,,
CPC_CPC_UTCL2IU_IDLE,CPC UTCL2 interface idle,,
CPC_CPC_UTCL2IU_STALL_sum,CPC UTCL2 interface Stalled waiting,,
CPC_ME1_DCI0_SPI_BUSY,CPC ME1 Processor busy,,
SPI_CSN_BUSY,Number of clocks with outstanding waves,,
SPI_CSN_WINDOW_VALID,Clock count enabled by perfcounter_start event,,
SPI_CSN_NUM_THREADGROUPS,Total number of dispatched workgroups,,
SPI_CSN_WAVE,Total number of dispatched wavefronts,,
SPI_RA_REQ_NO_ALLOC,Arb cycles with requests but no allocation (need to multiply this value,,
,by 4),,
SPI_RA_REQ_NO_ALLOC_CSN,Arb cycles with CSn req and no CSn alloc (need to multiply this value,,
,by 4),,
SPI_RA_RES_STALL_CSN,Arb cycles with CSn req and no CSn fits (need to multiply this value by,,
,4),,
SPI_RA_TMP_STALL_CSN_sum,Cycles where csn wants to req but does not fit in temp space,,
SPI_RA_WAVE_SIMD_FULL_CSN,Sum of SIMD where WAVE can’t take csn wave when not fits.,,
SPI_RA_VGPR_SIMD_FULL_CSN_sum,Sum of SIMD where VGPR can’t take csn wave when not fits.,,
SPI_RA_SGPR_SIMD_FULL_CSN_sum,Sum of SIMD where SGPR can’t take csn wave when not fits.,,
SPI_RA_LDS_CU_FULL_CSN,Sum of CU where LDS can’t take csn wave when not fits.,,
SPI_RA_BAR_CU_FULL_CSN_sum,Sum of CU where BARRIER can’t take csn wave when not fits.,,
SPI_RA_BULKY_CU_FULL_CSN_sum,Sum of CU where BULKY can’t take csn wave when not fits.,,
SPI_RA_TGLIM_CU_FULL_CSN_sum,Cycles where csn wants to req but all CU are at tg_limit,,
SPI_RA_WVLIM_CU_FULL_CSN_sum,Number of clocks csn is stalled due to WAVE LIMIT.,,
SPI_VWC_CSC_WR,Number of clocks to write CSC waves to VGPRs (need to multiply this,,
,value by 4),,
SPI_SWC_CSC_WR,Number of clocks to write CSC waves to SGPRs (need to multiply this,,
,value by 4),,
SQ_INSTS,Number of instructions issued,,
SQ_INSTS_VALU,"Number of VALU instructions issued, including MFMA",,
SQ_INSTS_VALU_ADD_F16,Number of VALU F16 Add instructions issued,,
SQ_INSTS_VALU_MUL_F16,Number of VALU F16 Multiply instructions issued,,
SQ_INSTS_VALU_FMA_F16,Number of VALU F16 FMA instructions issued,,
SQ_INSTS_VALU_TRANS_F16,Number of VALU F16 Transcedental instructions issued,,
SQ_INSTS_VALU_ADD_F32,Number of VALU F32 Add instructions issued,,
SQ_INSTS_VALU_MUL_F32,Number of VALU F32 Multiply instructions issued,,
SQ_INSTS_VALU_FMA_F32,Number of VALU F32 FMA instructions issued,,
SQ_INSTS_VALU_TRANS_F32,Number of VALU F32 Transcedental instructions issued,,
SQ_INSTS_VALU_ADD_F64,Number of VALU F64 Add instructions issued,,
SQ_INSTS_VALU_MUL_F64,Number of VALU F64 Multiply instructions issued,,
SQ_INSTS_VALU_FMA_F64,Number of VALU F64 FMA instructions issued,,
SQ_INSTS_VALU_TRANS_F64,Number of VALU F64 Transcedental instructions issued,,
SQ_INSTS_VALU_INT32,Number of VALU 32-bit integer instructions issued (signed or unsigned),,
SQ_INSTS_VALU_INT64,Number of VALU 64-bit integer instructions issued (signed or unsigned),,
SQ_INSTS_VALU_CVT,Number of VALU Conversion instructions issued,,
SQ_INSTS_VALU_MFMA_I8,Number of 8-bit Integer MFMA instructions issued,,
SQ_INSTS_VALU_MFMA_F16,Number of F16 MFMA instructions issued,,
SQ_INSTS_VALU_MFMA_BF16,Number of BF16 MFMA instructions issued,,
SQ_INSTS_VALU_MFMA_F32,Number of F32 MFMA instructions issued,,
SQ_INSTS_VALU_MFMA_F64,Number of F64 MFMA instructions issued,,
SQ_INSTS_MFMA,Number of MFMA instructions issued,,
SQ_INSTS_VMEM_WR,Number of VMEM Write instructions issued,,
SQ_INSTS_VMEM_RD,Number of VMEM Read instructions issued,,
SQ_INSTS_VMEM,"Number of VMEM instructions issued, including both FLAT and Buffer in-",,
,structions,,
SQ_INSTS_SALU,Number of SALU instructions issued,,
SQ_INSTS_SMEM,Number of SMEM instructions issued,,
SQ_INSTS_SMEM_NORM,Number of SMEM instructions issued normalized to match smem_level. Used,,
,in measuring SMEM latency.,,
SQ_INSTS_FLAT,Number of FLAT instructions issued,,
SQ_INSTS_FLAT_LDS_ONLY,Number of FLAT instructions issued that read/wrote only from/to LDS.,,
SQ_INSTS_LDS,Number of LDS instructions issued,,
SQ_INSTS_GDS,Number of GDS instructions issued,,
SQ_INSTS_EXP_GDS,"Number of EXP and GDS instructions issued, excluding skipped export in-",,
,structions.,,
SQ_INSTS_BRANCH,Number of Branch instructions issued,,
SQ_INSTS_SENDMSG,"Number of SENDMSG instructions issued, including s_endpgm",,
SQ_INSTS_VSKIPPED_sum,Number of VSkipped instructions issued,,
SQ_INSTS_VALU_MFMA_MOPS_I8,Number of 8-bit integer MFMA ops in unit of 512,,
SQ_INSTS_VALU_MFMA_MOPS_F16,Number of F16 floating MFMA ops in unit of 512,,
SQ_INSTS_VALU_MFMA_MOPS_BF16,Number of BF16 floating MFMA ops in unit of 512,,
SQ_INSTS_VALU_MFMA_MOPS_F32,Number of F32 floating MFMA ops in unit of 512,,
SQ_INSTS_VALU_MFMA_MOPS_F64,Number of F64 floating MFMA ops in unit of 512,,
SQ_ACCUM_PREV,"Accumulated counter sample value, accumulating once every 4 cycles.",,
SQ_ACCUM_PREV_HIRES,"Accumulated counter sample value, accumulating every cycle.",,
SQ_LEVEL_WAVES,Number of inflight waves.,,
SQ_INSTS_LEVEL_VMEM,Number of inflight VMEM instructions,,
SQ_INSTS_LEVEL_SMEM,Number of inflight SMEM instructions,,
SQ_INSTS_LEVEL_LDS,Number of inflight LDS instructions,,
SQ_IFETCH_LEVEL,Number of inflight instruction fetches,,
SQ_WAVES,"Number of wavefronts dispatch to SQs, including both new and restored wavefronts",,
SQ_WAVES_SAVED_sum,Number of context-saved wavefronts,,
SQ_WAVES_RESTORED_sum,Number of context-restored wavefronts,,
SQ_WAVES_EQ_64,Number of wavefronts with exactly 64 active threads sent to SQs,,
SQ_WAVES_LT_64,Number of wavefronts with less than 64 active threads sent to SQs,,
SQ_WAVES_LT_48,Number of wavefronts with less than 48 active threads sent to SQs,,
SQ_WAVES_LT_32,Number of wavefronts with less than 32 active threads sent to SQs,,
SQ_WAVES_LT_16,Number of wavefronts with less than 16 active threads sent to SQs,,
SQ_CYCLES,Free running SQ clocks,,
SQ_BUSY_CYCLES,Number of cycles while SQ is reporting that it is busy,,
SQ_BUSY_CU_CYCLES,number of quad-cycles each CU is busy,,
SQ_VALU_MFMA_BUSY_CYCLES,Number of cycles the MFMA ALU is busy,,
SQ_WAVE_CYCLES,Number of quad-cycles spent by waves in the CUs,,
SQ_WAIT_ANY,Number of quad-cycles spent waiting for anything,,
SQ_WAIT_INST_ANY,Number of quad-cycles spent waiting for any instruction issue,,
SQ_ACTIVE_INST_ANY,Number of quad-cycles each wave is working on an instruction.,,
SQ_ACTIVE_INST_VMEM,Number of quad-cycles each wave is working on a non-FLAT VMEM instruc-,,
,tion.,,
SQ_ACTIVE_INST_LDS,Number of quad-cycles each wave is working on an LDS instruction.,,
SQ_ACTIVE_INST_VALU,Number of quad-cycles each wave is working on a VALU instruction.,,
SQ_ACTIVE_INST_SCA,Number of quad-cycles each wave is working on an SCA instruction.,,
SQ_ACTIVE_INST_EXP_GDS,Number of quad-cycles each wave is working on EXP or GDS instruction.,,
SQ_ACTIVE_INST_MISC,"Number of quad-cycles each wave is working on a MISC instruction, including",,
,branch and sendmsg.,,
SQ_ACTIVE_INST_FLAT,Number of quad-cycles each wave is working on a FLAT instruction.,,
SQ_INST_CYCLES_VMEM_WR,Number of cycles needed to send addr and cmd data for VMEM write instruc-,,
,"tions, including both FLAT and Buffer.",,
SQ_INST_CYCLES_VMEM_RD,Number of cycles needed to send addr and cmd data for VMEM read instruc-,,
,"tions, including both FLAT and Buffer.",,
SQ_INST_CYCLES_SMEM,Number of cycles needed to execute scalar memory reads.,,
SQ_INST_CYCLES_SALU,Number of cycles needed to execute non-memory read scalar operations.,,
SQ_THREAD_CYCLES_VALU,Number of thread-cycles used to execute VALU operations.,,
SQ_LDS_IDX_ACTIVE,Number of cycles LDS is used for indexed operations.,,
SQ_LDS_ATOMIC_RETURN,Number of atomic return cycles in LDS.,,
SQ_LDS_BANK_CONFLICT,Number of cycles LDS is stalled by bank conflicts.,,
SQ_LDS_ADDR_CONFLICT_sum,Number of cycles LDS is stalled by address conflicts.,,
SQ_LDS_UNALIGNED_STALLS_sum,Number of cycles LDS is stalled processing flat unaligned load/store ops,,
SQ_LDS_MEM_VIOLATIONS_sum,Number of threads that have a memory violation in the LDS.,,
SQ_IFETCH,"Number of fetch requests from L1I cache, in 32-byte width.",,
SQ_ITEMS,Number of valid threads,,
SQC_ICACHE_REQ,Number of L1I cache requests,,
SQC_ICACHE_HITS,Number of L1I cache lookup hits,,
SQC_ICACHE_MISSES,Number of L1I cache non-duplicate lookup misses,,
SQC_ICACHE_MISSES_DUPLICATE,"Number of d L1I cache duplicated lookup misses, whose previous lookup",,
,miss on the same cacheline is not fulfilled yet.,,
SQC_DCACHE_REQ,Number of sL1D cache requests,,
SQC_DCACHE_INPUT_VALID_READB,Number of cycles SQ input is valid but sL1D cache is not ready,,
SQC_DCACHE_HITS,Number of sL1D cache lookup hits,,
SQC_DCACHE_MISSES,Number of sL1D non-duplicate lookup misses,,
SQC_DCACHE_MISSES_DUPLICATE,Number of sL1D duplicated lookup misses,,
SQC_DCACHE_REQ_READ_1,"Number of read requests in 1 32-bit Data Word, DWORD (DW)",,
SQC_DCACHE_REQ_READ_2,Number of read requests in 2 DW,,
SQC_DCACHE_REQ_READ_4,Number of read requests in 4 DW,,
SQC_DCACHE_REQ_READ_8,Number of read requests in 8 DW,,
SQC_DCACHE_REQ_READ_16,Number of read requests in 16 DW,,
SQC_DCACHE_ATOMIC_sum,Number of atomic requests,,
SQC_TC_REQ,Number of L2 cache requests that were issued by instruction and constant,,
,caches,,
SQC_TC_INST_REQ,Number of instruction cache line requests to L2 cache,,
SQC_TC_DATA_READ_REQ,Number of data read requests to the L2 cache,,
SQC_TC_DATA_WRITE_REQ_sum,Number of data write requests to the L2 cache,,
SQC_TC_DATA_ATOMIC_REQ_sum,Number of data atomic requests to the L2 cache,,
SQC_TC_STALL_sum,Number of cycles valid requests to L2 Cache are stalled.,,
TA_TA_BUSY,TA busy cycles,,
TA_TOTAL_WAVEFRONTS,Number of wavefront instructions,,
TA_BUFFER_WAVEFRONTS,Number of Buffer wavefront instructions,,
TA_BUFFER_READ_WAVEFRONTS,Number of Buffer Read wavefront instructions,,
TA_BUFFER_WRITE_WAVEFRONTS,Number of Buffer Write wavefront instructions,,
TA_BUFFER_ATOMIC_WAVEFRONTS_sum,Number of Buffer Atomic wavefront instructions,,
TA_BUFFER_TOTAL_CYCLES,"Number of Buffer cycles, including Read and Write",,
TA_BUFFER_COALESCED_READ_CYCLES,Number of coalesced Buffer read cycles,,
TA_BUFFER_COALESCED_WRITE_CYCLES,Number of coalesced Buffer write cycles,,
TA_ADDR_STALLED_BY_TC,Number of cycles TA address is stalled by TCP.,,
TA_DATA_STALLED_BY_TC,Number of cycles TA data is stalled by TCP.,,
TA_ADDR_STALLED_BY_TD_CYCLES_sum,Number of cycles TA address is stalled by TD.,,
TA_FLAT_WAVEFRONTS,Number of Flat wavefront instructions,,
TA_FLAT_READ_WAVEFRONTS,Number of Flat Read wavefront instructions,,
TA_FLAT_WRITE_WAVEFRONTS,Number of Flat Write wavefront instructions,,
TA_FLAT_ATOMIC_WAVEFRONTS,Number of Flat Atomic wavefront instructions,,
TD_TD_BUSY,TD busy cycles,,
TD_TC_STALL,Number of cycles TD is stalled by TCP,,
TD_SPI_STALL_sum,Number of cycles TD is stalled by SPI,,
TD_LOAD_WAVEFRONT,Number of wavefront instructions (Read/Write/Atomic),,
TD_STORE_WAVEFRONT,Number of Write wavefront instructions,,
TD_ATOMIC_WAVEFRONT,Number of Atomic wavefront instructions,,
TD_COALESCABLE_WAVEFRONT,Number of coalescable instructions,,
TCP_GATE_EN1,Number of cycles vL1D interface clocks are turned on.,,
TCP_GATE_EN2,Number of cycles vL1D core clocks are turned on.,,
TCP_TD_TCP_STALL_CYCLES,Number of cycles TD stalls vL1D,,
TCP_TCR_TCP_STALL_CYCLES,Number of cycles TCR stalls vL1D,,
TCP_READ_TAGCONFLICT_STALL_CYCLES,Number of cycles tagram conflict stall on a read,,
TCP_WRITE_TAGCONFLICT_STALL_CYCLES,Number of cycles tagram conflict stall on a write,,
TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES,Number of cycles tagram conflict stall on an atomic,,
TCP_PENDING_STALL_CYCLES,Number of cycles vL1D cache stalled due to data pending from L2 Cache,,
TCP_TA_TCP_STATE_READ,Number of wavefront instruction requests to vL1D,,
TCP_VOLATILE_sum,Number of L1 volatile pixels/buffers from TA,,
TCP_TOTAL_ACCESSES,Number of vL1D accesses,,
TCP_TOTAL_READ,Number of vL1D Read accesses,,
TCP_TOTAL_WRITE,Number of vL1D Write accesses,,
TCP_TOTAL_ATOMIC_WITH_RET,Number of vL1D Atomic with return,,
TCP_TOTAL_ATOMIC_WITHOUT_RET,Number of vL1D Atomic without return,,
TCP_TOTAL_WRITEBACK_INVALIDATES,Number of vL1D writeback and invalidates,,
TCP_UTCL1_REQUEST,Number of address translation requests to UTCL1,,
TCP_UTCL1_TRANSLATION_HIT,Number of UTCL1 translation hits,,
TCP_UTCL1_TRANSLATION_MISS,Number of UTCL1 translation misses,,
TCP_UTCL1_PERSMISSION_MISS,Number of UTCL1 permission misses,,
TCP_TOTAL_CACHE_ACCESSES,Number of number of vL1D cache accesses,,
TCP_TCP_LATENCY,Accumulated wave access latency to vL1D over all wavefronts,,
TCP_TCC_READ_REQ_LATENCY,Accumulated vL1D-L2 request latency over all wavefronts for Reads and,,
,Atomics with return,,
TCP_TCC_WRITE_REQ_LATENCY,Accumulated vL1D-L2 request latency over all wavefronts for Writes,,
,and Atomics without return,,
TCP_TCC_READ_REQ,Number of Read requests to L2 Cache,,
TCP_TCC_WRITE_REQ,Number of Write requests to L2 Cache,,
TCP_TCC_ATOMIC_WITH_RET_REQ,Number of Atomic requests to L2 Cache with return,,
TCP_TCC_ATOMIC_WITHOUT_RET_REQ,Number of Atomic requests to L2 Cache without return,,
TCP_TCC_NC_READ_REQ,Number of NC Read requests to L2 Cache,,
TCP_TCC_UC_READ_REQ,Number of UC Read requests to L2 Cache,,
TCP_TCC_CC_READ_REQ,Number of CC Read requests to L2 Cache,,
TCP_TCC_RW_READ_REQ,Number of RW Read requests to L2 Cache,,
TCP_TCC_NC_WRITE_REQ,Number of NC Write requests to L2 Cache,,
TCP_TCC_UC_WRITE_REQ,Number of UC Write requests to L2 Cache,,
TCP_TCC_CC_WRITE_REQ,Number of CC Write requests to L2 Cache,,
TCP_TCC_RW_WRITE_REQ,Number of RW Write requests to L2 Cache,,
TCP_TCC_NC_ATOMIC_REQ,Number of NC Atomic requests to L2 Cache,,
TCP_TCC_UC_ATOMIC_REQ,Number of UC Atomic requests to L2 Cache,,
TCP_TCC_CC_ATOMIC_REQ,Number of CC Atomic requests to L2 Cache,,
TCP_TCC_RW_ATOMIC_REQ,Number of RW Atomic requests to L2 Cache,,
TCA_CYCLE,TCA cycles,,
TCA_BUSY,Number of Cycles TCA has a pending request.,,
TCC_CYCLE,L2 Cache free running clocks,,
TCC_BUSY,L2 Cache busy cycles,,
TCC_REQ,Number of L2 Cache requests,,
TCC_STREAMING_REQ_sum,Number of L2 Cache Streaming requests,,
TCC_NC_REQ,Number of NC requests,,
TCC_UC_REQ,Number of UC requests,,
TCC_CC_REQ,Number of CC requests,,
TCC_RW_REQ,Number of RW requests,,
TCC_PROBE,Number of L2 Cache probe requests,,
TCC_PROBE_ALL_sum,Number of external probe requests with with EA_TCC_preq_all== 1.,,
TCC_READ_REQ,Number of L2 Cache Read requests,,
TCC_WRITE_REQ,Number of L2 Cache Write requests,,
TCC_ATOMIC_REQ,Number of L2 Cache Atomic requests,,
TCC_HIT,Number of L2 Cache lookup hits,,
TCC_MISS,Number of L2 cache lookup misses,,
TCC_WRITEBACK,"Number of lines written back to main memory, including writebacks of dirty",,
,lines and uncached Write/Atomic requests,,
TCC_EA_WRREQ,"Total number of Write requests to EA, including 32B and 64B",,
TCC_EA_WRREQ_64B,Total number of 64Byte Write requests to EA,,
,Number of 32-byte Write/Atomic going over the TC_EA_wrreq interface due,,
TCC_EA_WR_UNCACHED_32B,"to uncached traffic. Note that CC mtypes can produce uncached requests, and those are included in this. A 64-byte request will be counted as 2.",,
TCC_EA_WRREQ_STALL,Number of cycles a Write request was stalled,,
TCC_EA_WRREQ_IO_CREDIT_STALL_sum,Number of cycles a EA Write request runs out of IO credits.,,
TCC_EA_WRREQ_GMI_CREDIT_STALL_sum,Number of cycles a EA Write request runs out of GMI credits.,,
TCC_EA_WRREQ_DRAM_CREDIT_STALL,Number of cycles a EA Write request runs out of DRAM credits.,,
TCC_TOO_MANY_EA_WRREQS_STALL_sum,Number of cycles the L2 Cache reaches maximum number of pending EA,,
,Write requests.,,
TCC_EA_WRREQ_LEVEL,Accumulated number of L2 Cache-EA Write requests in flight.,,
TCC_EA_ATOMIC,"Number of Atomic requests to EA, including 32B and 64B",,
TCC_EA_ATOMIC_LEVEL,Accumulated number of L2 Cache-EA Atomic requests in flight.,,
TCC_EA_RDREQ,"Total number of Read requests to EA, including 32B and 64B",,
TCC_EA_RDREQ_32B,Total number of 32Byte Read requests to EA,,
TCC_EA_RD_UNCACHED_32B,Number of 32-byte L2 Cache-EA Read due to uncached traffic. A 64-byte,,
,request will be counted as 2,,
TCC_EA_RDREQ_IO_CREDIT_STALL_sum,Number of cycles Read request interface runs out of IO credits.,,
TCC_EA_RDREQ_GMI_CREDIT_STALL_sum,Number of cycles Read request interface runs out of GMI credits.,,
TCC_EA_RDREQ_DRAM_CREDIT_STALL,Number of cycles Read request interface runs out of DRAM credits.,,
TCC_EA_RDREQ_LEVEL,Accumulated number of L2 Cache-EA read requests in flight.,,
TCC_EA_RDREQ_DRAM,"Number of read requests to HBM, including 32B and 64B",,
TCC_EA_WRREQ_DRAM,"Number of write requests to HBM, including 32B and 64B",,
TCC_TAG_STALL,Number of cycles the normal request pipeline in the tag was stalled for any,,
,reason.,,
TCC_NORMAL_WRITEBACK,Number of L2 cache normal writeback,,
TCC_ALL_TC_OP_WB_WRITEBACK_sum,Number of instruction triggered writeback requests.,,
TCC_NORMAL_EVICT,Number of L2 cache normal evictions,,
TCC_ALL_TC_OP_INV_EVICT_sum,Number of instruction triggered eviction requests.,,
