// Seed: 1306220622
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output tri id_6,
    output supply0 id_7,
    input wire id_8
);
  logic id_10;
  ;
  assign module_1.id_13 = 0;
  wire id_11;
endmodule
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output wand id_2,
    input wire id_3,
    output uwire id_4,
    output tri1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    output tri id_8,
    input uwire id_9,
    input supply1 id_10,
    output uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply0 id_15,
    output uwire id_16,
    input wand id_17,
    output wire id_18,
    input supply1 id_19,
    input supply0 sample,
    output wor id_21,
    input tri1 id_22,
    output supply0 module_1,
    output wand id_24,
    input wand id_25,
    output wor id_26
);
  assign id_18 = 1;
  module_0 modCall_1 (
      id_0,
      id_9,
      id_18,
      id_19,
      id_10,
      id_18,
      id_2,
      id_24,
      id_25
  );
endmodule
