$date
	Thu Oct  9 11:58:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module debug_mult $end
$var wire 32 ! result [31:0] $end
$var wire 1 " ready $end
$var wire 1 # overflow $end
$var reg 32 $ A [31:0] $end
$var reg 32 % B [31:0] $end
$var reg 1 & clock $end
$var reg 1 ' start $end
$scope module dut $end
$var wire 32 ( A [31:0] $end
$var wire 32 ) B [31:0] $end
$var wire 1 & clock $end
$var wire 1 * counter_enable $end
$var wire 1 + reg_enable $end
$var wire 1 ' start $end
$var wire 31 , upper_bits_mismatch [30:0] $end
$var wire 1 - sub_2x $end
$var wire 1 . sub_1x $end
$var wire 1 / sign_bit $end
$var wire 66 0 shiftedproduct [65:0] $end
$var wire 33 1 selected_val [32:0] $end
$var wire 32 2 result [31:0] $end
$var wire 1 " ready $end
$var wire 33 3 qcurrent [32:0] $end
$var wire 1 4 q_previous $end
$var wire 1 5 q_prev_next $end
$var wire 66 6 productnext [65:0] $end
$var wire 66 7 productcurrent [65:0] $end
$var wire 66 8 product_updated [65:0] $end
$var wire 66 9 product_initial [65:0] $end
$var wire 1 # overflow $end
$var wire 1 : is_subtract $end
$var wire 1 ; counter_done $end
$var wire 5 < count [4:0] $end
$var wire 3 = booth_bits [2:0] $end
$var wire 1 > add_2x $end
$var wire 1 ? add_1x $end
$var wire 1 @ activemult $end
$var wire 33 A acc_next [32:0] $end
$var wire 33 B acc_current [32:0] $end
$var wire 33 C Q_init_direct [32:0] $end
$var wire 33 D Q_init [32:0] $end
$var wire 33 E M [32:0] $end
$var wire 32 F B_latched [31:0] $end
$var wire 32 G A_latched [31:0] $end
$scope begin inputlatches[0] $end
$var parameter 2 H i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 I clr $end
$var wire 1 J d $end
$var wire 1 ' en $end
$var reg 1 K q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 L clr $end
$var wire 1 M d $end
$var wire 1 ' en $end
$var reg 1 N q $end
$upscope $end
$upscope $end
$scope begin inputlatches[1] $end
$var parameter 2 O i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 P clr $end
$var wire 1 Q d $end
$var wire 1 ' en $end
$var reg 1 R q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 S clr $end
$var wire 1 T d $end
$var wire 1 ' en $end
$var reg 1 U q $end
$upscope $end
$upscope $end
$scope begin inputlatches[2] $end
$var parameter 3 V i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 W clr $end
$var wire 1 X d $end
$var wire 1 ' en $end
$var reg 1 Y q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 Z clr $end
$var wire 1 [ d $end
$var wire 1 ' en $end
$var reg 1 \ q $end
$upscope $end
$upscope $end
$scope begin inputlatches[3] $end
$var parameter 3 ] i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 ^ clr $end
$var wire 1 _ d $end
$var wire 1 ' en $end
$var reg 1 ` q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 a clr $end
$var wire 1 b d $end
$var wire 1 ' en $end
$var reg 1 c q $end
$upscope $end
$upscope $end
$scope begin inputlatches[4] $end
$var parameter 4 d i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 e clr $end
$var wire 1 f d $end
$var wire 1 ' en $end
$var reg 1 g q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 h clr $end
$var wire 1 i d $end
$var wire 1 ' en $end
$var reg 1 j q $end
$upscope $end
$upscope $end
$scope begin inputlatches[5] $end
$var parameter 4 k i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 l clr $end
$var wire 1 m d $end
$var wire 1 ' en $end
$var reg 1 n q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 o clr $end
$var wire 1 p d $end
$var wire 1 ' en $end
$var reg 1 q q $end
$upscope $end
$upscope $end
$scope begin inputlatches[6] $end
$var parameter 4 r i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 s clr $end
$var wire 1 t d $end
$var wire 1 ' en $end
$var reg 1 u q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 v clr $end
$var wire 1 w d $end
$var wire 1 ' en $end
$var reg 1 x q $end
$upscope $end
$upscope $end
$scope begin inputlatches[7] $end
$var parameter 4 y i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 z clr $end
$var wire 1 { d $end
$var wire 1 ' en $end
$var reg 1 | q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 } clr $end
$var wire 1 ~ d $end
$var wire 1 ' en $end
$var reg 1 !" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[8] $end
$var parameter 5 "" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 #" clr $end
$var wire 1 $" d $end
$var wire 1 ' en $end
$var reg 1 %" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 &" clr $end
$var wire 1 '" d $end
$var wire 1 ' en $end
$var reg 1 (" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[9] $end
$var parameter 5 )" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 *" clr $end
$var wire 1 +" d $end
$var wire 1 ' en $end
$var reg 1 ," q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 -" clr $end
$var wire 1 ." d $end
$var wire 1 ' en $end
$var reg 1 /" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[10] $end
$var parameter 5 0" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 1" clr $end
$var wire 1 2" d $end
$var wire 1 ' en $end
$var reg 1 3" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 4" clr $end
$var wire 1 5" d $end
$var wire 1 ' en $end
$var reg 1 6" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[11] $end
$var parameter 5 7" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 8" clr $end
$var wire 1 9" d $end
$var wire 1 ' en $end
$var reg 1 :" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 ;" clr $end
$var wire 1 <" d $end
$var wire 1 ' en $end
$var reg 1 =" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[12] $end
$var parameter 5 >" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 ?" clr $end
$var wire 1 @" d $end
$var wire 1 ' en $end
$var reg 1 A" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 B" clr $end
$var wire 1 C" d $end
$var wire 1 ' en $end
$var reg 1 D" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[13] $end
$var parameter 5 E" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 F" clr $end
$var wire 1 G" d $end
$var wire 1 ' en $end
$var reg 1 H" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 I" clr $end
$var wire 1 J" d $end
$var wire 1 ' en $end
$var reg 1 K" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[14] $end
$var parameter 5 L" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 M" clr $end
$var wire 1 N" d $end
$var wire 1 ' en $end
$var reg 1 O" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 P" clr $end
$var wire 1 Q" d $end
$var wire 1 ' en $end
$var reg 1 R" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[15] $end
$var parameter 5 S" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 T" clr $end
$var wire 1 U" d $end
$var wire 1 ' en $end
$var reg 1 V" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 W" clr $end
$var wire 1 X" d $end
$var wire 1 ' en $end
$var reg 1 Y" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[16] $end
$var parameter 6 Z" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 [" clr $end
$var wire 1 \" d $end
$var wire 1 ' en $end
$var reg 1 ]" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 ^" clr $end
$var wire 1 _" d $end
$var wire 1 ' en $end
$var reg 1 `" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[17] $end
$var parameter 6 a" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 b" clr $end
$var wire 1 c" d $end
$var wire 1 ' en $end
$var reg 1 d" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 e" clr $end
$var wire 1 f" d $end
$var wire 1 ' en $end
$var reg 1 g" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[18] $end
$var parameter 6 h" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 i" clr $end
$var wire 1 j" d $end
$var wire 1 ' en $end
$var reg 1 k" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 l" clr $end
$var wire 1 m" d $end
$var wire 1 ' en $end
$var reg 1 n" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[19] $end
$var parameter 6 o" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 p" clr $end
$var wire 1 q" d $end
$var wire 1 ' en $end
$var reg 1 r" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 s" clr $end
$var wire 1 t" d $end
$var wire 1 ' en $end
$var reg 1 u" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[20] $end
$var parameter 6 v" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 w" clr $end
$var wire 1 x" d $end
$var wire 1 ' en $end
$var reg 1 y" q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 z" clr $end
$var wire 1 {" d $end
$var wire 1 ' en $end
$var reg 1 |" q $end
$upscope $end
$upscope $end
$scope begin inputlatches[21] $end
$var parameter 6 }" i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 ~" clr $end
$var wire 1 !# d $end
$var wire 1 ' en $end
$var reg 1 "# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 ## clr $end
$var wire 1 $# d $end
$var wire 1 ' en $end
$var reg 1 %# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[22] $end
$var parameter 6 &# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 '# clr $end
$var wire 1 (# d $end
$var wire 1 ' en $end
$var reg 1 )# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 *# clr $end
$var wire 1 +# d $end
$var wire 1 ' en $end
$var reg 1 ,# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[23] $end
$var parameter 6 -# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 .# clr $end
$var wire 1 /# d $end
$var wire 1 ' en $end
$var reg 1 0# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 1# clr $end
$var wire 1 2# d $end
$var wire 1 ' en $end
$var reg 1 3# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[24] $end
$var parameter 6 4# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 5# clr $end
$var wire 1 6# d $end
$var wire 1 ' en $end
$var reg 1 7# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 8# clr $end
$var wire 1 9# d $end
$var wire 1 ' en $end
$var reg 1 :# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[25] $end
$var parameter 6 ;# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 <# clr $end
$var wire 1 =# d $end
$var wire 1 ' en $end
$var reg 1 ># q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 ?# clr $end
$var wire 1 @# d $end
$var wire 1 ' en $end
$var reg 1 A# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[26] $end
$var parameter 6 B# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 C# clr $end
$var wire 1 D# d $end
$var wire 1 ' en $end
$var reg 1 E# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 F# clr $end
$var wire 1 G# d $end
$var wire 1 ' en $end
$var reg 1 H# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[27] $end
$var parameter 6 I# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 J# clr $end
$var wire 1 K# d $end
$var wire 1 ' en $end
$var reg 1 L# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 M# clr $end
$var wire 1 N# d $end
$var wire 1 ' en $end
$var reg 1 O# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[28] $end
$var parameter 6 P# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 Q# clr $end
$var wire 1 R# d $end
$var wire 1 ' en $end
$var reg 1 S# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 T# clr $end
$var wire 1 U# d $end
$var wire 1 ' en $end
$var reg 1 V# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[29] $end
$var parameter 6 W# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 X# clr $end
$var wire 1 Y# d $end
$var wire 1 ' en $end
$var reg 1 Z# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 [# clr $end
$var wire 1 \# d $end
$var wire 1 ' en $end
$var reg 1 ]# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[30] $end
$var parameter 6 ^# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 _# clr $end
$var wire 1 `# d $end
$var wire 1 ' en $end
$var reg 1 a# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 b# clr $end
$var wire 1 c# d $end
$var wire 1 ' en $end
$var reg 1 d# q $end
$upscope $end
$upscope $end
$scope begin inputlatches[31] $end
$var parameter 6 e# i $end
$scope module ff_a $end
$var wire 1 & clk $end
$var wire 1 f# clr $end
$var wire 1 g# d $end
$var wire 1 ' en $end
$var reg 1 h# q $end
$upscope $end
$scope module ff_b $end
$var wire 1 & clk $end
$var wire 1 i# clr $end
$var wire 1 j# d $end
$var wire 1 ' en $end
$var reg 1 k# q $end
$upscope $end
$upscope $end
$scope begin product_reg[0] $end
$var parameter 2 l# i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 m# clr $end
$var wire 1 n# d $end
$var wire 1 + en $end
$var reg 1 o# q $end
$upscope $end
$upscope $end
$scope begin product_reg[1] $end
$var parameter 2 p# i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 q# clr $end
$var wire 1 r# d $end
$var wire 1 + en $end
$var reg 1 s# q $end
$upscope $end
$upscope $end
$scope begin product_reg[2] $end
$var parameter 3 t# i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 u# clr $end
$var wire 1 v# d $end
$var wire 1 + en $end
$var reg 1 w# q $end
$upscope $end
$upscope $end
$scope begin product_reg[3] $end
$var parameter 3 x# i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 y# clr $end
$var wire 1 z# d $end
$var wire 1 + en $end
$var reg 1 {# q $end
$upscope $end
$upscope $end
$scope begin product_reg[4] $end
$var parameter 4 |# i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 }# clr $end
$var wire 1 ~# d $end
$var wire 1 + en $end
$var reg 1 !$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[5] $end
$var parameter 4 "$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 #$ clr $end
$var wire 1 $$ d $end
$var wire 1 + en $end
$var reg 1 %$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[6] $end
$var parameter 4 &$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 '$ clr $end
$var wire 1 ($ d $end
$var wire 1 + en $end
$var reg 1 )$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[7] $end
$var parameter 4 *$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 +$ clr $end
$var wire 1 ,$ d $end
$var wire 1 + en $end
$var reg 1 -$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[8] $end
$var parameter 5 .$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 /$ clr $end
$var wire 1 0$ d $end
$var wire 1 + en $end
$var reg 1 1$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[9] $end
$var parameter 5 2$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 3$ clr $end
$var wire 1 4$ d $end
$var wire 1 + en $end
$var reg 1 5$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[10] $end
$var parameter 5 6$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 7$ clr $end
$var wire 1 8$ d $end
$var wire 1 + en $end
$var reg 1 9$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[11] $end
$var parameter 5 :$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 ;$ clr $end
$var wire 1 <$ d $end
$var wire 1 + en $end
$var reg 1 =$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[12] $end
$var parameter 5 >$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 ?$ clr $end
$var wire 1 @$ d $end
$var wire 1 + en $end
$var reg 1 A$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[13] $end
$var parameter 5 B$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 C$ clr $end
$var wire 1 D$ d $end
$var wire 1 + en $end
$var reg 1 E$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[14] $end
$var parameter 5 F$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 G$ clr $end
$var wire 1 H$ d $end
$var wire 1 + en $end
$var reg 1 I$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[15] $end
$var parameter 5 J$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 K$ clr $end
$var wire 1 L$ d $end
$var wire 1 + en $end
$var reg 1 M$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[16] $end
$var parameter 6 N$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 O$ clr $end
$var wire 1 P$ d $end
$var wire 1 + en $end
$var reg 1 Q$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[17] $end
$var parameter 6 R$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 S$ clr $end
$var wire 1 T$ d $end
$var wire 1 + en $end
$var reg 1 U$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[18] $end
$var parameter 6 V$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 W$ clr $end
$var wire 1 X$ d $end
$var wire 1 + en $end
$var reg 1 Y$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[19] $end
$var parameter 6 Z$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 [$ clr $end
$var wire 1 \$ d $end
$var wire 1 + en $end
$var reg 1 ]$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[20] $end
$var parameter 6 ^$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 _$ clr $end
$var wire 1 `$ d $end
$var wire 1 + en $end
$var reg 1 a$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[21] $end
$var parameter 6 b$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 c$ clr $end
$var wire 1 d$ d $end
$var wire 1 + en $end
$var reg 1 e$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[22] $end
$var parameter 6 f$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 g$ clr $end
$var wire 1 h$ d $end
$var wire 1 + en $end
$var reg 1 i$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[23] $end
$var parameter 6 j$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 k$ clr $end
$var wire 1 l$ d $end
$var wire 1 + en $end
$var reg 1 m$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[24] $end
$var parameter 6 n$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 o$ clr $end
$var wire 1 p$ d $end
$var wire 1 + en $end
$var reg 1 q$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[25] $end
$var parameter 6 r$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 s$ clr $end
$var wire 1 t$ d $end
$var wire 1 + en $end
$var reg 1 u$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[26] $end
$var parameter 6 v$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 w$ clr $end
$var wire 1 x$ d $end
$var wire 1 + en $end
$var reg 1 y$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[27] $end
$var parameter 6 z$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 {$ clr $end
$var wire 1 |$ d $end
$var wire 1 + en $end
$var reg 1 }$ q $end
$upscope $end
$upscope $end
$scope begin product_reg[28] $end
$var parameter 6 ~$ i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 !% clr $end
$var wire 1 "% d $end
$var wire 1 + en $end
$var reg 1 #% q $end
$upscope $end
$upscope $end
$scope begin product_reg[29] $end
$var parameter 6 $% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 %% clr $end
$var wire 1 &% d $end
$var wire 1 + en $end
$var reg 1 '% q $end
$upscope $end
$upscope $end
$scope begin product_reg[30] $end
$var parameter 6 (% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 )% clr $end
$var wire 1 *% d $end
$var wire 1 + en $end
$var reg 1 +% q $end
$upscope $end
$upscope $end
$scope begin product_reg[31] $end
$var parameter 6 ,% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 -% clr $end
$var wire 1 .% d $end
$var wire 1 + en $end
$var reg 1 /% q $end
$upscope $end
$upscope $end
$scope begin product_reg[32] $end
$var parameter 7 0% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 1% clr $end
$var wire 1 2% d $end
$var wire 1 + en $end
$var reg 1 3% q $end
$upscope $end
$upscope $end
$scope begin product_reg[33] $end
$var parameter 7 4% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 5% clr $end
$var wire 1 6% d $end
$var wire 1 + en $end
$var reg 1 7% q $end
$upscope $end
$upscope $end
$scope begin product_reg[34] $end
$var parameter 7 8% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 9% clr $end
$var wire 1 :% d $end
$var wire 1 + en $end
$var reg 1 ;% q $end
$upscope $end
$upscope $end
$scope begin product_reg[35] $end
$var parameter 7 <% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 =% clr $end
$var wire 1 >% d $end
$var wire 1 + en $end
$var reg 1 ?% q $end
$upscope $end
$upscope $end
$scope begin product_reg[36] $end
$var parameter 7 @% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 A% clr $end
$var wire 1 B% d $end
$var wire 1 + en $end
$var reg 1 C% q $end
$upscope $end
$upscope $end
$scope begin product_reg[37] $end
$var parameter 7 D% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 E% clr $end
$var wire 1 F% d $end
$var wire 1 + en $end
$var reg 1 G% q $end
$upscope $end
$upscope $end
$scope begin product_reg[38] $end
$var parameter 7 H% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 I% clr $end
$var wire 1 J% d $end
$var wire 1 + en $end
$var reg 1 K% q $end
$upscope $end
$upscope $end
$scope begin product_reg[39] $end
$var parameter 7 L% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 M% clr $end
$var wire 1 N% d $end
$var wire 1 + en $end
$var reg 1 O% q $end
$upscope $end
$upscope $end
$scope begin product_reg[40] $end
$var parameter 7 P% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 Q% clr $end
$var wire 1 R% d $end
$var wire 1 + en $end
$var reg 1 S% q $end
$upscope $end
$upscope $end
$scope begin product_reg[41] $end
$var parameter 7 T% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 U% clr $end
$var wire 1 V% d $end
$var wire 1 + en $end
$var reg 1 W% q $end
$upscope $end
$upscope $end
$scope begin product_reg[42] $end
$var parameter 7 X% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 Y% clr $end
$var wire 1 Z% d $end
$var wire 1 + en $end
$var reg 1 [% q $end
$upscope $end
$upscope $end
$scope begin product_reg[43] $end
$var parameter 7 \% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 ]% clr $end
$var wire 1 ^% d $end
$var wire 1 + en $end
$var reg 1 _% q $end
$upscope $end
$upscope $end
$scope begin product_reg[44] $end
$var parameter 7 `% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 a% clr $end
$var wire 1 b% d $end
$var wire 1 + en $end
$var reg 1 c% q $end
$upscope $end
$upscope $end
$scope begin product_reg[45] $end
$var parameter 7 d% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 e% clr $end
$var wire 1 f% d $end
$var wire 1 + en $end
$var reg 1 g% q $end
$upscope $end
$upscope $end
$scope begin product_reg[46] $end
$var parameter 7 h% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 i% clr $end
$var wire 1 j% d $end
$var wire 1 + en $end
$var reg 1 k% q $end
$upscope $end
$upscope $end
$scope begin product_reg[47] $end
$var parameter 7 l% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 m% clr $end
$var wire 1 n% d $end
$var wire 1 + en $end
$var reg 1 o% q $end
$upscope $end
$upscope $end
$scope begin product_reg[48] $end
$var parameter 7 p% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 q% clr $end
$var wire 1 r% d $end
$var wire 1 + en $end
$var reg 1 s% q $end
$upscope $end
$upscope $end
$scope begin product_reg[49] $end
$var parameter 7 t% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 u% clr $end
$var wire 1 v% d $end
$var wire 1 + en $end
$var reg 1 w% q $end
$upscope $end
$upscope $end
$scope begin product_reg[50] $end
$var parameter 7 x% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 y% clr $end
$var wire 1 z% d $end
$var wire 1 + en $end
$var reg 1 {% q $end
$upscope $end
$upscope $end
$scope begin product_reg[51] $end
$var parameter 7 |% i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 }% clr $end
$var wire 1 ~% d $end
$var wire 1 + en $end
$var reg 1 !& q $end
$upscope $end
$upscope $end
$scope begin product_reg[52] $end
$var parameter 7 "& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 #& clr $end
$var wire 1 $& d $end
$var wire 1 + en $end
$var reg 1 %& q $end
$upscope $end
$upscope $end
$scope begin product_reg[53] $end
$var parameter 7 && i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 '& clr $end
$var wire 1 (& d $end
$var wire 1 + en $end
$var reg 1 )& q $end
$upscope $end
$upscope $end
$scope begin product_reg[54] $end
$var parameter 7 *& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 +& clr $end
$var wire 1 ,& d $end
$var wire 1 + en $end
$var reg 1 -& q $end
$upscope $end
$upscope $end
$scope begin product_reg[55] $end
$var parameter 7 .& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 /& clr $end
$var wire 1 0& d $end
$var wire 1 + en $end
$var reg 1 1& q $end
$upscope $end
$upscope $end
$scope begin product_reg[56] $end
$var parameter 7 2& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 3& clr $end
$var wire 1 4& d $end
$var wire 1 + en $end
$var reg 1 5& q $end
$upscope $end
$upscope $end
$scope begin product_reg[57] $end
$var parameter 7 6& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 7& clr $end
$var wire 1 8& d $end
$var wire 1 + en $end
$var reg 1 9& q $end
$upscope $end
$upscope $end
$scope begin product_reg[58] $end
$var parameter 7 :& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 ;& clr $end
$var wire 1 <& d $end
$var wire 1 + en $end
$var reg 1 =& q $end
$upscope $end
$upscope $end
$scope begin product_reg[59] $end
$var parameter 7 >& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 ?& clr $end
$var wire 1 @& d $end
$var wire 1 + en $end
$var reg 1 A& q $end
$upscope $end
$upscope $end
$scope begin product_reg[60] $end
$var parameter 7 B& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 C& clr $end
$var wire 1 D& d $end
$var wire 1 + en $end
$var reg 1 E& q $end
$upscope $end
$upscope $end
$scope begin product_reg[61] $end
$var parameter 7 F& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 G& clr $end
$var wire 1 H& d $end
$var wire 1 + en $end
$var reg 1 I& q $end
$upscope $end
$upscope $end
$scope begin product_reg[62] $end
$var parameter 7 J& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 K& clr $end
$var wire 1 L& d $end
$var wire 1 + en $end
$var reg 1 M& q $end
$upscope $end
$upscope $end
$scope begin product_reg[63] $end
$var parameter 7 N& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 O& clr $end
$var wire 1 P& d $end
$var wire 1 + en $end
$var reg 1 Q& q $end
$upscope $end
$upscope $end
$scope begin product_reg[64] $end
$var parameter 8 R& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 S& clr $end
$var wire 1 T& d $end
$var wire 1 + en $end
$var reg 1 U& q $end
$upscope $end
$upscope $end
$scope begin product_reg[65] $end
$var parameter 8 V& i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 W& clr $end
$var wire 1 X& d $end
$var wire 1 + en $end
$var reg 1 Y& q $end
$upscope $end
$upscope $end
$scope module adder $end
$var wire 33 Z& A [32:0] $end
$var wire 1 [& sum_33 $end
$var wire 1 \& unused_ovf $end
$var wire 1 ]& cout_32 $end
$var wire 33 ^& S [32:0] $end
$var wire 1 : Cin $end
$var wire 33 _& B [32:0] $end
$scope module lower_adder $end
$var wire 32 `& A [31:0] $end
$var wire 32 a& B [31:0] $end
$var wire 1 b& Carry $end
$var wire 1 ]& Cout $end
$var wire 1 \& Overflow $end
$var wire 1 c& neg_overflow $end
$var wire 1 d& nota31 $end
$var wire 1 e& notb31 $end
$var wire 1 f& nots31 $end
$var wire 1 g& p0cin $end
$var wire 1 h& p1g0 $end
$var wire 1 i& p1p0cin $end
$var wire 1 j& p2g1 $end
$var wire 1 k& p2p1g0 $end
$var wire 1 l& p2p1p0cin $end
$var wire 1 m& p3g2 $end
$var wire 1 n& p3p2g1 $end
$var wire 1 o& p3p2p1g0 $end
$var wire 1 p& p3p2p1p0cin $end
$var wire 1 q& pos_overflow $end
$var wire 3 r& carries [2:0] $end
$var wire 32 s& S [31:0] $end
$var wire 4 t& P_groups [3:0] $end
$var wire 4 u& G_groups [3:0] $end
$var wire 1 : Cin $end
$scope module block0 $end
$var wire 8 v& A [7:0] $end
$var wire 8 w& B [7:0] $end
$var wire 1 x& Cout $end
$var wire 1 y& G_group $end
$var wire 1 z& P_group $end
$var wire 1 {& p0cin $end
$var wire 1 |& p1g0 $end
$var wire 1 }& p1p0cin $end
$var wire 1 ~& p2g1 $end
$var wire 1 !' p2p1g0 $end
$var wire 1 "' p2p1p0cin $end
$var wire 1 #' p3g2 $end
$var wire 1 $' p3p2g1 $end
$var wire 1 %' p3p2p1g0 $end
$var wire 1 &' p3p2p1p0cin $end
$var wire 1 '' p4g3 $end
$var wire 1 (' p4p3g2 $end
$var wire 1 )' p4p3p2g1 $end
$var wire 1 *' p4p3p2p1g0 $end
$var wire 1 +' p4p3p2p1p0cin $end
$var wire 1 ,' p5g4 $end
$var wire 1 -' p5p4g3 $end
$var wire 1 .' p5p4p3g2 $end
$var wire 1 /' p5p4p3p2g1 $end
$var wire 1 0' p5p4p3p2p1g0 $end
$var wire 1 1' p5p4p3p2p1p0cin $end
$var wire 1 2' p6g5 $end
$var wire 1 3' p6p5g4 $end
$var wire 1 4' p6p5p4g3 $end
$var wire 1 5' p6p5p4p3g2 $end
$var wire 1 6' p6p5p4p3p2g1 $end
$var wire 1 7' p6p5p4p3p2p1g0 $end
$var wire 1 8' p6p5p4p3p2p1p0cin $end
$var wire 1 9' p7g6 $end
$var wire 1 :' p7p6g5 $end
$var wire 1 ;' p7p6p5g4 $end
$var wire 1 <' p7p6p5p4g3 $end
$var wire 1 =' p7p6p5p4p3g2 $end
$var wire 1 >' p7p6p5p4p3p2g1 $end
$var wire 1 ?' p7p6p5p4p3p2p1g0 $end
$var wire 1 @' p7p6p5p4p3p2p1p0cin $end
$var wire 8 A' S [7:0] $end
$var wire 8 B' P [7:0] $end
$var wire 8 C' G [7:0] $end
$var wire 1 : Cin $end
$var wire 8 D' C [7:0] $end
$upscope $end
$scope module block1 $end
$var wire 8 E' A [7:0] $end
$var wire 8 F' B [7:0] $end
$var wire 1 G' Cin $end
$var wire 1 H' Cout $end
$var wire 1 I' G_group $end
$var wire 1 J' P_group $end
$var wire 1 K' p0cin $end
$var wire 1 L' p1g0 $end
$var wire 1 M' p1p0cin $end
$var wire 1 N' p2g1 $end
$var wire 1 O' p2p1g0 $end
$var wire 1 P' p2p1p0cin $end
$var wire 1 Q' p3g2 $end
$var wire 1 R' p3p2g1 $end
$var wire 1 S' p3p2p1g0 $end
$var wire 1 T' p3p2p1p0cin $end
$var wire 1 U' p4g3 $end
$var wire 1 V' p4p3g2 $end
$var wire 1 W' p4p3p2g1 $end
$var wire 1 X' p4p3p2p1g0 $end
$var wire 1 Y' p4p3p2p1p0cin $end
$var wire 1 Z' p5g4 $end
$var wire 1 [' p5p4g3 $end
$var wire 1 \' p5p4p3g2 $end
$var wire 1 ]' p5p4p3p2g1 $end
$var wire 1 ^' p5p4p3p2p1g0 $end
$var wire 1 _' p5p4p3p2p1p0cin $end
$var wire 1 `' p6g5 $end
$var wire 1 a' p6p5g4 $end
$var wire 1 b' p6p5p4g3 $end
$var wire 1 c' p6p5p4p3g2 $end
$var wire 1 d' p6p5p4p3p2g1 $end
$var wire 1 e' p6p5p4p3p2p1g0 $end
$var wire 1 f' p6p5p4p3p2p1p0cin $end
$var wire 1 g' p7g6 $end
$var wire 1 h' p7p6g5 $end
$var wire 1 i' p7p6p5g4 $end
$var wire 1 j' p7p6p5p4g3 $end
$var wire 1 k' p7p6p5p4p3g2 $end
$var wire 1 l' p7p6p5p4p3p2g1 $end
$var wire 1 m' p7p6p5p4p3p2p1g0 $end
$var wire 1 n' p7p6p5p4p3p2p1p0cin $end
$var wire 8 o' S [7:0] $end
$var wire 8 p' P [7:0] $end
$var wire 8 q' G [7:0] $end
$var wire 8 r' C [7:0] $end
$upscope $end
$scope module block2 $end
$var wire 8 s' A [7:0] $end
$var wire 8 t' B [7:0] $end
$var wire 1 u' Cin $end
$var wire 1 v' Cout $end
$var wire 1 w' G_group $end
$var wire 1 x' P_group $end
$var wire 1 y' p0cin $end
$var wire 1 z' p1g0 $end
$var wire 1 {' p1p0cin $end
$var wire 1 |' p2g1 $end
$var wire 1 }' p2p1g0 $end
$var wire 1 ~' p2p1p0cin $end
$var wire 1 !( p3g2 $end
$var wire 1 "( p3p2g1 $end
$var wire 1 #( p3p2p1g0 $end
$var wire 1 $( p3p2p1p0cin $end
$var wire 1 %( p4g3 $end
$var wire 1 &( p4p3g2 $end
$var wire 1 '( p4p3p2g1 $end
$var wire 1 (( p4p3p2p1g0 $end
$var wire 1 )( p4p3p2p1p0cin $end
$var wire 1 *( p5g4 $end
$var wire 1 +( p5p4g3 $end
$var wire 1 ,( p5p4p3g2 $end
$var wire 1 -( p5p4p3p2g1 $end
$var wire 1 .( p5p4p3p2p1g0 $end
$var wire 1 /( p5p4p3p2p1p0cin $end
$var wire 1 0( p6g5 $end
$var wire 1 1( p6p5g4 $end
$var wire 1 2( p6p5p4g3 $end
$var wire 1 3( p6p5p4p3g2 $end
$var wire 1 4( p6p5p4p3p2g1 $end
$var wire 1 5( p6p5p4p3p2p1g0 $end
$var wire 1 6( p6p5p4p3p2p1p0cin $end
$var wire 1 7( p7g6 $end
$var wire 1 8( p7p6g5 $end
$var wire 1 9( p7p6p5g4 $end
$var wire 1 :( p7p6p5p4g3 $end
$var wire 1 ;( p7p6p5p4p3g2 $end
$var wire 1 <( p7p6p5p4p3p2g1 $end
$var wire 1 =( p7p6p5p4p3p2p1g0 $end
$var wire 1 >( p7p6p5p4p3p2p1p0cin $end
$var wire 8 ?( S [7:0] $end
$var wire 8 @( P [7:0] $end
$var wire 8 A( G [7:0] $end
$var wire 8 B( C [7:0] $end
$upscope $end
$scope module block3 $end
$var wire 8 C( A [7:0] $end
$var wire 8 D( B [7:0] $end
$var wire 1 E( Cin $end
$var wire 1 F( Cout $end
$var wire 1 G( G_group $end
$var wire 1 H( P_group $end
$var wire 1 I( p0cin $end
$var wire 1 J( p1g0 $end
$var wire 1 K( p1p0cin $end
$var wire 1 L( p2g1 $end
$var wire 1 M( p2p1g0 $end
$var wire 1 N( p2p1p0cin $end
$var wire 1 O( p3g2 $end
$var wire 1 P( p3p2g1 $end
$var wire 1 Q( p3p2p1g0 $end
$var wire 1 R( p3p2p1p0cin $end
$var wire 1 S( p4g3 $end
$var wire 1 T( p4p3g2 $end
$var wire 1 U( p4p3p2g1 $end
$var wire 1 V( p4p3p2p1g0 $end
$var wire 1 W( p4p3p2p1p0cin $end
$var wire 1 X( p5g4 $end
$var wire 1 Y( p5p4g3 $end
$var wire 1 Z( p5p4p3g2 $end
$var wire 1 [( p5p4p3p2g1 $end
$var wire 1 \( p5p4p3p2p1g0 $end
$var wire 1 ]( p5p4p3p2p1p0cin $end
$var wire 1 ^( p6g5 $end
$var wire 1 _( p6p5g4 $end
$var wire 1 `( p6p5p4g3 $end
$var wire 1 a( p6p5p4p3g2 $end
$var wire 1 b( p6p5p4p3p2g1 $end
$var wire 1 c( p6p5p4p3p2p1g0 $end
$var wire 1 d( p6p5p4p3p2p1p0cin $end
$var wire 1 e( p7g6 $end
$var wire 1 f( p7p6g5 $end
$var wire 1 g( p7p6p5g4 $end
$var wire 1 h( p7p6p5p4g3 $end
$var wire 1 i( p7p6p5p4p3g2 $end
$var wire 1 j( p7p6p5p4p3p2g1 $end
$var wire 1 k( p7p6p5p4p3p2p1g0 $end
$var wire 1 l( p7p6p5p4p3p2p1p0cin $end
$var wire 8 m( S [7:0] $end
$var wire 8 n( P [7:0] $end
$var wire 8 o( G [7:0] $end
$var wire 8 p( C [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module counterer $end
$var wire 1 q( bit4_low $end
$var wire 1 & clock $end
$var wire 5 r( count [4:0] $end
$var wire 1 ; done $end
$var wire 1 * enable $end
$var wire 1 s( ff_enable $end
$var wire 1 ' reset $end
$var wire 1 t( unusedoverflow $end
$var wire 5 u( next [4:0] $end
$var wire 32 v( increment_32 [31:0] $end
$var wire 5 w( current [4:0] $end
$var wire 32 x( count_32 [31:0] $end
$var wire 1 y( bits_3_0_high $end
$scope begin counterffs[0] $end
$var parameter 2 z( i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 {( clr $end
$var wire 1 |( d $end
$var wire 1 * en $end
$var reg 1 }( q $end
$upscope $end
$upscope $end
$scope begin counterffs[1] $end
$var parameter 2 ~( i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 !) clr $end
$var wire 1 ") d $end
$var wire 1 * en $end
$var reg 1 #) q $end
$upscope $end
$upscope $end
$scope begin counterffs[2] $end
$var parameter 3 $) i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 %) clr $end
$var wire 1 &) d $end
$var wire 1 * en $end
$var reg 1 ') q $end
$upscope $end
$upscope $end
$scope begin counterffs[3] $end
$var parameter 3 () i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 )) clr $end
$var wire 1 *) d $end
$var wire 1 * en $end
$var reg 1 +) q $end
$upscope $end
$upscope $end
$scope begin counterffs[4] $end
$var parameter 4 ,) i $end
$scope module ff $end
$var wire 1 & clk $end
$var wire 1 -) clr $end
$var wire 1 .) d $end
$var wire 1 * en $end
$var reg 1 /) q $end
$upscope $end
$upscope $end
$scope module adder $end
$var wire 32 0) A [31:0] $end
$var wire 32 1) B [31:0] $end
$var wire 1 2) Carry $end
$var wire 1 3) Cin $end
$var wire 1 4) Cout $end
$var wire 1 t( Overflow $end
$var wire 1 5) neg_overflow $end
$var wire 1 6) nota31 $end
$var wire 1 7) notb31 $end
$var wire 1 8) nots31 $end
$var wire 1 9) p0cin $end
$var wire 1 :) p1g0 $end
$var wire 1 ;) p1p0cin $end
$var wire 1 <) p2g1 $end
$var wire 1 =) p2p1g0 $end
$var wire 1 >) p2p1p0cin $end
$var wire 1 ?) p3g2 $end
$var wire 1 @) p3p2g1 $end
$var wire 1 A) p3p2p1g0 $end
$var wire 1 B) p3p2p1p0cin $end
$var wire 1 C) pos_overflow $end
$var wire 3 D) carries [2:0] $end
$var wire 32 E) S [31:0] $end
$var wire 4 F) P_groups [3:0] $end
$var wire 4 G) G_groups [3:0] $end
$scope module block0 $end
$var wire 8 H) A [7:0] $end
$var wire 8 I) B [7:0] $end
$var wire 1 3) Cin $end
$var wire 1 J) Cout $end
$var wire 1 K) G_group $end
$var wire 1 L) P_group $end
$var wire 1 M) p0cin $end
$var wire 1 N) p1g0 $end
$var wire 1 O) p1p0cin $end
$var wire 1 P) p2g1 $end
$var wire 1 Q) p2p1g0 $end
$var wire 1 R) p2p1p0cin $end
$var wire 1 S) p3g2 $end
$var wire 1 T) p3p2g1 $end
$var wire 1 U) p3p2p1g0 $end
$var wire 1 V) p3p2p1p0cin $end
$var wire 1 W) p4g3 $end
$var wire 1 X) p4p3g2 $end
$var wire 1 Y) p4p3p2g1 $end
$var wire 1 Z) p4p3p2p1g0 $end
$var wire 1 [) p4p3p2p1p0cin $end
$var wire 1 \) p5g4 $end
$var wire 1 ]) p5p4g3 $end
$var wire 1 ^) p5p4p3g2 $end
$var wire 1 _) p5p4p3p2g1 $end
$var wire 1 `) p5p4p3p2p1g0 $end
$var wire 1 a) p5p4p3p2p1p0cin $end
$var wire 1 b) p6g5 $end
$var wire 1 c) p6p5g4 $end
$var wire 1 d) p6p5p4g3 $end
$var wire 1 e) p6p5p4p3g2 $end
$var wire 1 f) p6p5p4p3p2g1 $end
$var wire 1 g) p6p5p4p3p2p1g0 $end
$var wire 1 h) p6p5p4p3p2p1p0cin $end
$var wire 1 i) p7g6 $end
$var wire 1 j) p7p6g5 $end
$var wire 1 k) p7p6p5g4 $end
$var wire 1 l) p7p6p5p4g3 $end
$var wire 1 m) p7p6p5p4p3g2 $end
$var wire 1 n) p7p6p5p4p3p2g1 $end
$var wire 1 o) p7p6p5p4p3p2p1g0 $end
$var wire 1 p) p7p6p5p4p3p2p1p0cin $end
$var wire 8 q) S [7:0] $end
$var wire 8 r) P [7:0] $end
$var wire 8 s) G [7:0] $end
$var wire 8 t) C [7:0] $end
$upscope $end
$scope module block1 $end
$var wire 8 u) A [7:0] $end
$var wire 8 v) B [7:0] $end
$var wire 1 w) Cin $end
$var wire 1 x) Cout $end
$var wire 1 y) G_group $end
$var wire 1 z) P_group $end
$var wire 1 {) p0cin $end
$var wire 1 |) p1g0 $end
$var wire 1 }) p1p0cin $end
$var wire 1 ~) p2g1 $end
$var wire 1 !* p2p1g0 $end
$var wire 1 "* p2p1p0cin $end
$var wire 1 #* p3g2 $end
$var wire 1 $* p3p2g1 $end
$var wire 1 %* p3p2p1g0 $end
$var wire 1 &* p3p2p1p0cin $end
$var wire 1 '* p4g3 $end
$var wire 1 (* p4p3g2 $end
$var wire 1 )* p4p3p2g1 $end
$var wire 1 ** p4p3p2p1g0 $end
$var wire 1 +* p4p3p2p1p0cin $end
$var wire 1 ,* p5g4 $end
$var wire 1 -* p5p4g3 $end
$var wire 1 .* p5p4p3g2 $end
$var wire 1 /* p5p4p3p2g1 $end
$var wire 1 0* p5p4p3p2p1g0 $end
$var wire 1 1* p5p4p3p2p1p0cin $end
$var wire 1 2* p6g5 $end
$var wire 1 3* p6p5g4 $end
$var wire 1 4* p6p5p4g3 $end
$var wire 1 5* p6p5p4p3g2 $end
$var wire 1 6* p6p5p4p3p2g1 $end
$var wire 1 7* p6p5p4p3p2p1g0 $end
$var wire 1 8* p6p5p4p3p2p1p0cin $end
$var wire 1 9* p7g6 $end
$var wire 1 :* p7p6g5 $end
$var wire 1 ;* p7p6p5g4 $end
$var wire 1 <* p7p6p5p4g3 $end
$var wire 1 =* p7p6p5p4p3g2 $end
$var wire 1 >* p7p6p5p4p3p2g1 $end
$var wire 1 ?* p7p6p5p4p3p2p1g0 $end
$var wire 1 @* p7p6p5p4p3p2p1p0cin $end
$var wire 8 A* S [7:0] $end
$var wire 8 B* P [7:0] $end
$var wire 8 C* G [7:0] $end
$var wire 8 D* C [7:0] $end
$upscope $end
$scope module block2 $end
$var wire 8 E* A [7:0] $end
$var wire 8 F* B [7:0] $end
$var wire 1 G* Cin $end
$var wire 1 H* Cout $end
$var wire 1 I* G_group $end
$var wire 1 J* P_group $end
$var wire 1 K* p0cin $end
$var wire 1 L* p1g0 $end
$var wire 1 M* p1p0cin $end
$var wire 1 N* p2g1 $end
$var wire 1 O* p2p1g0 $end
$var wire 1 P* p2p1p0cin $end
$var wire 1 Q* p3g2 $end
$var wire 1 R* p3p2g1 $end
$var wire 1 S* p3p2p1g0 $end
$var wire 1 T* p3p2p1p0cin $end
$var wire 1 U* p4g3 $end
$var wire 1 V* p4p3g2 $end
$var wire 1 W* p4p3p2g1 $end
$var wire 1 X* p4p3p2p1g0 $end
$var wire 1 Y* p4p3p2p1p0cin $end
$var wire 1 Z* p5g4 $end
$var wire 1 [* p5p4g3 $end
$var wire 1 \* p5p4p3g2 $end
$var wire 1 ]* p5p4p3p2g1 $end
$var wire 1 ^* p5p4p3p2p1g0 $end
$var wire 1 _* p5p4p3p2p1p0cin $end
$var wire 1 `* p6g5 $end
$var wire 1 a* p6p5g4 $end
$var wire 1 b* p6p5p4g3 $end
$var wire 1 c* p6p5p4p3g2 $end
$var wire 1 d* p6p5p4p3p2g1 $end
$var wire 1 e* p6p5p4p3p2p1g0 $end
$var wire 1 f* p6p5p4p3p2p1p0cin $end
$var wire 1 g* p7g6 $end
$var wire 1 h* p7p6g5 $end
$var wire 1 i* p7p6p5g4 $end
$var wire 1 j* p7p6p5p4g3 $end
$var wire 1 k* p7p6p5p4p3g2 $end
$var wire 1 l* p7p6p5p4p3p2g1 $end
$var wire 1 m* p7p6p5p4p3p2p1g0 $end
$var wire 1 n* p7p6p5p4p3p2p1p0cin $end
$var wire 8 o* S [7:0] $end
$var wire 8 p* P [7:0] $end
$var wire 8 q* G [7:0] $end
$var wire 8 r* C [7:0] $end
$upscope $end
$scope module block3 $end
$var wire 8 s* A [7:0] $end
$var wire 8 t* B [7:0] $end
$var wire 1 u* Cin $end
$var wire 1 v* Cout $end
$var wire 1 w* G_group $end
$var wire 1 x* P_group $end
$var wire 1 y* p0cin $end
$var wire 1 z* p1g0 $end
$var wire 1 {* p1p0cin $end
$var wire 1 |* p2g1 $end
$var wire 1 }* p2p1g0 $end
$var wire 1 ~* p2p1p0cin $end
$var wire 1 !+ p3g2 $end
$var wire 1 "+ p3p2g1 $end
$var wire 1 #+ p3p2p1g0 $end
$var wire 1 $+ p3p2p1p0cin $end
$var wire 1 %+ p4g3 $end
$var wire 1 &+ p4p3g2 $end
$var wire 1 '+ p4p3p2g1 $end
$var wire 1 (+ p4p3p2p1g0 $end
$var wire 1 )+ p4p3p2p1p0cin $end
$var wire 1 *+ p5g4 $end
$var wire 1 ++ p5p4g3 $end
$var wire 1 ,+ p5p4p3g2 $end
$var wire 1 -+ p5p4p3p2g1 $end
$var wire 1 .+ p5p4p3p2p1g0 $end
$var wire 1 /+ p5p4p3p2p1p0cin $end
$var wire 1 0+ p6g5 $end
$var wire 1 1+ p6p5g4 $end
$var wire 1 2+ p6p5p4g3 $end
$var wire 1 3+ p6p5p4p3g2 $end
$var wire 1 4+ p6p5p4p3p2g1 $end
$var wire 1 5+ p6p5p4p3p2p1g0 $end
$var wire 1 6+ p6p5p4p3p2p1p0cin $end
$var wire 1 7+ p7g6 $end
$var wire 1 8+ p7p6g5 $end
$var wire 1 9+ p7p6p5g4 $end
$var wire 1 :+ p7p6p5p4g3 $end
$var wire 1 ;+ p7p6p5p4p3g2 $end
$var wire 1 <+ p7p6p5p4p3p2g1 $end
$var wire 1 =+ p7p6p5p4p3p2p1g0 $end
$var wire 1 >+ p7p6p5p4p3p2p1p0cin $end
$var wire 8 ?+ S [7:0] $end
$var wire 8 @+ P [7:0] $end
$var wire 8 A+ G [7:0] $end
$var wire 8 B+ C [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module encoder $end
$var wire 1 ? add_1x $end
$var wire 1 > add_2x $end
$var wire 3 C+ booth_bits [2:0] $end
$var wire 1 D+ case_001 $end
$var wire 1 E+ case_010 $end
$var wire 1 F+ case_101 $end
$var wire 1 G+ case_110 $end
$var wire 1 H+ notb0 $end
$var wire 1 I+ notb1 $end
$var wire 1 J+ notb2 $end
$var wire 1 . sub_1x $end
$var wire 1 - sub_2x $end
$var wire 1 K+ b2 $end
$var wire 1 L+ b1 $end
$var wire 1 M+ b0 $end
$upscope $end
$scope module fsm $end
$var wire 1 @ active $end
$var wire 1 & clock $end
$var wire 1 N+ continue $end
$var wire 1 ; counter_done $end
$var wire 1 O+ nextstate $end
$var wire 1 " ready $end
$var wire 1 ' start $end
$var wire 1 P+ previousactive $end
$var wire 1 Q+ current_state $end
$scope module prev_ff $end
$var wire 1 & clk $end
$var wire 1 R+ clr $end
$var wire 1 S+ en $end
$var wire 1 Q+ d $end
$var reg 1 P+ q $end
$upscope $end
$scope module state_ff $end
$var wire 1 & clk $end
$var wire 1 T+ clr $end
$var wire 1 O+ d $end
$var wire 1 U+ en $end
$var reg 1 Q+ q $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 33 V+ M [32:0] $end
$var wire 1 ? add_1x $end
$var wire 1 > add_2x $end
$var wire 1 : is_subtract $end
$var wire 1 . sub_1x $end
$var wire 1 - sub_2x $end
$var wire 33 W+ selected [32:0] $end
$var wire 33 X+ magnitude [32:0] $end
$var wire 33 Y+ Mtimes2 [32:0] $end
$upscope $end
$scope module q_prev_ff $end
$var wire 1 & clk $end
$var wire 1 Z+ clr $end
$var wire 1 5 d $end
$var wire 1 [+ en $end
$var reg 1 4 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 ,)
b11 ()
b10 $)
b1 ~(
b0 z(
b1000001 V&
b1000000 R&
b111111 N&
b111110 J&
b111101 F&
b111100 B&
b111011 >&
b111010 :&
b111001 6&
b111000 2&
b110111 .&
b110110 *&
b110101 &&
b110100 "&
b110011 |%
b110010 x%
b110001 t%
b110000 p%
b101111 l%
b101110 h%
b101101 d%
b101100 `%
b101011 \%
b101010 X%
b101001 T%
b101000 P%
b100111 L%
b100110 H%
b100101 D%
b100100 @%
b100011 <%
b100010 8%
b100001 4%
b100000 0%
b11111 ,%
b11110 (%
b11101 $%
b11100 ~$
b11011 z$
b11010 v$
b11001 r$
b11000 n$
b10111 j$
b10110 f$
b10101 b$
b10100 ^$
b10011 Z$
b10010 V$
b10001 R$
b10000 N$
b1111 J$
b1110 F$
b1101 B$
b1100 >$
b1011 :$
b1010 6$
b1001 2$
b1000 .$
b111 *$
b110 &$
b101 "$
b100 |#
b11 x#
b10 t#
b1 p#
b0 l#
b11111 e#
b11110 ^#
b11101 W#
b11100 P#
b11011 I#
b11010 B#
b11001 ;#
b11000 4#
b10111 -#
b10110 &#
b10101 }"
b10100 v"
b10011 o"
b10010 h"
b10001 a"
b10000 Z"
b1111 S"
b1110 L"
b1101 E"
b1100 >"
b1011 7"
b1010 0"
b1001 )"
b1000 ""
b111 y
b110 r
b101 k
b100 d
b11 ]
b10 V
b1 O
b0 H
$end
#0
$dumpvars
1[+
0Z+
b0 Y+
b0 X+
b0 W+
b0 V+
1U+
0T+
1S+
0R+
0Q+
0P+
0O+
0N+
0M+
0L+
0K+
1J+
1I+
1H+
0G+
0F+
0E+
0D+
b0 C+
b0 B+
b0 A+
b0 @+
b0 ?+
0>+
0=+
0<+
0;+
0:+
09+
08+
07+
06+
05+
04+
03+
02+
01+
00+
0/+
0.+
0-+
0,+
0++
0*+
0)+
0(+
0'+
0&+
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
b0 t*
b0 s*
b0 r*
b0 q*
b0 p*
b0 o*
0n*
0m*
0l*
0k*
0j*
0i*
0h*
0g*
0f*
0e*
0d*
0c*
0b*
0a*
0`*
0_*
0^*
0]*
0\*
0[*
0Z*
0Y*
0X*
0W*
0V*
0U*
0T*
0S*
0R*
0Q*
0P*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0H*
0G*
b0 F*
b0 E*
b0 D*
b0 C*
b0 B*
b0 A*
0@*
0?*
0>*
0=*
0<*
0;*
0:*
09*
08*
07*
06*
05*
04*
03*
02*
01*
00*
0/*
0.*
0-*
0,*
0+*
0**
0)*
0(*
0'*
0&*
0%*
0$*
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
0y)
0x)
0w)
b0 v)
b0 u)
b0 t)
b0 s)
b1 r)
b1 q)
0p)
0o)
0n)
0m)
0l)
0k)
0j)
0i)
0h)
0g)
0f)
0e)
0d)
0c)
0b)
0a)
0`)
0_)
0^)
0])
0\)
0[)
0Z)
0Y)
0X)
0W)
0V)
0U)
0T)
0S)
0R)
0Q)
0P)
0O)
0N)
0M)
0L)
0K)
0J)
b1 I)
b0 H)
b0 G)
b0 F)
b1 E)
b0 D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0;)
0:)
09)
18)
17)
16)
05)
04)
03)
02)
b1 1)
b0 0)
0/)
0.)
0-)
0+)
0*)
0))
0')
0&)
0%)
0#)
0")
0!)
0}(
1|(
0{(
0y(
b0 x(
b0 w(
b1 v(
b1 u(
0t(
0s(
b0 r(
1q(
b0 p(
b0 o(
b0 n(
b0 m(
0l(
0k(
0j(
0i(
0h(
0g(
0f(
0e(
0d(
0c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
0Z(
0Y(
0X(
0W(
0V(
0U(
0T(
0S(
0R(
0Q(
0P(
0O(
0N(
0M(
0L(
0K(
0J(
0I(
0H(
0G(
0F(
0E(
b0 D(
b0 C(
b0 B(
b0 A(
b0 @(
b0 ?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
b0 t'
b0 s'
b0 r'
b0 q'
b0 p'
b0 o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
b0 F'
b0 E'
b0 D'
b0 C'
b0 B'
b0 A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
b0 w&
b0 v&
b0 u&
b0 t&
b0 s&
b0 r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
1f&
1e&
1d&
0c&
0b&
b0 a&
b0 `&
b0 _&
b0 ^&
0]&
0\&
0[&
b0 Z&
0Y&
0X&
0W&
0U&
0T&
0S&
0Q&
0P&
0O&
0M&
0L&
0K&
0I&
0H&
0G&
0E&
0D&
0C&
0A&
0@&
0?&
0=&
0<&
0;&
09&
08&
07&
05&
04&
03&
01&
00&
0/&
0-&
0,&
0+&
0)&
0(&
0'&
0%&
0$&
0#&
0!&
0~%
0}%
0{%
0z%
0y%
0w%
0v%
0u%
0s%
0r%
0q%
0o%
0n%
0m%
0k%
0j%
0i%
0g%
0f%
0e%
0c%
0b%
0a%
0_%
0^%
0]%
0[%
0Z%
0Y%
0W%
0V%
0U%
0S%
0R%
0Q%
0O%
0N%
0M%
0K%
0J%
0I%
0G%
0F%
0E%
0C%
0B%
0A%
0?%
0>%
0=%
0;%
0:%
09%
07%
06%
05%
03%
02%
01%
0/%
0.%
0-%
0+%
0*%
0)%
0'%
0&%
0%%
0#%
0"%
0!%
0}$
0|$
0{$
0y$
0x$
0w$
0u$
0t$
0s$
0q$
0p$
0o$
0m$
0l$
0k$
0i$
0h$
0g$
0e$
0d$
0c$
0a$
0`$
0_$
0]$
0\$
0[$
0Y$
0X$
0W$
0U$
0T$
0S$
0Q$
0P$
0O$
0M$
0L$
0K$
0I$
0H$
0G$
0E$
0D$
0C$
0A$
0@$
0?$
0=$
0<$
0;$
09$
08$
07$
05$
04$
03$
01$
00$
0/$
0-$
0,$
0+$
0)$
0($
0'$
0%$
0$$
0#$
0!$
0~#
0}#
0{#
0z#
0y#
0w#
0v#
0u#
0s#
0r#
0q#
0o#
0n#
0m#
0k#
0j#
0i#
0h#
0g#
0f#
0d#
0c#
0b#
0a#
0`#
0_#
0]#
0\#
0[#
0Z#
0Y#
0X#
0V#
0U#
0T#
0S#
0R#
0Q#
0O#
0N#
0M#
0L#
0K#
0J#
0H#
0G#
0F#
0E#
0D#
0C#
0A#
0@#
0?#
0>#
0=#
0<#
0:#
09#
08#
07#
06#
05#
03#
02#
01#
00#
0/#
0.#
0,#
0+#
0*#
0)#
0(#
0'#
0%#
0$#
0##
0"#
0!#
0~"
0|"
0{"
0z"
0y"
0x"
0w"
0u"
0t"
0s"
0r"
0q"
0p"
0n"
0m"
0l"
0k"
0j"
0i"
0g"
0f"
0e"
0d"
0c"
0b"
0`"
0_"
0^"
0]"
0\"
0["
0Y"
0X"
0W"
0V"
0U"
0T"
0R"
0Q"
0P"
0O"
0N"
0M"
0K"
0J"
0I"
0H"
0G"
0F"
0D"
0C"
0B"
0A"
0@"
0?"
0="
0<"
0;"
0:"
09"
08"
06"
05"
04"
03"
02"
01"
0/"
0."
0-"
0,"
0+"
0*"
0("
0'"
0&"
0%"
0$"
0#"
0!"
0~
0}
0|
0{
0z
0x
0w
0v
0u
0t
0s
0q
0p
0o
0n
0m
0l
0j
0i
0h
0g
0f
0e
0c
0b
0a
0`
0_
0^
0\
0[
0Z
0Y
0X
0W
0U
0T
0S
0R
0Q
0P
0N
0M
0L
0K
0J
0I
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
0@
0?
0>
b0 =
b0 <
0;
0:
b0 9
b0 8
b0 7
b0 6
05
04
b0 3
b0 2
b0 1
b0 0
0/
0.
0-
b0 ,
0+
0*
b0 )
b0 (
0'
0&
b0 %
b0 $
0#
0"
b0 !
$end
#20000
1&
#40000
0&
#60000
1&
#80000
0&
#100000
1&
#120000
1p
1f
b100000 9
b100000 C
b100000 %
b100000 )
b10000 $
b10000 (
0&
#140000
1&
#160000
1$$
0|(
1+
b100000 6
1s(
b0 u(
1O+
1'
0&
#180000
b1000 0
1*
1N+
b100000 Y+
b100000 8
b100000 3
b100 !
b100 2
1@
1Q+
b10000 E
b10000 V+
b10000 G
1g
b100000 D
b100000 F
1q
b100000 7
1%$
1&
#200000
0$$
1z#
1|(
b1000 6
b1 u(
0'
0&
#220000
1")
0|(
b10 t)
b10 u(
0z#
1r#
b1 s)
b10 v(
b10 E)
b10 q)
b10 6
b10 0
b1 H)
b1000 8
b1000 3
b1 !
b1 2
b1 x(
b1 0)
b1 <
b1 r(
b1 w(
1}(
1P+
1{#
b1000 7
0%$
1&
#240000
0&
#260000
0H'
0v'
0F(
0T'
0Y'
0_'
0f'
0n'
0$(
0)(
0/(
06(
0>(
0R(
0W(
0](
0d(
0l(
0K'
0M'
0P'
0y'
0{'
0~'
0I(
0K(
0N(
0]&
0b&
b0 r'
0G'
b0 B(
0u'
b0 p(
0E(
b0 r&
0p&
0x&
0g&
0i&
0l&
1&'
1+'
01'
08'
0@'
0z&
1J'
1x'
b1110 t&
1H(
1X&
1T&
1P&
1L&
1H&
1D&
1@&
1<&
18&
14&
10&
1,&
1(&
1$&
1~%
1z%
1v%
1r%
1n%
1j%
1f%
1b%
1^%
1Z%
1V%
1R%
1N%
1J%
1F%
1B%
0>%
0:%
06%
02%
1{&
1}&
1"'
0f&
b11011111 B'
b11111111 p'
b11111111 o'
b11111111 @(
b11111111 ?(
b11111111 n(
b11111111 m(
0.%
0e&
1[&
b11011111 w&
b11111111 F'
b11111111 t'
b11111111 D(
b11111111111111111111111111011111 a&
b111111111111111111111111111100000 A
b111111111111111111111111111100000 ^&
b11111111111111111111111111100000 s&
b11100000 A'
1")
1|(
b111111111111111111111111111011111 1
b111111111111111111111111111011111 _&
b111111111111111111111111111011111 W+
b100000 X+
b0 t)
b11 u(
b111111 D'
1:
1-
0J+
0r#
b0 s)
b11 r)
b11 v(
b11 E)
b11 q)
15
1K+
b111111111111111111111111111111000000000000000000000000000000000000 6
b100 =
b100 C+
b111111111111111111111111111111000000000000000000000000000000000000 0
b10 H)
b111111111111111111111111111100000000000000000000000000000000000010 8
b10 3
b0 !
b0 2
0}(
b10 x(
b10 0)
b10 <
b10 r(
b10 w(
1#)
1s#
b10 7
0{#
1&
#280000
0&
#300000
1T'
1Y'
1_'
1f'
1n'
1$(
1)(
1/(
16(
1>(
1R(
1W(
1](
1d(
1l(
1K'
1M'
1P'
1y'
1{'
1~'
1I(
1K(
1N(
0.%
1G'
1u'
1E(
1]&
1b&
1&)
0")
1h&
1k&
1o&
0j&
0n&
b111 r&
0m&
1e&
0\&
b10000 w&
b0 F'
b0 t'
b0 D(
0+'
0&'
1x&
1y&
0<'
b1110 t&
0z&
0X'
0^'
0e'
0m'
0]'
0d'
0l'
0c'
0k'
0j'
1H'
0I'
0((
0.(
05(
0=(
0-(
04(
0<(
03(
0;(
0:(
1v'
0w'
0V(
0\(
0c(
0k(
0[(
0b(
0j(
0a(
0i(
0h(
1F(
b1 u&
0G(
0c&
0L&
0H&
0D&
0@&
0<&
08&
04&
00&
0,&
0(&
0$&
0~%
0z%
0v%
0r%
0n%
0j%
0f%
0b%
0^%
0Z%
0V%
0R%
0N%
0J%
0F%
0B%
0>%
1:%
b10000 a&
0"'
0}&
0{&
0''
09'
1,'
0-'
13'
04'
1;'
0L'
0O'
0S'
0N'
0R'
0W'
b11111111 r'
0Q'
0V'
0\'
0U'
0['
0b'
0Z'
0a'
0i'
0`'
0h'
0g'
0z'
0}'
0#(
0|'
0"(
0'(
b11111111 B(
0!(
0&(
0,(
0%(
0+(
02(
0*(
01(
09(
00(
08(
07(
0J(
0M(
0Q(
0L(
0P(
0U(
b11111111 p(
0O(
0T(
0Z(
0S(
0Y(
0`(
0X(
0_(
0g(
0^(
0f(
0e(
1f&
0X&
0T&
0P&
b10000 1
b10000 _&
b10000 W+
0|(
b11100000 D'
0:
1?
b10000000000000000000000000000000000 6
b110 t)
1N)
b100 u(
1D+
b10000 C'
b11111000 B'
b1000 A'
b0 q'
b0 o'
b0 A(
b0 ?(
b0 o(
b1000 s&
b0 m(
b10000000000000000000000000000000000 0
b10000 X+
1J+
0d&
b1000 A
b1000 ^&
b1 s)
b100 v(
b100 E)
b100 q)
05
0K+
b11111000 v&
b11111111 E'
b11111111 s'
b11111111 C(
1[&
0.
0-
b11111111111111111111111111111000 `&
1#
b1111111111111111111111111111110 ,
0F+
0H+
b11 H)
b1000000000000000000000000000000000000 8
b0 3
b111111111111111111111111111111000 B
b111111111111111111111111111111000 Z&
1M+
b11 x(
b11 0)
b11 <
b11 r(
b11 w(
1}(
0s#
1C%
1G%
1K%
1O%
1S%
1W%
1[%
1_%
1c%
1g%
1k%
1o%
1s%
1w%
1{%
1!&
1%&
1)&
1-&
11&
15&
19&
1=&
1A&
1E&
1I&
1M&
1Q&
1U&
b111111111111111111111111111111000000000000000000000000000000000000 7
1Y&
b1 =
b1 C+
14
1&
#320000
0&
#340000
0G'
0u'
0E(
0]&
0b&
b0 r&
0H'
0h&
0v'
0k&
0F(
0o&
0x&
b0 u&
0y&
b0 w&
b0 D'
b0 r'
0T'
0Y'
0_'
0f'
0n'
0J'
b0 B(
0$(
0)(
0/(
06(
0>(
0x'
b0 p(
0R(
0W(
0](
0d(
0l(
b0 t&
0H(
0\&
0L&
0H&
0D&
0@&
0<&
08&
04&
00&
0,&
0(&
0$&
0~%
0z%
0v%
0r%
0n%
0j%
0f%
0b%
0^%
0Z%
0V%
0R%
0N%
0J%
0F%
0B%
0>%
0:%
12%
b0 a&
0,'
03'
0;'
0K'
0M'
0P'
0y'
0{'
0~'
0I(
0K(
0N(
1f&
0q&
0X&
0T&
0P&
b0 1
b0 _&
b0 W+
1&)
0")
1|(
b100000000000000000000000000000000 6
b0 X+
b0 t)
0N)
b101 u(
b0 C'
b10 B'
b10 A'
b0 p'
b0 o'
b0 @(
b0 ?(
b0 n(
b10 s&
b0 m(
b100000000000000000000000000000000 0
1d&
b10000000000000000000000000000000000 8
b10 A
b10 ^&
b0 s)
b101 r)
b101 v(
b101 E)
b101 q)
b10 v&
b0 E'
b0 s'
b0 C(
0[&
0?
b10 `&
b1111111111111111111111111111111 ,
0D+
1H+
b100 H)
b10000000000000000000000000000000 !
b10000000000000000000000000000000 2
1/
b10 B
b10 Z&
0M+
0}(
0#)
b100 x(
b100 0)
b100 <
b100 r(
b100 w(
1')
1;%
0C%
0G%
0K%
0O%
0S%
0W%
0[%
0_%
0c%
0g%
0k%
0o%
0s%
0w%
0{%
0!&
0%&
0)&
0-&
01&
05&
09&
0=&
0A&
0E&
0I&
0M&
0Q&
0U&
b10000000000000000000000000000000000 7
0Y&
b0 =
b0 C+
04
1&
#360000
0&
#380000
1")
02%
0|(
b10 t)
b110 u(
b0 B'
b0 A
b0 ^&
b0 s&
b0 A'
1*%
b1 s)
b110 v(
b110 E)
b110 q)
b1000000000000000000000000000000 6
b0 v&
b1000000000000000000000000000000 0
b0 `&
0#
b0 ,
b101 H)
b100000000000000000000000000000000 8
b100000000000000000000000000000000 3
b0 B
b0 Z&
b100000000000000000000000000000 !
b100000000000000000000000000000 2
0/
b101 x(
b101 0)
b101 <
b101 r(
b101 w(
1}(
13%
b100000000000000000000000000000000 7
0;%
1&
#400000
0&
#420000
1")
1|(
b0 t)
b111 u(
0*%
1"%
b0 s)
b111 r)
b111 v(
b111 E)
b111 q)
b10000000000000000000000000000 6
b10000000000000000000000000000 0
b110 H)
b1000000000000000000000000000000 8
b1000000000000000000000000000000 3
b1000000000000000000000000000 !
b1000000000000000000000000000 2
0}(
b110 x(
b110 0)
b110 <
b110 r(
b110 w(
1#)
1+%
b1000000000000000000000000000000 7
03%
1&
#440000
0&
#460000
1*)
0&)
0")
0|(
b1110 t)
1N)
1Q)
b1000 u(
0"%
1x$
b1 s)
b1000 v(
b1000 E)
b1000 q)
b100000000000000000000000000 6
b100000000000000000000000000 0
b111 H)
b10000000000000000000000000000 8
b10000000000000000000000000000 3
b10000000000000000000000000 !
b10000000000000000000000000 2
b111 x(
b111 0)
b111 <
b111 r(
b111 w(
1}(
1#%
b10000000000000000000000000000 7
0+%
1&
#480000
0&
#500000
1*)
0&)
0")
1|(
b0 t)
0N)
0Q)
b1001 u(
0x$
1p$
b0 s)
b1001 r)
b1001 v(
b1001 E)
b1001 q)
b1000000000000000000000000 6
b1000000000000000000000000 0
b1000 H)
b100000000000000000000000000 8
b100000000000000000000000000 3
b100000000000000000000000 !
b100000000000000000000000 2
0}(
0#)
0')
b1000 x(
b1000 0)
b1000 <
b1000 r(
b1000 w(
1+)
1y$
b100000000000000000000000000 7
0#%
1&
#520000
0&
#540000
1")
0|(
b10 t)
b1010 u(
0p$
1h$
b1 s)
b1010 v(
b1010 E)
b1010 q)
b10000000000000000000000 6
b10000000000000000000000 0
b1001 H)
b1000000000000000000000000 8
b1000000000000000000000000 3
b1000000000000000000000 !
b1000000000000000000000 2
b1001 x(
b1001 0)
b1001 <
b1001 r(
b1001 w(
1}(
1q$
b1000000000000000000000000 7
0y$
1&
#560000
0&
#580000
1")
1|(
b0 t)
b1011 u(
0h$
1`$
b0 s)
b1011 r)
b1011 v(
b1011 E)
b1011 q)
b100000000000000000000 6
b100000000000000000000 0
b1010 H)
b10000000000000000000000 8
b10000000000000000000000 3
b10000000000000000000 !
b10000000000000000000 2
0}(
b1010 x(
b1010 0)
b1010 <
b1010 r(
b1010 w(
1#)
1i$
b10000000000000000000000 7
0q$
1&
#600000
0&
#620000
1&)
0")
0|(
b110 t)
1N)
b1100 u(
0`$
1X$
b1 s)
b1100 v(
b1100 E)
b1100 q)
b1000000000000000000 6
b1000000000000000000 0
b1011 H)
b100000000000000000000 8
b100000000000000000000 3
b100000000000000000 !
b100000000000000000 2
b1011 x(
b1011 0)
b1011 <
b1011 r(
b1011 w(
1}(
1a$
b100000000000000000000 7
0i$
1&
#640000
0&
#660000
1&)
0")
1|(
b0 t)
0N)
b1101 u(
0X$
1P$
b0 s)
b1101 r)
b1101 v(
b1101 E)
b1101 q)
b10000000000000000 6
b10000000000000000 0
b1100 H)
b1000000000000000000 8
b1000000000000000000 3
b1000000000000000 !
b1000000000000000 2
0}(
0#)
b1100 x(
b1100 0)
b1100 <
b1100 r(
b1100 w(
1')
1Y$
b1000000000000000000 7
0a$
1&
#680000
0&
#700000
1")
0|(
b10 t)
b1110 u(
0P$
1H$
b1 s)
b1110 v(
b1110 E)
b1110 q)
b100000000000000 6
b100000000000000 0
b1101 H)
b10000000000000000 8
b10000000000000000 3
b10000000000000 !
b10000000000000 2
b1101 x(
b1101 0)
b1101 <
b1101 r(
b1101 w(
1}(
1Q$
b10000000000000000 7
0Y$
1&
#720000
0&
#740000
1")
1|(
b0 t)
b1111 u(
0H$
1@$
b0 s)
b1111 r)
b1111 v(
b1111 E)
b1111 q)
b1000000000000 6
b1000000000000 0
b1110 H)
b100000000000000 8
b100000000000000 3
b100000000000 !
b100000000000 2
0}(
b1110 x(
b1110 0)
b1110 <
b1110 r(
b1110 w(
1#)
1I$
b100000000000000 7
0Q$
1&
#760000
0&
#780000
1.)
0*)
0&)
0")
0|(
b11110 t)
1N)
1Q)
1U)
b10000 u(
0O+
0+
0s(
0N+
0*
0@$
18$
b1 s)
b10000 v(
b10000 E)
b10000 q)
1"
b10000000000 6
1;
b10000000000 0
b1111 H)
1y(
b1000000000000 8
b1000000000000 3
b1000000000 !
b1000000000 2
b1111 x(
b1111 0)
b1111 <
b1111 r(
b1111 w(
1}(
1A$
b1000000000000 7
0I$
1&
#800000
0&
#820000
0@
0Q+
1&
#840000
0&
#860000
0"
0P+
1&
