// Benchmark "/home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt" written by ABC on Wed Nov 24 13:36:28 2021

module \/home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt  ( 
    dma_ack_o_pad, dma_nd_i_pad, dma_req_i_pad, \u0_csr_r_reg[0]/NET0131 ,
    \u0_int_maska_r_reg[0]/NET0131 , \u0_int_maska_r_reg[10]/NET0131 ,
    \u0_int_maska_r_reg[11]/NET0131 , \u0_int_maska_r_reg[12]/NET0131 ,
    \u0_int_maska_r_reg[13]/NET0131 , \u0_int_maska_r_reg[14]/NET0131 ,
    \u0_int_maska_r_reg[15]/NET0131 , \u0_int_maska_r_reg[16]/NET0131 ,
    \u0_int_maska_r_reg[17]/NET0131 , \u0_int_maska_r_reg[18]/NET0131 ,
    \u0_int_maska_r_reg[19]/NET0131 , \u0_int_maska_r_reg[1]/NET0131 ,
    \u0_int_maska_r_reg[20]/NET0131 , \u0_int_maska_r_reg[21]/NET0131 ,
    \u0_int_maska_r_reg[22]/NET0131 , \u0_int_maska_r_reg[23]/NET0131 ,
    \u0_int_maska_r_reg[24]/NET0131 , \u0_int_maska_r_reg[25]/NET0131 ,
    \u0_int_maska_r_reg[26]/NET0131 , \u0_int_maska_r_reg[27]/NET0131 ,
    \u0_int_maska_r_reg[28]/NET0131 , \u0_int_maska_r_reg[29]/NET0131 ,
    \u0_int_maska_r_reg[2]/NET0131 , \u0_int_maska_r_reg[30]/NET0131 ,
    \u0_int_maska_r_reg[3]/NET0131 , \u0_int_maska_r_reg[4]/NET0131 ,
    \u0_int_maska_r_reg[5]/NET0131 , \u0_int_maska_r_reg[6]/NET0131 ,
    \u0_int_maska_r_reg[7]/NET0131 , \u0_int_maska_r_reg[8]/NET0131 ,
    \u0_int_maska_r_reg[9]/NET0131 , \u0_int_maskb_r_reg[0]/NET0131 ,
    \u0_int_maskb_r_reg[10]/NET0131 , \u0_int_maskb_r_reg[11]/NET0131 ,
    \u0_int_maskb_r_reg[12]/NET0131 , \u0_int_maskb_r_reg[13]/NET0131 ,
    \u0_int_maskb_r_reg[14]/NET0131 , \u0_int_maskb_r_reg[15]/NET0131 ,
    \u0_int_maskb_r_reg[16]/NET0131 , \u0_int_maskb_r_reg[17]/NET0131 ,
    \u0_int_maskb_r_reg[18]/NET0131 , \u0_int_maskb_r_reg[19]/NET0131 ,
    \u0_int_maskb_r_reg[1]/NET0131 , \u0_int_maskb_r_reg[20]/NET0131 ,
    \u0_int_maskb_r_reg[21]/NET0131 , \u0_int_maskb_r_reg[22]/NET0131 ,
    \u0_int_maskb_r_reg[23]/NET0131 , \u0_int_maskb_r_reg[24]/NET0131 ,
    \u0_int_maskb_r_reg[25]/NET0131 , \u0_int_maskb_r_reg[26]/NET0131 ,
    \u0_int_maskb_r_reg[27]/NET0131 , \u0_int_maskb_r_reg[28]/NET0131 ,
    \u0_int_maskb_r_reg[29]/NET0131 , \u0_int_maskb_r_reg[2]/NET0131 ,
    \u0_int_maskb_r_reg[30]/NET0131 , \u0_int_maskb_r_reg[3]/NET0131 ,
    \u0_int_maskb_r_reg[4]/NET0131 , \u0_int_maskb_r_reg[5]/NET0131 ,
    \u0_int_maskb_r_reg[6]/NET0131 , \u0_int_maskb_r_reg[7]/NET0131 ,
    \u0_int_maskb_r_reg[8]/NET0131 , \u0_int_maskb_r_reg[9]/NET0131 ,
    \u0_u0_ch_adr0_r_reg[0]/P0001 , \u0_u0_ch_adr0_r_reg[10]/P0001 ,
    \u0_u0_ch_adr0_r_reg[11]/P0001 , \u0_u0_ch_adr0_r_reg[12]/P0001 ,
    \u0_u0_ch_adr0_r_reg[13]/P0001 , \u0_u0_ch_adr0_r_reg[14]/P0001 ,
    \u0_u0_ch_adr0_r_reg[15]/P0001 , \u0_u0_ch_adr0_r_reg[16]/P0001 ,
    \u0_u0_ch_adr0_r_reg[17]/P0001 , \u0_u0_ch_adr0_r_reg[18]/P0001 ,
    \u0_u0_ch_adr0_r_reg[19]/P0001 , \u0_u0_ch_adr0_r_reg[1]/P0001 ,
    \u0_u0_ch_adr0_r_reg[20]/P0001 , \u0_u0_ch_adr0_r_reg[21]/P0001 ,
    \u0_u0_ch_adr0_r_reg[22]/P0001 , \u0_u0_ch_adr0_r_reg[23]/P0001 ,
    \u0_u0_ch_adr0_r_reg[24]/P0001 , \u0_u0_ch_adr0_r_reg[25]/P0001 ,
    \u0_u0_ch_adr0_r_reg[26]/P0001 , \u0_u0_ch_adr0_r_reg[27]/P0001 ,
    \u0_u0_ch_adr0_r_reg[28]/P0001 , \u0_u0_ch_adr0_r_reg[29]/P0001 ,
    \u0_u0_ch_adr0_r_reg[2]/P0001 , \u0_u0_ch_adr0_r_reg[3]/P0001 ,
    \u0_u0_ch_adr0_r_reg[4]/P0001 , \u0_u0_ch_adr0_r_reg[5]/P0001 ,
    \u0_u0_ch_adr0_r_reg[6]/P0001 , \u0_u0_ch_adr0_r_reg[7]/P0001 ,
    \u0_u0_ch_adr0_r_reg[8]/P0001 , \u0_u0_ch_adr0_r_reg[9]/P0001 ,
    \u0_u0_ch_adr1_r_reg[0]/P0001 , \u0_u0_ch_adr1_r_reg[10]/P0001 ,
    \u0_u0_ch_adr1_r_reg[11]/P0001 , \u0_u0_ch_adr1_r_reg[12]/P0001 ,
    \u0_u0_ch_adr1_r_reg[13]/P0001 , \u0_u0_ch_adr1_r_reg[14]/P0001 ,
    \u0_u0_ch_adr1_r_reg[15]/P0001 , \u0_u0_ch_adr1_r_reg[16]/P0001 ,
    \u0_u0_ch_adr1_r_reg[17]/P0001 , \u0_u0_ch_adr1_r_reg[18]/P0001 ,
    \u0_u0_ch_adr1_r_reg[19]/P0001 , \u0_u0_ch_adr1_r_reg[1]/P0001 ,
    \u0_u0_ch_adr1_r_reg[20]/P0001 , \u0_u0_ch_adr1_r_reg[21]/P0001 ,
    \u0_u0_ch_adr1_r_reg[22]/P0001 , \u0_u0_ch_adr1_r_reg[23]/P0001 ,
    \u0_u0_ch_adr1_r_reg[24]/P0001 , \u0_u0_ch_adr1_r_reg[25]/P0001 ,
    \u0_u0_ch_adr1_r_reg[26]/P0001 , \u0_u0_ch_adr1_r_reg[27]/P0001 ,
    \u0_u0_ch_adr1_r_reg[28]/P0001 , \u0_u0_ch_adr1_r_reg[29]/P0001 ,
    \u0_u0_ch_adr1_r_reg[2]/P0001 , \u0_u0_ch_adr1_r_reg[3]/P0001 ,
    \u0_u0_ch_adr1_r_reg[4]/P0001 , \u0_u0_ch_adr1_r_reg[5]/P0001 ,
    \u0_u0_ch_adr1_r_reg[6]/P0001 , \u0_u0_ch_adr1_r_reg[7]/P0001 ,
    \u0_u0_ch_adr1_r_reg[8]/P0001 , \u0_u0_ch_adr1_r_reg[9]/P0001 ,
    \u0_u0_ch_busy_reg/P0001 , \u0_u0_ch_chk_sz_r_reg[0]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[10]/P0001 , \u0_u0_ch_chk_sz_r_reg[1]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[2]/P0001 , \u0_u0_ch_chk_sz_r_reg[3]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[4]/P0001 , \u0_u0_ch_chk_sz_r_reg[5]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[6]/P0001 , \u0_u0_ch_chk_sz_r_reg[7]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[8]/P0001 , \u0_u0_ch_chk_sz_r_reg[9]/P0001 ,
    \u0_u0_ch_csr_r2_reg[0]/NET0131 , \u0_u0_ch_csr_r2_reg[1]/NET0131 ,
    \u0_u0_ch_csr_r2_reg[2]/NET0131 , \u0_u0_ch_csr_r3_reg[0]/NET0131 ,
    \u0_u0_ch_csr_r3_reg[1]/NET0131 , \u0_u0_ch_csr_r3_reg[2]/NET0131 ,
    \u0_u0_ch_csr_r_reg[0]/NET0131 , \u0_u0_ch_csr_r_reg[1]/NET0131 ,
    \u0_u0_ch_csr_r_reg[2]/NET0131 , \u0_u0_ch_csr_r_reg[3]/NET0131 ,
    \u0_u0_ch_csr_r_reg[4]/NET0131 , \u0_u0_ch_csr_r_reg[5]/NET0131 ,
    \u0_u0_ch_csr_r_reg[6]/NET0131 , \u0_u0_ch_csr_r_reg[7]/NET0131 ,
    \u0_u0_ch_csr_r_reg[8]/NET0131 , \u0_u0_ch_done_reg/P0002 ,
    \u0_u0_ch_err_reg/NET0131 , \u0_u0_ch_stop_reg/P0001 ,
    \u0_u0_ch_sz_inf_reg/NET0131 , \u0_u0_ch_tot_sz_r_reg[0]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[10]/P0001 , \u0_u0_ch_tot_sz_r_reg[11]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[1]/P0001 , \u0_u0_ch_tot_sz_r_reg[2]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[3]/P0001 , \u0_u0_ch_tot_sz_r_reg[4]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[5]/P0001 , \u0_u0_ch_tot_sz_r_reg[6]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[7]/P0001 , \u0_u0_ch_tot_sz_r_reg[8]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[9]/P0001 , \u0_u0_int_src_r_reg[1]/NET0131 ,
    \u0_u0_int_src_r_reg[2]/NET0131 , \u0_u0_rest_en_reg/NET0131 ,
    \u0_wb_rf_dout_reg[0]/P0001 , \u0_wb_rf_dout_reg[10]/P0001 ,
    \u0_wb_rf_dout_reg[11]/P0001 , \u0_wb_rf_dout_reg[12]/P0001 ,
    \u0_wb_rf_dout_reg[13]/P0001 , \u0_wb_rf_dout_reg[14]/P0001 ,
    \u0_wb_rf_dout_reg[15]/P0001 , \u0_wb_rf_dout_reg[16]/P0001 ,
    \u0_wb_rf_dout_reg[17]/P0001 , \u0_wb_rf_dout_reg[18]/P0001 ,
    \u0_wb_rf_dout_reg[19]/P0001 , \u0_wb_rf_dout_reg[1]/P0001 ,
    \u0_wb_rf_dout_reg[20]/P0001 , \u0_wb_rf_dout_reg[21]/P0001 ,
    \u0_wb_rf_dout_reg[22]/P0001 , \u0_wb_rf_dout_reg[23]/P0001 ,
    \u0_wb_rf_dout_reg[24]/P0001 , \u0_wb_rf_dout_reg[25]/P0001 ,
    \u0_wb_rf_dout_reg[26]/P0001 , \u0_wb_rf_dout_reg[27]/P0001 ,
    \u0_wb_rf_dout_reg[28]/P0001 , \u0_wb_rf_dout_reg[29]/P0001 ,
    \u0_wb_rf_dout_reg[2]/P0001 , \u0_wb_rf_dout_reg[30]/P0001 ,
    \u0_wb_rf_dout_reg[31]/P0001 , \u0_wb_rf_dout_reg[3]/P0001 ,
    \u0_wb_rf_dout_reg[4]/P0001 , \u0_wb_rf_dout_reg[5]/P0001 ,
    \u0_wb_rf_dout_reg[6]/P0001 , \u0_wb_rf_dout_reg[7]/P0001 ,
    \u0_wb_rf_dout_reg[8]/P0001 , \u0_wb_rf_dout_reg[9]/P0001 ,
    \u1_de_start_r_reg/P0001 , \u1_ndnr_reg[0]/P0001 ,
    \u1_ndr_r_reg[0]/NET0131 , \u1_next_start_reg/P0001 ,
    \u1_req_r_reg[0]/P0001 , \u2_adr0_cnt_reg[0]/P0001 ,
    \u2_adr0_cnt_reg[10]/P0001 , \u2_adr0_cnt_reg[11]/P0001 ,
    \u2_adr0_cnt_reg[12]/P0001 , \u2_adr0_cnt_reg[13]/P0001 ,
    \u2_adr0_cnt_reg[14]/P0001 , \u2_adr0_cnt_reg[15]/P0001 ,
    \u2_adr0_cnt_reg[16]/NET0131 , \u2_adr0_cnt_reg[17]/P0001 ,
    \u2_adr0_cnt_reg[18]/P0001 , \u2_adr0_cnt_reg[19]/P0001 ,
    \u2_adr0_cnt_reg[1]/P0001 , \u2_adr0_cnt_reg[20]/P0001 ,
    \u2_adr0_cnt_reg[21]/P0001 , \u2_adr0_cnt_reg[22]/P0001 ,
    \u2_adr0_cnt_reg[23]/P0001 , \u2_adr0_cnt_reg[24]/P0001 ,
    \u2_adr0_cnt_reg[25]/P0001 , \u2_adr0_cnt_reg[26]/P0001 ,
    \u2_adr0_cnt_reg[27]/P0001 , \u2_adr0_cnt_reg[28]/P0001 ,
    \u2_adr0_cnt_reg[29]/P0001 , \u2_adr0_cnt_reg[2]/P0001 ,
    \u2_adr0_cnt_reg[3]/P0001 , \u2_adr0_cnt_reg[4]/P0001 ,
    \u2_adr0_cnt_reg[5]/P0001 , \u2_adr0_cnt_reg[6]/P0001 ,
    \u2_adr0_cnt_reg[7]/P0001 , \u2_adr0_cnt_reg[8]/P0001 ,
    \u2_adr0_cnt_reg[9]/P0001 , \u2_adr1_cnt_reg[0]/P0001 ,
    \u2_adr1_cnt_reg[10]/P0001 , \u2_adr1_cnt_reg[11]/P0001 ,
    \u2_adr1_cnt_reg[12]/P0001 , \u2_adr1_cnt_reg[13]/P0001 ,
    \u2_adr1_cnt_reg[14]/P0001 , \u2_adr1_cnt_reg[15]/P0001 ,
    \u2_adr1_cnt_reg[16]/NET0131 , \u2_adr1_cnt_reg[17]/P0001 ,
    \u2_adr1_cnt_reg[18]/P0001 , \u2_adr1_cnt_reg[19]/P0001 ,
    \u2_adr1_cnt_reg[1]/P0001 , \u2_adr1_cnt_reg[20]/P0001 ,
    \u2_adr1_cnt_reg[21]/P0001 , \u2_adr1_cnt_reg[22]/P0001 ,
    \u2_adr1_cnt_reg[23]/P0001 , \u2_adr1_cnt_reg[24]/P0001 ,
    \u2_adr1_cnt_reg[25]/P0001 , \u2_adr1_cnt_reg[26]/P0001 ,
    \u2_adr1_cnt_reg[27]/P0001 , \u2_adr1_cnt_reg[28]/P0001 ,
    \u2_adr1_cnt_reg[29]/P0001 , \u2_adr1_cnt_reg[2]/P0001 ,
    \u2_adr1_cnt_reg[3]/P0001 , \u2_adr1_cnt_reg[4]/P0001 ,
    \u2_adr1_cnt_reg[5]/P0001 , \u2_adr1_cnt_reg[6]/P0001 ,
    \u2_adr1_cnt_reg[7]/P0001 , \u2_adr1_cnt_reg[8]/P0001 ,
    \u2_adr1_cnt_reg[9]/P0001 , \u2_chunk_0_reg/P0001 ,
    \u2_chunk_cnt_is_0_r_reg/P0001 , \u2_chunk_cnt_reg[0]/NET0131 ,
    \u2_chunk_cnt_reg[1]/NET0131 , \u2_chunk_cnt_reg[2]/NET0131 ,
    \u2_chunk_cnt_reg[3]/NET0131 , \u2_chunk_cnt_reg[4]/NET0131 ,
    \u2_chunk_cnt_reg[5]/NET0131 , \u2_chunk_cnt_reg[6]/NET0131 ,
    \u2_chunk_cnt_reg[7]/NET0131 , \u2_chunk_cnt_reg[8]/NET0131 ,
    \u2_chunk_dec_reg/P0001 , \u2_dma_abort_r_reg/NET0131 ,
    \u2_mast0_adr_reg[10]/P0001 , \u2_mast0_adr_reg[11]/P0001 ,
    \u2_mast0_adr_reg[12]/P0001 , \u2_mast0_adr_reg[13]/P0001 ,
    \u2_mast0_adr_reg[14]/P0001 , \u2_mast0_adr_reg[15]/P0001 ,
    \u2_mast0_adr_reg[16]/P0001 , \u2_mast0_adr_reg[17]/P0001 ,
    \u2_mast0_adr_reg[18]/P0001 , \u2_mast0_adr_reg[19]/P0001 ,
    \u2_mast0_adr_reg[20]/P0001 , \u2_mast0_adr_reg[21]/P0001 ,
    \u2_mast0_adr_reg[22]/P0001 , \u2_mast0_adr_reg[23]/P0001 ,
    \u2_mast0_adr_reg[24]/P0001 , \u2_mast0_adr_reg[25]/P0001 ,
    \u2_mast0_adr_reg[26]/P0001 , \u2_mast0_adr_reg[27]/P0001 ,
    \u2_mast0_adr_reg[28]/P0001 , \u2_mast0_adr_reg[29]/P0001 ,
    \u2_mast0_adr_reg[2]/P0001 , \u2_mast0_adr_reg[30]/P0001 ,
    \u2_mast0_adr_reg[31]/P0001 , \u2_mast0_adr_reg[3]/NET0131 ,
    \u2_mast0_adr_reg[4]/P0001 , \u2_mast0_adr_reg[5]/P0001 ,
    \u2_mast0_adr_reg[6]/P0001 , \u2_mast0_adr_reg[7]/P0001 ,
    \u2_mast0_adr_reg[8]/P0001 , \u2_mast0_adr_reg[9]/P0001 ,
    \u2_mast0_drdy_r_reg/P0001 , \u2_mast1_adr_reg[10]/P0001 ,
    \u2_mast1_adr_reg[11]/P0001 , \u2_mast1_adr_reg[12]/P0001 ,
    \u2_mast1_adr_reg[13]/P0001 , \u2_mast1_adr_reg[14]/P0001 ,
    \u2_mast1_adr_reg[15]/P0001 , \u2_mast1_adr_reg[16]/P0001 ,
    \u2_mast1_adr_reg[17]/P0001 , \u2_mast1_adr_reg[18]/P0001 ,
    \u2_mast1_adr_reg[19]/P0001 , \u2_mast1_adr_reg[20]/P0001 ,
    \u2_mast1_adr_reg[21]/P0001 , \u2_mast1_adr_reg[22]/P0001 ,
    \u2_mast1_adr_reg[23]/P0001 , \u2_mast1_adr_reg[24]/P0001 ,
    \u2_mast1_adr_reg[25]/P0001 , \u2_mast1_adr_reg[26]/P0001 ,
    \u2_mast1_adr_reg[27]/P0001 , \u2_mast1_adr_reg[28]/P0001 ,
    \u2_mast1_adr_reg[29]/P0001 , \u2_mast1_adr_reg[2]/P0001 ,
    \u2_mast1_adr_reg[30]/P0001 , \u2_mast1_adr_reg[31]/P0001 ,
    \u2_mast1_adr_reg[3]/P0001 , \u2_mast1_adr_reg[4]/P0001 ,
    \u2_mast1_adr_reg[5]/P0001 , \u2_mast1_adr_reg[6]/P0001 ,
    \u2_mast1_adr_reg[7]/P0001 , \u2_mast1_adr_reg[8]/P0001 ,
    \u2_mast1_adr_reg[9]/P0001 , \u2_next_ch_reg/P0001 ,
    \u2_read_r_reg/P0001 , \u2_state_reg[0]/NET0131 ,
    \u2_state_reg[10]/NET0131 , \u2_state_reg[1]/NET0131 ,
    \u2_state_reg[2]/NET0131 , \u2_state_reg[3]/NET0131 ,
    \u2_state_reg[4]/NET0131 , \u2_state_reg[5]/NET0131 ,
    \u2_state_reg[6]/NET0131 , \u2_state_reg[7]/NET0131 ,
    \u2_state_reg[8]/NET0131 , \u2_state_reg[9]/NET0131 ,
    \u2_tsz_cnt_is_0_r_reg/P0001 , \u2_tsz_cnt_reg[0]/NET0131 ,
    \u2_tsz_cnt_reg[10]/NET0131 , \u2_tsz_cnt_reg[11]/NET0131 ,
    \u2_tsz_cnt_reg[1]/NET0131 , \u2_tsz_cnt_reg[2]/NET0131 ,
    \u2_tsz_cnt_reg[3]/NET0131 , \u2_tsz_cnt_reg[4]/NET0131 ,
    \u2_tsz_cnt_reg[5]/NET0131 , \u2_tsz_cnt_reg[6]/NET0131 ,
    \u2_tsz_cnt_reg[7]/NET0131 , \u2_tsz_cnt_reg[8]/NET0131 ,
    \u2_tsz_cnt_reg[9]/NET0131 , \u2_u0_out_r_reg[0]/P0001 ,
    \u2_u0_out_r_reg[10]/P0001 , \u2_u0_out_r_reg[11]/P0001 ,
    \u2_u0_out_r_reg[12]/P0001 , \u2_u0_out_r_reg[13]/P0001 ,
    \u2_u0_out_r_reg[14]/P0001 , \u2_u0_out_r_reg[15]/P0001 ,
    \u2_u0_out_r_reg[16]/P0001 , \u2_u0_out_r_reg[1]/P0001 ,
    \u2_u0_out_r_reg[2]/P0001 , \u2_u0_out_r_reg[3]/P0001 ,
    \u2_u0_out_r_reg[4]/P0001 , \u2_u0_out_r_reg[5]/P0001 ,
    \u2_u0_out_r_reg[6]/P0001 , \u2_u0_out_r_reg[7]/P0001 ,
    \u2_u0_out_r_reg[8]/P0001 , \u2_u0_out_r_reg[9]/P0001 ,
    \u2_u1_out_r_reg[0]/P0001 , \u2_u1_out_r_reg[10]/P0001 ,
    \u2_u1_out_r_reg[11]/P0001 , \u2_u1_out_r_reg[12]/P0001 ,
    \u2_u1_out_r_reg[13]/P0001 , \u2_u1_out_r_reg[14]/P0001 ,
    \u2_u1_out_r_reg[15]/P0001 , \u2_u1_out_r_reg[16]/P0001 ,
    \u2_u1_out_r_reg[1]/P0001 , \u2_u1_out_r_reg[2]/P0001 ,
    \u2_u1_out_r_reg[3]/P0001 , \u2_u1_out_r_reg[4]/P0001 ,
    \u2_u1_out_r_reg[5]/P0001 , \u2_u1_out_r_reg[6]/P0001 ,
    \u2_u1_out_r_reg[7]/P0001 , \u2_u1_out_r_reg[8]/P0001 ,
    \u2_u1_out_r_reg[9]/P0001 , \u2_write_hold_r_reg/P0001 ,
    \u2_write_r_reg/P0001 , \u3_u0_mast_cyc_reg/P0001 ,
    \u3_u0_mast_dout_reg[0]/P0001 , \u3_u0_mast_dout_reg[10]/P0001 ,
    \u3_u0_mast_dout_reg[11]/P0001 , \u3_u0_mast_dout_reg[12]/P0001 ,
    \u3_u0_mast_dout_reg[13]/P0001 , \u3_u0_mast_dout_reg[14]/P0001 ,
    \u3_u0_mast_dout_reg[15]/P0001 , \u3_u0_mast_dout_reg[16]/P0001 ,
    \u3_u0_mast_dout_reg[17]/P0001 , \u3_u0_mast_dout_reg[18]/P0001 ,
    \u3_u0_mast_dout_reg[19]/P0001 , \u3_u0_mast_dout_reg[1]/P0001 ,
    \u3_u0_mast_dout_reg[20]/P0001 , \u3_u0_mast_dout_reg[21]/P0001 ,
    \u3_u0_mast_dout_reg[22]/P0001 , \u3_u0_mast_dout_reg[23]/P0001 ,
    \u3_u0_mast_dout_reg[24]/P0001 , \u3_u0_mast_dout_reg[25]/P0001 ,
    \u3_u0_mast_dout_reg[26]/P0001 , \u3_u0_mast_dout_reg[27]/P0001 ,
    \u3_u0_mast_dout_reg[28]/P0001 , \u3_u0_mast_dout_reg[29]/P0001 ,
    \u3_u0_mast_dout_reg[2]/P0001 , \u3_u0_mast_dout_reg[30]/P0001 ,
    \u3_u0_mast_dout_reg[31]/P0001 , \u3_u0_mast_dout_reg[3]/P0001 ,
    \u3_u0_mast_dout_reg[4]/P0001 , \u3_u0_mast_dout_reg[5]/P0001 ,
    \u3_u0_mast_dout_reg[6]/P0001 , \u3_u0_mast_dout_reg[7]/P0001 ,
    \u3_u0_mast_dout_reg[8]/P0001 , \u3_u0_mast_dout_reg[9]/P0001 ,
    \u3_u0_mast_stb_reg/P0001 , \u3_u0_mast_we_r_reg/P0002 ,
    \u3_u1_rf_ack_reg/P0001 , \u3_u1_slv_adr_reg[2]/NET0131 ,
    \u3_u1_slv_adr_reg[3]/P0001 , \u3_u1_slv_adr_reg[4]/NET0131 ,
    \u3_u1_slv_adr_reg[5]/P0001 , \u3_u1_slv_adr_reg[6]/NET0131 ,
    \u3_u1_slv_adr_reg[7]/NET0131 , \u3_u1_slv_adr_reg[8]/NET0131 ,
    \u3_u1_slv_adr_reg[9]/NET0131 , \u3_u1_slv_dout_reg[0]/P0001 ,
    \u3_u1_slv_dout_reg[10]/P0001 , \u3_u1_slv_dout_reg[11]/P0001 ,
    \u3_u1_slv_dout_reg[12]/P0001 , \u3_u1_slv_dout_reg[13]/P0001 ,
    \u3_u1_slv_dout_reg[14]/P0001 , \u3_u1_slv_dout_reg[15]/P0001 ,
    \u3_u1_slv_dout_reg[16]/P0001 , \u3_u1_slv_dout_reg[17]/P0001 ,
    \u3_u1_slv_dout_reg[18]/P0001 , \u3_u1_slv_dout_reg[19]/P0001 ,
    \u3_u1_slv_dout_reg[1]/P0001 , \u3_u1_slv_dout_reg[20]/P0001 ,
    \u3_u1_slv_dout_reg[21]/P0001 , \u3_u1_slv_dout_reg[22]/P0001 ,
    \u3_u1_slv_dout_reg[23]/P0001 , \u3_u1_slv_dout_reg[24]/P0001 ,
    \u3_u1_slv_dout_reg[25]/P0001 , \u3_u1_slv_dout_reg[26]/P0001 ,
    \u3_u1_slv_dout_reg[27]/P0001 , \u3_u1_slv_dout_reg[28]/P0001 ,
    \u3_u1_slv_dout_reg[29]/P0001 , \u3_u1_slv_dout_reg[2]/P0001 ,
    \u3_u1_slv_dout_reg[30]/P0001 , \u3_u1_slv_dout_reg[31]/P0001 ,
    \u3_u1_slv_dout_reg[3]/P0001 , \u3_u1_slv_dout_reg[4]/P0001 ,
    \u3_u1_slv_dout_reg[5]/P0001 , \u3_u1_slv_dout_reg[6]/P0001 ,
    \u3_u1_slv_dout_reg[7]/P0001 , \u3_u1_slv_dout_reg[8]/P0001 ,
    \u3_u1_slv_dout_reg[9]/P0001 , \u3_u1_slv_re_reg/P0001 ,
    \u3_u1_slv_we_reg/P0001 , \u4_u0_mast_cyc_reg/P0001 ,
    \u4_u0_mast_dout_reg[0]/P0001 , \u4_u0_mast_dout_reg[10]/P0001 ,
    \u4_u0_mast_dout_reg[11]/P0001 , \u4_u0_mast_dout_reg[12]/P0001 ,
    \u4_u0_mast_dout_reg[13]/P0001 , \u4_u0_mast_dout_reg[14]/P0001 ,
    \u4_u0_mast_dout_reg[15]/P0001 , \u4_u0_mast_dout_reg[16]/P0001 ,
    \u4_u0_mast_dout_reg[17]/P0001 , \u4_u0_mast_dout_reg[18]/P0001 ,
    \u4_u0_mast_dout_reg[19]/P0001 , \u4_u0_mast_dout_reg[1]/P0001 ,
    \u4_u0_mast_dout_reg[20]/P0001 , \u4_u0_mast_dout_reg[21]/P0001 ,
    \u4_u0_mast_dout_reg[22]/P0001 , \u4_u0_mast_dout_reg[23]/P0001 ,
    \u4_u0_mast_dout_reg[24]/P0001 , \u4_u0_mast_dout_reg[25]/P0001 ,
    \u4_u0_mast_dout_reg[26]/P0001 , \u4_u0_mast_dout_reg[27]/P0001 ,
    \u4_u0_mast_dout_reg[28]/P0001 , \u4_u0_mast_dout_reg[29]/P0001 ,
    \u4_u0_mast_dout_reg[2]/P0001 , \u4_u0_mast_dout_reg[30]/P0001 ,
    \u4_u0_mast_dout_reg[31]/P0001 , \u4_u0_mast_dout_reg[3]/P0001 ,
    \u4_u0_mast_dout_reg[4]/P0001 , \u4_u0_mast_dout_reg[5]/P0001 ,
    \u4_u0_mast_dout_reg[6]/P0001 , \u4_u0_mast_dout_reg[7]/P0001 ,
    \u4_u0_mast_dout_reg[8]/P0001 , \u4_u0_mast_dout_reg[9]/P0001 ,
    \u4_u0_mast_stb_reg/P0001 , \u4_u0_mast_we_r_reg/P0001 ,
    \u4_u1_rf_ack_reg/P0001 , \u4_u1_slv_re_reg/P0001 ,
    \u4_u1_slv_we_reg/P0001 , wb0_ack_i_pad, \wb0_addr_i[0]_pad ,
    \wb0_addr_i[10]_pad , \wb0_addr_i[11]_pad , \wb0_addr_i[12]_pad ,
    \wb0_addr_i[13]_pad , \wb0_addr_i[14]_pad , \wb0_addr_i[15]_pad ,
    \wb0_addr_i[16]_pad , \wb0_addr_i[17]_pad , \wb0_addr_i[18]_pad ,
    \wb0_addr_i[19]_pad , \wb0_addr_i[1]_pad , \wb0_addr_i[20]_pad ,
    \wb0_addr_i[21]_pad , \wb0_addr_i[22]_pad , \wb0_addr_i[23]_pad ,
    \wb0_addr_i[24]_pad , \wb0_addr_i[25]_pad , \wb0_addr_i[26]_pad ,
    \wb0_addr_i[27]_pad , \wb0_addr_i[28]_pad , \wb0_addr_i[29]_pad ,
    \wb0_addr_i[2]_pad , \wb0_addr_i[30]_pad , \wb0_addr_i[31]_pad ,
    \wb0_addr_i[3]_pad , \wb0_addr_i[4]_pad , \wb0_addr_i[5]_pad ,
    \wb0_addr_i[6]_pad , \wb0_addr_i[7]_pad , \wb0_addr_i[8]_pad ,
    \wb0_addr_i[9]_pad , wb0_cyc_i_pad, wb0_err_i_pad, wb0_rty_i_pad,
    \wb0_sel_i[0]_pad , \wb0_sel_i[1]_pad , \wb0_sel_i[2]_pad ,
    \wb0_sel_i[3]_pad , wb0_stb_i_pad, wb0_we_i_pad, \wb0m_data_i[0]_pad ,
    \wb0m_data_i[10]_pad , \wb0m_data_i[11]_pad , \wb0m_data_i[12]_pad ,
    \wb0m_data_i[13]_pad , \wb0m_data_i[14]_pad , \wb0m_data_i[15]_pad ,
    \wb0m_data_i[16]_pad , \wb0m_data_i[17]_pad , \wb0m_data_i[18]_pad ,
    \wb0m_data_i[19]_pad , \wb0m_data_i[1]_pad , \wb0m_data_i[20]_pad ,
    \wb0m_data_i[21]_pad , \wb0m_data_i[22]_pad , \wb0m_data_i[23]_pad ,
    \wb0m_data_i[24]_pad , \wb0m_data_i[25]_pad , \wb0m_data_i[26]_pad ,
    \wb0m_data_i[27]_pad , \wb0m_data_i[28]_pad , \wb0m_data_i[29]_pad ,
    \wb0m_data_i[2]_pad , \wb0m_data_i[30]_pad , \wb0m_data_i[31]_pad ,
    \wb0m_data_i[3]_pad , \wb0m_data_i[4]_pad , \wb0m_data_i[5]_pad ,
    \wb0m_data_i[6]_pad , \wb0m_data_i[7]_pad , \wb0m_data_i[8]_pad ,
    \wb0m_data_i[9]_pad , \wb0s_data_i[0]_pad , \wb0s_data_i[10]_pad ,
    \wb0s_data_i[11]_pad , \wb0s_data_i[12]_pad , \wb0s_data_i[13]_pad ,
    \wb0s_data_i[14]_pad , \wb0s_data_i[15]_pad , \wb0s_data_i[16]_pad ,
    \wb0s_data_i[17]_pad , \wb0s_data_i[18]_pad , \wb0s_data_i[19]_pad ,
    \wb0s_data_i[1]_pad , \wb0s_data_i[20]_pad , \wb0s_data_i[21]_pad ,
    \wb0s_data_i[22]_pad , \wb0s_data_i[23]_pad , \wb0s_data_i[24]_pad ,
    \wb0s_data_i[25]_pad , \wb0s_data_i[26]_pad , \wb0s_data_i[27]_pad ,
    \wb0s_data_i[28]_pad , \wb0s_data_i[29]_pad , \wb0s_data_i[2]_pad ,
    \wb0s_data_i[30]_pad , \wb0s_data_i[31]_pad , \wb0s_data_i[3]_pad ,
    \wb0s_data_i[4]_pad , \wb0s_data_i[5]_pad , \wb0s_data_i[6]_pad ,
    \wb0s_data_i[7]_pad , \wb0s_data_i[8]_pad , \wb0s_data_i[9]_pad ,
    wb1_ack_i_pad, \wb1_addr_i[0]_pad , \wb1_addr_i[10]_pad ,
    \wb1_addr_i[11]_pad , \wb1_addr_i[12]_pad , \wb1_addr_i[13]_pad ,
    \wb1_addr_i[14]_pad , \wb1_addr_i[15]_pad , \wb1_addr_i[16]_pad ,
    \wb1_addr_i[17]_pad , \wb1_addr_i[18]_pad , \wb1_addr_i[19]_pad ,
    \wb1_addr_i[1]_pad , \wb1_addr_i[20]_pad , \wb1_addr_i[21]_pad ,
    \wb1_addr_i[22]_pad , \wb1_addr_i[23]_pad , \wb1_addr_i[24]_pad ,
    \wb1_addr_i[25]_pad , \wb1_addr_i[26]_pad , \wb1_addr_i[27]_pad ,
    \wb1_addr_i[28]_pad , \wb1_addr_i[29]_pad , \wb1_addr_i[2]_pad ,
    \wb1_addr_i[30]_pad , \wb1_addr_i[31]_pad , \wb1_addr_i[3]_pad ,
    \wb1_addr_i[4]_pad , \wb1_addr_i[5]_pad , \wb1_addr_i[6]_pad ,
    \wb1_addr_i[7]_pad , \wb1_addr_i[8]_pad , \wb1_addr_i[9]_pad ,
    wb1_cyc_i_pad, wb1_err_i_pad, wb1_rty_i_pad, \wb1_sel_i[0]_pad ,
    \wb1_sel_i[1]_pad , \wb1_sel_i[2]_pad , \wb1_sel_i[3]_pad ,
    wb1_stb_i_pad, wb1_we_i_pad, \wb1m_data_i[0]_pad ,
    \wb1m_data_i[10]_pad , \wb1m_data_i[11]_pad , \wb1m_data_i[12]_pad ,
    \wb1m_data_i[13]_pad , \wb1m_data_i[14]_pad , \wb1m_data_i[15]_pad ,
    \wb1m_data_i[16]_pad , \wb1m_data_i[17]_pad , \wb1m_data_i[18]_pad ,
    \wb1m_data_i[19]_pad , \wb1m_data_i[1]_pad , \wb1m_data_i[20]_pad ,
    \wb1m_data_i[21]_pad , \wb1m_data_i[22]_pad , \wb1m_data_i[23]_pad ,
    \wb1m_data_i[24]_pad , \wb1m_data_i[25]_pad , \wb1m_data_i[26]_pad ,
    \wb1m_data_i[27]_pad , \wb1m_data_i[28]_pad , \wb1m_data_i[29]_pad ,
    \wb1m_data_i[2]_pad , \wb1m_data_i[30]_pad , \wb1m_data_i[31]_pad ,
    \wb1m_data_i[3]_pad , \wb1m_data_i[4]_pad , \wb1m_data_i[5]_pad ,
    \wb1m_data_i[6]_pad , \wb1m_data_i[7]_pad , \wb1m_data_i[8]_pad ,
    \wb1m_data_i[9]_pad , \wb1s_data_i[0]_pad , \wb1s_data_i[10]_pad ,
    \wb1s_data_i[11]_pad , \wb1s_data_i[12]_pad , \wb1s_data_i[13]_pad ,
    \wb1s_data_i[14]_pad , \wb1s_data_i[15]_pad , \wb1s_data_i[16]_pad ,
    \wb1s_data_i[17]_pad , \wb1s_data_i[18]_pad , \wb1s_data_i[19]_pad ,
    \wb1s_data_i[1]_pad , \wb1s_data_i[20]_pad , \wb1s_data_i[21]_pad ,
    \wb1s_data_i[22]_pad , \wb1s_data_i[23]_pad , \wb1s_data_i[24]_pad ,
    \wb1s_data_i[25]_pad , \wb1s_data_i[26]_pad , \wb1s_data_i[27]_pad ,
    \wb1s_data_i[28]_pad , \wb1s_data_i[29]_pad , \wb1s_data_i[2]_pad ,
    \wb1s_data_i[30]_pad , \wb1s_data_i[31]_pad , \wb1s_data_i[3]_pad ,
    \wb1s_data_i[4]_pad , \wb1s_data_i[5]_pad , \wb1s_data_i[6]_pad ,
    \wb1s_data_i[7]_pad , \wb1s_data_i[8]_pad , \wb1s_data_i[9]_pad ,
    _al_n0, _al_n1, \g22594/_0_ , \g22595/_0_ , \g22599/_0_ , \g22600/_0_ ,
    \g22606/_0_ , \g22607/_0_ , \g22610/_0_ , \g22614/_0_ , \g22615/_0_ ,
    \g22616/_0_ , \g22619/_0_ , \g22620/_0_ , \g22626/_0_ , \g22635/_0_ ,
    \g22650/_0_ , \g22651/_0_ , \g22692/_0_ , \g22727/_0_ , \g22729/_3_ ,
    \g22774/_0_ , \g22775/_0_ , \g22776/_0_ , \g22777/_0_ , \g22779/_3_ ,
    \g22780/_0_ , \g22781/_0_ , \g22782/_0_ , \g22784/_0_ , \g22785/_0_ ,
    \g22786/_0_ , \g22787/_0_ , \g22789/_3_ , \g22790/_0_ , \g22791/_0_ ,
    \g22792/_0_ , \g22793/_0_ , \g22794/_0_ , \g22795/_0_ , \g22796/_0_ ,
    \g22797/_0_ , \g22798/_0_ , \g22799/_0_ , \g22838/_0_ , \g22839/_0_ ,
    \g22841/_0_ , \g22842/_0_ , \g22847/_0_ , \g22848/_0_ , \g22849/_0_ ,
    \g22850/_0_ , \g22851/_0_ , \g22852/_0_ , \g22853/_0_ , \g22854/_0_ ,
    \g22855/_0_ , \g22856/_0_ , \g22857/_0_ , \g22858/_0_ , \g22859/_0_ ,
    \g22860/_0_ , \g22861/_0_ , \g22862/_0_ , \g22863/_0_ , \g22864/_0_ ,
    \g22865/_0_ , \g22867/_0_ , \g22868/_0_ , \g22869/_0_ , \g22871/_0_ ,
    \g22872/_0_ , \g22873/_0_ , \g22874/_0_ , \g22875/_0_ , \g22876/_0_ ,
    \g22878/_0_ , \g22882/_2_ , \g22995/_0_ , \g23030/_0_ , \g23046/_0_ ,
    \g23077/_0_ , \g23111/_0_ , \g23115/_1_ , \g23124/_2_ , \g23126/_2_ ,
    \g23128/_2_ , \g23130/_2_ , \g23132/_2_ , \g23134/_2_ , \g23136/_2_ ,
    \g23137/_0_ , \g23140/_2_ , \g23142/_2_ , \g23144/_2_ , \g23146/_2_ ,
    \g23148/_2_ , \g23150/_2_ , \g23152/_2_ , \g23154/_2_ , \g23156/_2_ ,
    \g23158/_2_ , \g23160/_2_ , \g23162/_2_ , \g23163/_3_ , \g23164/_0_ ,
    \g23166/_0_ , \g23168/_0_ , \g23170/_2_ , \g23172/_2_ , \g23174/_2_ ,
    \g23175/_0_ , \g23177/_0_ , \g23180/_2_ , \g23220/_0_ , \g23238/_0_ ,
    \g23239/_0_ , \g23240/_0_ , \g23241/_0_ , \g23242/_0_ , \g23243/_0_ ,
    \g23244/_0_ , \g23245/_0_ , \g23247/_3_ , \g23248/_0_ , \g23249/_0_ ,
    \g23250/_0_ , \g23251/_0_ , \g23252/_0_ , \g23253/_0_ , \g23255/_3_ ,
    \g23260/_0_ , \g23284/_3_ , \g23285/_0_ , \g23334/_0_ , \g23343/_0_ ,
    \g23366/_0_ , \g23402/_0_ , \g23403/_0_ , \g23404/_0_ , \g23405/_0_ ,
    \g23407/_0_ , \g23408/_0_ , \g23409/_0_ , \g23410/_0_ , \g23411/_0_ ,
    \g23413/_2_ , \g23415/_2_ , \g23417/_2_ , \g23542/_0_ , \g23607/_0_ ,
    \g23608/_0_ , \g23609/_3_ , \g23707/_0_ , \g23708/_0_ , \g23709/_0_ ,
    \g23710/_0_ , \g23711/_0_ , \g23712/_0_ , \g23713/_0_ , \g23714/_0_ ,
    \g23715/_0_ , \g23716/_0_ , \g23754/_0_ , \g23755/_0_ , \g23756/_0_ ,
    \g23757/_0_ , \g23758/_0_ , \g23759/_0_ , \g23760/_0_ , \g23761/_0_ ,
    \g23763/_3_ , \g23767/_0_ , \g23768/_0_ , \g23833/_0_ , \g23837/_0_ ,
    \g23838/_0_ , \g23839/_0_ , \g23840/_0_ , \g23841/_0_ , \g23842/_0_ ,
    \g23843/_0_ , \g23844/_0_ , \g23845/_0_ , \g23849/_3_ , \g23851/_3_ ,
    \g23858/_0_ , \g23870/_0_ , \g23871/_0_ , \g23872/_3_ , \g23873/_3_ ,
    \g23874/_3_ , \g23875/_3_ , \g23876/_3_ , \g23877/_3_ , \g23878/_3_ ,
    \g23879/_3_ , \g23880/_3_ , \g23881/_3_ , \g23882/_3_ , \g23883/_3_ ,
    \g23884/_3_ , \g23885/_3_ , \g23886/_3_ , \g23887/_3_ , \g23888/_3_ ,
    \g23889/_3_ , \g23890/_3_ , \g23891/_3_ , \g23892/_3_ , \g23893/_3_ ,
    \g23894/_3_ , \g23895/_3_ , \g23896/_3_ , \g23897/_3_ , \g23898/_3_ ,
    \g23899/_3_ , \g23900/_3_ , \g23901/_3_ , \g23902/_3_ , \g23903/_3_ ,
    \g23904/_3_ , \g23905/_3_ , \g23906/_3_ , \g23907/_3_ , \g23908/_3_ ,
    \g23909/_3_ , \g23910/_3_ , \g23911/_3_ , \g23912/_3_ , \g23913/_3_ ,
    \g23914/_3_ , \g23915/_3_ , \g23959/_0_ , \g23961/_0_ , \g23962/_0_ ,
    \g23966/_0_ , \g23967/_0_ , \g23969/_0_ , \g23970/_0_ , \g23971/_0_ ,
    \g23972/_0_ , \g23979/_0_ , \g23987/_0_ , \g23988/_0_ , \g23989/_0_ ,
    \g23990/_0_ , \g24005/_0_ , \g24010/_0_ , \g24012/_0_ , \g24013/_0_ ,
    \g24014/_0_ , \g24015/_0_ , \g24016/_0_ , \g24017/_0_ , \g24018/_0_ ,
    \g24019/_0_ , \g24020/_0_ , \g24026/_0_ , \g24027/_0_ , \g24028/_0_ ,
    \g24029/_0_ , \g24030/_0_ , \g24031/_0_ , \g24032/_0_ , \g24033/_0_ ,
    \g24034/_0_ , \g24035/_0_ , \g24036/_0_ , \g24037/_0_ , \g24038/_0_ ,
    \g24039/_0_ , \g24042/_0_ , \g24049/_0_ , \g24063/_0_ , \g24119/_0_ ,
    \g24120/_0_ , \g24357/_0_ , \g24432/_0_ , \g24433/_0_ , \g24437/_0_ ,
    \g24438/_0_ , \g24477/_0_ , \g24491/_0_ , \g24530/_2_ , \g24532/_0_ ,
    \g24534/_0_ , \g24537/_0_ , \g24538/_0_ , \g24539/_0_ , \g24540/_0_ ,
    \g24606/_2_ , \g24612/_0_ , \g24677/_0_ , \g24678/_0_ , \g24679/_0_ ,
    \g24688/_0_ , \g24743/_0_ , \g24847/_0_ , \g24849/_0_ , \g24850/_0_ ,
    \g24854/_0_ , \g24862/_0_ , \g24872/_0_ , \g24873/_0_ , \g24874/_0_ ,
    \g24876/_0_ , \g24879/_0_ , \g24880/_0_ , \g24881/_0_ , \g24882/_0_ ,
    \g24952/_2_ , \g24976/_1_ , \g25003/_0_ , \g25004/_0_ , \g25005/_0_ ,
    \g25006/_0_ , \g25011/_0_ , \g25012/_0_ , \g25013/_0_ , \g25031/_0_ ,
    \g25032/_0_ , \g25033/_0_ , \g25034/_0_ , \g25035/_0_ , \g25153/_2_ ,
    \g25183/_0_ , \g25184/_0_ , \g25224/_0_ , \g25232/_0_ , \g25237/_0_ ,
    \g25241/_2_ , \g25243/_2_ , \g25248/_3_ , \g25261/_0_ , \g25262/_0_ ,
    \g25266/_3_ , \g25267/_0_ , \g25269/_0_ , \g25543/_1_ , \g25602/_3_ ,
    \g25610/_0_ , \g25611/_0_ , \g25841/_0_ , \g25843/_0_ , \g25893/_0_ ,
    \g27013/_0_ , \g27060/_0_ , \g27073/_0_ , \g27184/_0_ , \g27186/_0_ ,
    \g27189/_2_ , \g47/_0_ , \u0_u0_ch_done_reg/_05_ ,
    \u2_adr0_cnt_reg[0]/P0000 , \u2_adr1_cnt_reg[0]/P0000 ,
    \u3_u0_mast_we_r_reg/_05_ , wb0_ack_o_pad, \wb0_addr_o[0]_pad ,
    \wb0_addr_o[10]_pad , \wb0_addr_o[11]_pad , \wb0_addr_o[12]_pad ,
    \wb0_addr_o[13]_pad , \wb0_addr_o[14]_pad , \wb0_addr_o[15]_pad ,
    \wb0_addr_o[16]_pad , \wb0_addr_o[17]_pad , \wb0_addr_o[18]_pad ,
    \wb0_addr_o[19]_pad , \wb0_addr_o[1]_pad , \wb0_addr_o[20]_pad ,
    \wb0_addr_o[21]_pad , \wb0_addr_o[22]_pad , \wb0_addr_o[23]_pad ,
    \wb0_addr_o[24]_pad , \wb0_addr_o[25]_pad , \wb0_addr_o[26]_pad ,
    \wb0_addr_o[27]_pad , \wb0_addr_o[28]_pad , \wb0_addr_o[29]_pad ,
    \wb0_addr_o[2]_pad , \wb0_addr_o[30]_pad , \wb0_addr_o[31]_pad ,
    \wb0_addr_o[3]_pad , \wb0_addr_o[4]_pad , \wb0_addr_o[5]_pad ,
    \wb0_addr_o[6]_pad , \wb0_addr_o[7]_pad , \wb0_addr_o[8]_pad ,
    \wb0_addr_o[9]_pad , wb0_cyc_o_pad, wb0_err_o_pad, wb0_rty_o_pad,
    \wb0_sel_o[0]_pad , \wb0_sel_o[1]_pad , \wb0_sel_o[2]_pad ,
    \wb0_sel_o[3]_pad , wb0_stb_o_pad, wb0_we_o_pad, \wb0m_data_o[0]_pad ,
    \wb0m_data_o[10]_pad , \wb0m_data_o[11]_pad , \wb0m_data_o[12]_pad ,
    \wb0m_data_o[13]_pad , \wb0m_data_o[14]_pad , \wb0m_data_o[15]_pad ,
    \wb0m_data_o[16]_pad , \wb0m_data_o[17]_pad , \wb0m_data_o[18]_pad ,
    \wb0m_data_o[19]_pad , \wb0m_data_o[1]_pad , \wb0m_data_o[20]_pad ,
    \wb0m_data_o[21]_pad , \wb0m_data_o[22]_pad , \wb0m_data_o[23]_pad ,
    \wb0m_data_o[24]_pad , \wb0m_data_o[25]_pad , \wb0m_data_o[26]_pad ,
    \wb0m_data_o[27]_pad , \wb0m_data_o[28]_pad , \wb0m_data_o[29]_pad ,
    \wb0m_data_o[2]_pad , \wb0m_data_o[30]_pad , \wb0m_data_o[31]_pad ,
    \wb0m_data_o[3]_pad , \wb0m_data_o[4]_pad , \wb0m_data_o[5]_pad ,
    \wb0m_data_o[6]_pad , \wb0m_data_o[7]_pad , \wb0m_data_o[8]_pad ,
    \wb0m_data_o[9]_pad , \wb0s_data_o[0]_pad , \wb0s_data_o[10]_pad ,
    \wb0s_data_o[11]_pad , \wb0s_data_o[12]_pad , \wb0s_data_o[13]_pad ,
    \wb0s_data_o[14]_pad , \wb0s_data_o[15]_pad , \wb0s_data_o[16]_pad ,
    \wb0s_data_o[17]_pad , \wb0s_data_o[18]_pad , \wb0s_data_o[19]_pad ,
    \wb0s_data_o[1]_pad , \wb0s_data_o[20]_pad , \wb0s_data_o[21]_pad ,
    \wb0s_data_o[22]_pad , \wb0s_data_o[23]_pad , \wb0s_data_o[24]_pad ,
    \wb0s_data_o[25]_pad , \wb0s_data_o[26]_pad , \wb0s_data_o[27]_pad ,
    \wb0s_data_o[28]_pad , \wb0s_data_o[29]_pad , \wb0s_data_o[2]_pad ,
    \wb0s_data_o[30]_pad , \wb0s_data_o[31]_pad , \wb0s_data_o[3]_pad ,
    \wb0s_data_o[4]_pad , \wb0s_data_o[5]_pad , \wb0s_data_o[6]_pad ,
    \wb0s_data_o[7]_pad , \wb0s_data_o[8]_pad , \wb0s_data_o[9]_pad ,
    wb1_ack_o_pad, \wb1_addr_o[0]_pad , \wb1_addr_o[10]_pad ,
    \wb1_addr_o[11]_pad , \wb1_addr_o[12]_pad , \wb1_addr_o[13]_pad ,
    \wb1_addr_o[14]_pad , \wb1_addr_o[15]_pad , \wb1_addr_o[16]_pad ,
    \wb1_addr_o[17]_pad , \wb1_addr_o[18]_pad , \wb1_addr_o[19]_pad ,
    \wb1_addr_o[1]_pad , \wb1_addr_o[20]_pad , \wb1_addr_o[21]_pad ,
    \wb1_addr_o[22]_pad , \wb1_addr_o[23]_pad , \wb1_addr_o[24]_pad ,
    \wb1_addr_o[25]_pad , \wb1_addr_o[26]_pad , \wb1_addr_o[27]_pad ,
    \wb1_addr_o[28]_pad , \wb1_addr_o[29]_pad , \wb1_addr_o[2]_pad ,
    \wb1_addr_o[30]_pad , \wb1_addr_o[31]_pad , \wb1_addr_o[3]_pad ,
    \wb1_addr_o[4]_pad , \wb1_addr_o[5]_pad , \wb1_addr_o[6]_pad ,
    \wb1_addr_o[7]_pad , \wb1_addr_o[8]_pad , \wb1_addr_o[9]_pad ,
    wb1_cyc_o_pad, wb1_err_o_pad, wb1_rty_o_pad, \wb1_sel_o[0]_pad ,
    \wb1_sel_o[1]_pad , \wb1_sel_o[2]_pad , \wb1_sel_o[3]_pad ,
    wb1_stb_o_pad, wb1_we_o_pad, \wb1m_data_o[0]_pad ,
    \wb1m_data_o[10]_pad , \wb1m_data_o[11]_pad , \wb1m_data_o[12]_pad ,
    \wb1m_data_o[13]_pad , \wb1m_data_o[14]_pad , \wb1m_data_o[15]_pad ,
    \wb1m_data_o[16]_pad , \wb1m_data_o[17]_pad , \wb1m_data_o[18]_pad ,
    \wb1m_data_o[19]_pad , \wb1m_data_o[1]_pad , \wb1m_data_o[20]_pad ,
    \wb1m_data_o[21]_pad , \wb1m_data_o[22]_pad , \wb1m_data_o[23]_pad ,
    \wb1m_data_o[24]_pad , \wb1m_data_o[25]_pad , \wb1m_data_o[26]_pad ,
    \wb1m_data_o[27]_pad , \wb1m_data_o[28]_pad , \wb1m_data_o[29]_pad ,
    \wb1m_data_o[2]_pad , \wb1m_data_o[30]_pad , \wb1m_data_o[31]_pad ,
    \wb1m_data_o[3]_pad , \wb1m_data_o[4]_pad , \wb1m_data_o[5]_pad ,
    \wb1m_data_o[6]_pad , \wb1m_data_o[7]_pad , \wb1m_data_o[8]_pad ,
    \wb1m_data_o[9]_pad , \wb1s_data_o[0]_pad , \wb1s_data_o[10]_pad ,
    \wb1s_data_o[11]_pad , \wb1s_data_o[12]_pad , \wb1s_data_o[13]_pad ,
    \wb1s_data_o[14]_pad , \wb1s_data_o[15]_pad , \wb1s_data_o[16]_pad ,
    \wb1s_data_o[17]_pad , \wb1s_data_o[18]_pad , \wb1s_data_o[19]_pad ,
    \wb1s_data_o[1]_pad , \wb1s_data_o[20]_pad , \wb1s_data_o[21]_pad ,
    \wb1s_data_o[22]_pad , \wb1s_data_o[23]_pad , \wb1s_data_o[24]_pad ,
    \wb1s_data_o[25]_pad , \wb1s_data_o[26]_pad , \wb1s_data_o[27]_pad ,
    \wb1s_data_o[28]_pad , \wb1s_data_o[29]_pad , \wb1s_data_o[2]_pad ,
    \wb1s_data_o[30]_pad , \wb1s_data_o[31]_pad , \wb1s_data_o[3]_pad ,
    \wb1s_data_o[4]_pad , \wb1s_data_o[5]_pad , \wb1s_data_o[6]_pad ,
    \wb1s_data_o[7]_pad , \wb1s_data_o[8]_pad , \wb1s_data_o[9]_pad   );
  input  dma_ack_o_pad, dma_nd_i_pad, dma_req_i_pad,
    \u0_csr_r_reg[0]/NET0131 , \u0_int_maska_r_reg[0]/NET0131 ,
    \u0_int_maska_r_reg[10]/NET0131 , \u0_int_maska_r_reg[11]/NET0131 ,
    \u0_int_maska_r_reg[12]/NET0131 , \u0_int_maska_r_reg[13]/NET0131 ,
    \u0_int_maska_r_reg[14]/NET0131 , \u0_int_maska_r_reg[15]/NET0131 ,
    \u0_int_maska_r_reg[16]/NET0131 , \u0_int_maska_r_reg[17]/NET0131 ,
    \u0_int_maska_r_reg[18]/NET0131 , \u0_int_maska_r_reg[19]/NET0131 ,
    \u0_int_maska_r_reg[1]/NET0131 , \u0_int_maska_r_reg[20]/NET0131 ,
    \u0_int_maska_r_reg[21]/NET0131 , \u0_int_maska_r_reg[22]/NET0131 ,
    \u0_int_maska_r_reg[23]/NET0131 , \u0_int_maska_r_reg[24]/NET0131 ,
    \u0_int_maska_r_reg[25]/NET0131 , \u0_int_maska_r_reg[26]/NET0131 ,
    \u0_int_maska_r_reg[27]/NET0131 , \u0_int_maska_r_reg[28]/NET0131 ,
    \u0_int_maska_r_reg[29]/NET0131 , \u0_int_maska_r_reg[2]/NET0131 ,
    \u0_int_maska_r_reg[30]/NET0131 , \u0_int_maska_r_reg[3]/NET0131 ,
    \u0_int_maska_r_reg[4]/NET0131 , \u0_int_maska_r_reg[5]/NET0131 ,
    \u0_int_maska_r_reg[6]/NET0131 , \u0_int_maska_r_reg[7]/NET0131 ,
    \u0_int_maska_r_reg[8]/NET0131 , \u0_int_maska_r_reg[9]/NET0131 ,
    \u0_int_maskb_r_reg[0]/NET0131 , \u0_int_maskb_r_reg[10]/NET0131 ,
    \u0_int_maskb_r_reg[11]/NET0131 , \u0_int_maskb_r_reg[12]/NET0131 ,
    \u0_int_maskb_r_reg[13]/NET0131 , \u0_int_maskb_r_reg[14]/NET0131 ,
    \u0_int_maskb_r_reg[15]/NET0131 , \u0_int_maskb_r_reg[16]/NET0131 ,
    \u0_int_maskb_r_reg[17]/NET0131 , \u0_int_maskb_r_reg[18]/NET0131 ,
    \u0_int_maskb_r_reg[19]/NET0131 , \u0_int_maskb_r_reg[1]/NET0131 ,
    \u0_int_maskb_r_reg[20]/NET0131 , \u0_int_maskb_r_reg[21]/NET0131 ,
    \u0_int_maskb_r_reg[22]/NET0131 , \u0_int_maskb_r_reg[23]/NET0131 ,
    \u0_int_maskb_r_reg[24]/NET0131 , \u0_int_maskb_r_reg[25]/NET0131 ,
    \u0_int_maskb_r_reg[26]/NET0131 , \u0_int_maskb_r_reg[27]/NET0131 ,
    \u0_int_maskb_r_reg[28]/NET0131 , \u0_int_maskb_r_reg[29]/NET0131 ,
    \u0_int_maskb_r_reg[2]/NET0131 , \u0_int_maskb_r_reg[30]/NET0131 ,
    \u0_int_maskb_r_reg[3]/NET0131 , \u0_int_maskb_r_reg[4]/NET0131 ,
    \u0_int_maskb_r_reg[5]/NET0131 , \u0_int_maskb_r_reg[6]/NET0131 ,
    \u0_int_maskb_r_reg[7]/NET0131 , \u0_int_maskb_r_reg[8]/NET0131 ,
    \u0_int_maskb_r_reg[9]/NET0131 , \u0_u0_ch_adr0_r_reg[0]/P0001 ,
    \u0_u0_ch_adr0_r_reg[10]/P0001 , \u0_u0_ch_adr0_r_reg[11]/P0001 ,
    \u0_u0_ch_adr0_r_reg[12]/P0001 , \u0_u0_ch_adr0_r_reg[13]/P0001 ,
    \u0_u0_ch_adr0_r_reg[14]/P0001 , \u0_u0_ch_adr0_r_reg[15]/P0001 ,
    \u0_u0_ch_adr0_r_reg[16]/P0001 , \u0_u0_ch_adr0_r_reg[17]/P0001 ,
    \u0_u0_ch_adr0_r_reg[18]/P0001 , \u0_u0_ch_adr0_r_reg[19]/P0001 ,
    \u0_u0_ch_adr0_r_reg[1]/P0001 , \u0_u0_ch_adr0_r_reg[20]/P0001 ,
    \u0_u0_ch_adr0_r_reg[21]/P0001 , \u0_u0_ch_adr0_r_reg[22]/P0001 ,
    \u0_u0_ch_adr0_r_reg[23]/P0001 , \u0_u0_ch_adr0_r_reg[24]/P0001 ,
    \u0_u0_ch_adr0_r_reg[25]/P0001 , \u0_u0_ch_adr0_r_reg[26]/P0001 ,
    \u0_u0_ch_adr0_r_reg[27]/P0001 , \u0_u0_ch_adr0_r_reg[28]/P0001 ,
    \u0_u0_ch_adr0_r_reg[29]/P0001 , \u0_u0_ch_adr0_r_reg[2]/P0001 ,
    \u0_u0_ch_adr0_r_reg[3]/P0001 , \u0_u0_ch_adr0_r_reg[4]/P0001 ,
    \u0_u0_ch_adr0_r_reg[5]/P0001 , \u0_u0_ch_adr0_r_reg[6]/P0001 ,
    \u0_u0_ch_adr0_r_reg[7]/P0001 , \u0_u0_ch_adr0_r_reg[8]/P0001 ,
    \u0_u0_ch_adr0_r_reg[9]/P0001 , \u0_u0_ch_adr1_r_reg[0]/P0001 ,
    \u0_u0_ch_adr1_r_reg[10]/P0001 , \u0_u0_ch_adr1_r_reg[11]/P0001 ,
    \u0_u0_ch_adr1_r_reg[12]/P0001 , \u0_u0_ch_adr1_r_reg[13]/P0001 ,
    \u0_u0_ch_adr1_r_reg[14]/P0001 , \u0_u0_ch_adr1_r_reg[15]/P0001 ,
    \u0_u0_ch_adr1_r_reg[16]/P0001 , \u0_u0_ch_adr1_r_reg[17]/P0001 ,
    \u0_u0_ch_adr1_r_reg[18]/P0001 , \u0_u0_ch_adr1_r_reg[19]/P0001 ,
    \u0_u0_ch_adr1_r_reg[1]/P0001 , \u0_u0_ch_adr1_r_reg[20]/P0001 ,
    \u0_u0_ch_adr1_r_reg[21]/P0001 , \u0_u0_ch_adr1_r_reg[22]/P0001 ,
    \u0_u0_ch_adr1_r_reg[23]/P0001 , \u0_u0_ch_adr1_r_reg[24]/P0001 ,
    \u0_u0_ch_adr1_r_reg[25]/P0001 , \u0_u0_ch_adr1_r_reg[26]/P0001 ,
    \u0_u0_ch_adr1_r_reg[27]/P0001 , \u0_u0_ch_adr1_r_reg[28]/P0001 ,
    \u0_u0_ch_adr1_r_reg[29]/P0001 , \u0_u0_ch_adr1_r_reg[2]/P0001 ,
    \u0_u0_ch_adr1_r_reg[3]/P0001 , \u0_u0_ch_adr1_r_reg[4]/P0001 ,
    \u0_u0_ch_adr1_r_reg[5]/P0001 , \u0_u0_ch_adr1_r_reg[6]/P0001 ,
    \u0_u0_ch_adr1_r_reg[7]/P0001 , \u0_u0_ch_adr1_r_reg[8]/P0001 ,
    \u0_u0_ch_adr1_r_reg[9]/P0001 , \u0_u0_ch_busy_reg/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[0]/P0001 , \u0_u0_ch_chk_sz_r_reg[10]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[1]/P0001 , \u0_u0_ch_chk_sz_r_reg[2]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[3]/P0001 , \u0_u0_ch_chk_sz_r_reg[4]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[5]/P0001 , \u0_u0_ch_chk_sz_r_reg[6]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[7]/P0001 , \u0_u0_ch_chk_sz_r_reg[8]/P0001 ,
    \u0_u0_ch_chk_sz_r_reg[9]/P0001 , \u0_u0_ch_csr_r2_reg[0]/NET0131 ,
    \u0_u0_ch_csr_r2_reg[1]/NET0131 , \u0_u0_ch_csr_r2_reg[2]/NET0131 ,
    \u0_u0_ch_csr_r3_reg[0]/NET0131 , \u0_u0_ch_csr_r3_reg[1]/NET0131 ,
    \u0_u0_ch_csr_r3_reg[2]/NET0131 , \u0_u0_ch_csr_r_reg[0]/NET0131 ,
    \u0_u0_ch_csr_r_reg[1]/NET0131 , \u0_u0_ch_csr_r_reg[2]/NET0131 ,
    \u0_u0_ch_csr_r_reg[3]/NET0131 , \u0_u0_ch_csr_r_reg[4]/NET0131 ,
    \u0_u0_ch_csr_r_reg[5]/NET0131 , \u0_u0_ch_csr_r_reg[6]/NET0131 ,
    \u0_u0_ch_csr_r_reg[7]/NET0131 , \u0_u0_ch_csr_r_reg[8]/NET0131 ,
    \u0_u0_ch_done_reg/P0002 , \u0_u0_ch_err_reg/NET0131 ,
    \u0_u0_ch_stop_reg/P0001 , \u0_u0_ch_sz_inf_reg/NET0131 ,
    \u0_u0_ch_tot_sz_r_reg[0]/P0001 , \u0_u0_ch_tot_sz_r_reg[10]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[11]/P0001 , \u0_u0_ch_tot_sz_r_reg[1]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[2]/P0001 , \u0_u0_ch_tot_sz_r_reg[3]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[4]/P0001 , \u0_u0_ch_tot_sz_r_reg[5]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[6]/P0001 , \u0_u0_ch_tot_sz_r_reg[7]/P0001 ,
    \u0_u0_ch_tot_sz_r_reg[8]/P0001 , \u0_u0_ch_tot_sz_r_reg[9]/P0001 ,
    \u0_u0_int_src_r_reg[1]/NET0131 , \u0_u0_int_src_r_reg[2]/NET0131 ,
    \u0_u0_rest_en_reg/NET0131 , \u0_wb_rf_dout_reg[0]/P0001 ,
    \u0_wb_rf_dout_reg[10]/P0001 , \u0_wb_rf_dout_reg[11]/P0001 ,
    \u0_wb_rf_dout_reg[12]/P0001 , \u0_wb_rf_dout_reg[13]/P0001 ,
    \u0_wb_rf_dout_reg[14]/P0001 , \u0_wb_rf_dout_reg[15]/P0001 ,
    \u0_wb_rf_dout_reg[16]/P0001 , \u0_wb_rf_dout_reg[17]/P0001 ,
    \u0_wb_rf_dout_reg[18]/P0001 , \u0_wb_rf_dout_reg[19]/P0001 ,
    \u0_wb_rf_dout_reg[1]/P0001 , \u0_wb_rf_dout_reg[20]/P0001 ,
    \u0_wb_rf_dout_reg[21]/P0001 , \u0_wb_rf_dout_reg[22]/P0001 ,
    \u0_wb_rf_dout_reg[23]/P0001 , \u0_wb_rf_dout_reg[24]/P0001 ,
    \u0_wb_rf_dout_reg[25]/P0001 , \u0_wb_rf_dout_reg[26]/P0001 ,
    \u0_wb_rf_dout_reg[27]/P0001 , \u0_wb_rf_dout_reg[28]/P0001 ,
    \u0_wb_rf_dout_reg[29]/P0001 , \u0_wb_rf_dout_reg[2]/P0001 ,
    \u0_wb_rf_dout_reg[30]/P0001 , \u0_wb_rf_dout_reg[31]/P0001 ,
    \u0_wb_rf_dout_reg[3]/P0001 , \u0_wb_rf_dout_reg[4]/P0001 ,
    \u0_wb_rf_dout_reg[5]/P0001 , \u0_wb_rf_dout_reg[6]/P0001 ,
    \u0_wb_rf_dout_reg[7]/P0001 , \u0_wb_rf_dout_reg[8]/P0001 ,
    \u0_wb_rf_dout_reg[9]/P0001 , \u1_de_start_r_reg/P0001 ,
    \u1_ndnr_reg[0]/P0001 , \u1_ndr_r_reg[0]/NET0131 ,
    \u1_next_start_reg/P0001 , \u1_req_r_reg[0]/P0001 ,
    \u2_adr0_cnt_reg[0]/P0001 , \u2_adr0_cnt_reg[10]/P0001 ,
    \u2_adr0_cnt_reg[11]/P0001 , \u2_adr0_cnt_reg[12]/P0001 ,
    \u2_adr0_cnt_reg[13]/P0001 , \u2_adr0_cnt_reg[14]/P0001 ,
    \u2_adr0_cnt_reg[15]/P0001 , \u2_adr0_cnt_reg[16]/NET0131 ,
    \u2_adr0_cnt_reg[17]/P0001 , \u2_adr0_cnt_reg[18]/P0001 ,
    \u2_adr0_cnt_reg[19]/P0001 , \u2_adr0_cnt_reg[1]/P0001 ,
    \u2_adr0_cnt_reg[20]/P0001 , \u2_adr0_cnt_reg[21]/P0001 ,
    \u2_adr0_cnt_reg[22]/P0001 , \u2_adr0_cnt_reg[23]/P0001 ,
    \u2_adr0_cnt_reg[24]/P0001 , \u2_adr0_cnt_reg[25]/P0001 ,
    \u2_adr0_cnt_reg[26]/P0001 , \u2_adr0_cnt_reg[27]/P0001 ,
    \u2_adr0_cnt_reg[28]/P0001 , \u2_adr0_cnt_reg[29]/P0001 ,
    \u2_adr0_cnt_reg[2]/P0001 , \u2_adr0_cnt_reg[3]/P0001 ,
    \u2_adr0_cnt_reg[4]/P0001 , \u2_adr0_cnt_reg[5]/P0001 ,
    \u2_adr0_cnt_reg[6]/P0001 , \u2_adr0_cnt_reg[7]/P0001 ,
    \u2_adr0_cnt_reg[8]/P0001 , \u2_adr0_cnt_reg[9]/P0001 ,
    \u2_adr1_cnt_reg[0]/P0001 , \u2_adr1_cnt_reg[10]/P0001 ,
    \u2_adr1_cnt_reg[11]/P0001 , \u2_adr1_cnt_reg[12]/P0001 ,
    \u2_adr1_cnt_reg[13]/P0001 , \u2_adr1_cnt_reg[14]/P0001 ,
    \u2_adr1_cnt_reg[15]/P0001 , \u2_adr1_cnt_reg[16]/NET0131 ,
    \u2_adr1_cnt_reg[17]/P0001 , \u2_adr1_cnt_reg[18]/P0001 ,
    \u2_adr1_cnt_reg[19]/P0001 , \u2_adr1_cnt_reg[1]/P0001 ,
    \u2_adr1_cnt_reg[20]/P0001 , \u2_adr1_cnt_reg[21]/P0001 ,
    \u2_adr1_cnt_reg[22]/P0001 , \u2_adr1_cnt_reg[23]/P0001 ,
    \u2_adr1_cnt_reg[24]/P0001 , \u2_adr1_cnt_reg[25]/P0001 ,
    \u2_adr1_cnt_reg[26]/P0001 , \u2_adr1_cnt_reg[27]/P0001 ,
    \u2_adr1_cnt_reg[28]/P0001 , \u2_adr1_cnt_reg[29]/P0001 ,
    \u2_adr1_cnt_reg[2]/P0001 , \u2_adr1_cnt_reg[3]/P0001 ,
    \u2_adr1_cnt_reg[4]/P0001 , \u2_adr1_cnt_reg[5]/P0001 ,
    \u2_adr1_cnt_reg[6]/P0001 , \u2_adr1_cnt_reg[7]/P0001 ,
    \u2_adr1_cnt_reg[8]/P0001 , \u2_adr1_cnt_reg[9]/P0001 ,
    \u2_chunk_0_reg/P0001 , \u2_chunk_cnt_is_0_r_reg/P0001 ,
    \u2_chunk_cnt_reg[0]/NET0131 , \u2_chunk_cnt_reg[1]/NET0131 ,
    \u2_chunk_cnt_reg[2]/NET0131 , \u2_chunk_cnt_reg[3]/NET0131 ,
    \u2_chunk_cnt_reg[4]/NET0131 , \u2_chunk_cnt_reg[5]/NET0131 ,
    \u2_chunk_cnt_reg[6]/NET0131 , \u2_chunk_cnt_reg[7]/NET0131 ,
    \u2_chunk_cnt_reg[8]/NET0131 , \u2_chunk_dec_reg/P0001 ,
    \u2_dma_abort_r_reg/NET0131 , \u2_mast0_adr_reg[10]/P0001 ,
    \u2_mast0_adr_reg[11]/P0001 , \u2_mast0_adr_reg[12]/P0001 ,
    \u2_mast0_adr_reg[13]/P0001 , \u2_mast0_adr_reg[14]/P0001 ,
    \u2_mast0_adr_reg[15]/P0001 , \u2_mast0_adr_reg[16]/P0001 ,
    \u2_mast0_adr_reg[17]/P0001 , \u2_mast0_adr_reg[18]/P0001 ,
    \u2_mast0_adr_reg[19]/P0001 , \u2_mast0_adr_reg[20]/P0001 ,
    \u2_mast0_adr_reg[21]/P0001 , \u2_mast0_adr_reg[22]/P0001 ,
    \u2_mast0_adr_reg[23]/P0001 , \u2_mast0_adr_reg[24]/P0001 ,
    \u2_mast0_adr_reg[25]/P0001 , \u2_mast0_adr_reg[26]/P0001 ,
    \u2_mast0_adr_reg[27]/P0001 , \u2_mast0_adr_reg[28]/P0001 ,
    \u2_mast0_adr_reg[29]/P0001 , \u2_mast0_adr_reg[2]/P0001 ,
    \u2_mast0_adr_reg[30]/P0001 , \u2_mast0_adr_reg[31]/P0001 ,
    \u2_mast0_adr_reg[3]/NET0131 , \u2_mast0_adr_reg[4]/P0001 ,
    \u2_mast0_adr_reg[5]/P0001 , \u2_mast0_adr_reg[6]/P0001 ,
    \u2_mast0_adr_reg[7]/P0001 , \u2_mast0_adr_reg[8]/P0001 ,
    \u2_mast0_adr_reg[9]/P0001 , \u2_mast0_drdy_r_reg/P0001 ,
    \u2_mast1_adr_reg[10]/P0001 , \u2_mast1_adr_reg[11]/P0001 ,
    \u2_mast1_adr_reg[12]/P0001 , \u2_mast1_adr_reg[13]/P0001 ,
    \u2_mast1_adr_reg[14]/P0001 , \u2_mast1_adr_reg[15]/P0001 ,
    \u2_mast1_adr_reg[16]/P0001 , \u2_mast1_adr_reg[17]/P0001 ,
    \u2_mast1_adr_reg[18]/P0001 , \u2_mast1_adr_reg[19]/P0001 ,
    \u2_mast1_adr_reg[20]/P0001 , \u2_mast1_adr_reg[21]/P0001 ,
    \u2_mast1_adr_reg[22]/P0001 , \u2_mast1_adr_reg[23]/P0001 ,
    \u2_mast1_adr_reg[24]/P0001 , \u2_mast1_adr_reg[25]/P0001 ,
    \u2_mast1_adr_reg[26]/P0001 , \u2_mast1_adr_reg[27]/P0001 ,
    \u2_mast1_adr_reg[28]/P0001 , \u2_mast1_adr_reg[29]/P0001 ,
    \u2_mast1_adr_reg[2]/P0001 , \u2_mast1_adr_reg[30]/P0001 ,
    \u2_mast1_adr_reg[31]/P0001 , \u2_mast1_adr_reg[3]/P0001 ,
    \u2_mast1_adr_reg[4]/P0001 , \u2_mast1_adr_reg[5]/P0001 ,
    \u2_mast1_adr_reg[6]/P0001 , \u2_mast1_adr_reg[7]/P0001 ,
    \u2_mast1_adr_reg[8]/P0001 , \u2_mast1_adr_reg[9]/P0001 ,
    \u2_next_ch_reg/P0001 , \u2_read_r_reg/P0001 ,
    \u2_state_reg[0]/NET0131 , \u2_state_reg[10]/NET0131 ,
    \u2_state_reg[1]/NET0131 , \u2_state_reg[2]/NET0131 ,
    \u2_state_reg[3]/NET0131 , \u2_state_reg[4]/NET0131 ,
    \u2_state_reg[5]/NET0131 , \u2_state_reg[6]/NET0131 ,
    \u2_state_reg[7]/NET0131 , \u2_state_reg[8]/NET0131 ,
    \u2_state_reg[9]/NET0131 , \u2_tsz_cnt_is_0_r_reg/P0001 ,
    \u2_tsz_cnt_reg[0]/NET0131 , \u2_tsz_cnt_reg[10]/NET0131 ,
    \u2_tsz_cnt_reg[11]/NET0131 , \u2_tsz_cnt_reg[1]/NET0131 ,
    \u2_tsz_cnt_reg[2]/NET0131 , \u2_tsz_cnt_reg[3]/NET0131 ,
    \u2_tsz_cnt_reg[4]/NET0131 , \u2_tsz_cnt_reg[5]/NET0131 ,
    \u2_tsz_cnt_reg[6]/NET0131 , \u2_tsz_cnt_reg[7]/NET0131 ,
    \u2_tsz_cnt_reg[8]/NET0131 , \u2_tsz_cnt_reg[9]/NET0131 ,
    \u2_u0_out_r_reg[0]/P0001 , \u2_u0_out_r_reg[10]/P0001 ,
    \u2_u0_out_r_reg[11]/P0001 , \u2_u0_out_r_reg[12]/P0001 ,
    \u2_u0_out_r_reg[13]/P0001 , \u2_u0_out_r_reg[14]/P0001 ,
    \u2_u0_out_r_reg[15]/P0001 , \u2_u0_out_r_reg[16]/P0001 ,
    \u2_u0_out_r_reg[1]/P0001 , \u2_u0_out_r_reg[2]/P0001 ,
    \u2_u0_out_r_reg[3]/P0001 , \u2_u0_out_r_reg[4]/P0001 ,
    \u2_u0_out_r_reg[5]/P0001 , \u2_u0_out_r_reg[6]/P0001 ,
    \u2_u0_out_r_reg[7]/P0001 , \u2_u0_out_r_reg[8]/P0001 ,
    \u2_u0_out_r_reg[9]/P0001 , \u2_u1_out_r_reg[0]/P0001 ,
    \u2_u1_out_r_reg[10]/P0001 , \u2_u1_out_r_reg[11]/P0001 ,
    \u2_u1_out_r_reg[12]/P0001 , \u2_u1_out_r_reg[13]/P0001 ,
    \u2_u1_out_r_reg[14]/P0001 , \u2_u1_out_r_reg[15]/P0001 ,
    \u2_u1_out_r_reg[16]/P0001 , \u2_u1_out_r_reg[1]/P0001 ,
    \u2_u1_out_r_reg[2]/P0001 , \u2_u1_out_r_reg[3]/P0001 ,
    \u2_u1_out_r_reg[4]/P0001 , \u2_u1_out_r_reg[5]/P0001 ,
    \u2_u1_out_r_reg[6]/P0001 , \u2_u1_out_r_reg[7]/P0001 ,
    \u2_u1_out_r_reg[8]/P0001 , \u2_u1_out_r_reg[9]/P0001 ,
    \u2_write_hold_r_reg/P0001 , \u2_write_r_reg/P0001 ,
    \u3_u0_mast_cyc_reg/P0001 , \u3_u0_mast_dout_reg[0]/P0001 ,
    \u3_u0_mast_dout_reg[10]/P0001 , \u3_u0_mast_dout_reg[11]/P0001 ,
    \u3_u0_mast_dout_reg[12]/P0001 , \u3_u0_mast_dout_reg[13]/P0001 ,
    \u3_u0_mast_dout_reg[14]/P0001 , \u3_u0_mast_dout_reg[15]/P0001 ,
    \u3_u0_mast_dout_reg[16]/P0001 , \u3_u0_mast_dout_reg[17]/P0001 ,
    \u3_u0_mast_dout_reg[18]/P0001 , \u3_u0_mast_dout_reg[19]/P0001 ,
    \u3_u0_mast_dout_reg[1]/P0001 , \u3_u0_mast_dout_reg[20]/P0001 ,
    \u3_u0_mast_dout_reg[21]/P0001 , \u3_u0_mast_dout_reg[22]/P0001 ,
    \u3_u0_mast_dout_reg[23]/P0001 , \u3_u0_mast_dout_reg[24]/P0001 ,
    \u3_u0_mast_dout_reg[25]/P0001 , \u3_u0_mast_dout_reg[26]/P0001 ,
    \u3_u0_mast_dout_reg[27]/P0001 , \u3_u0_mast_dout_reg[28]/P0001 ,
    \u3_u0_mast_dout_reg[29]/P0001 , \u3_u0_mast_dout_reg[2]/P0001 ,
    \u3_u0_mast_dout_reg[30]/P0001 , \u3_u0_mast_dout_reg[31]/P0001 ,
    \u3_u0_mast_dout_reg[3]/P0001 , \u3_u0_mast_dout_reg[4]/P0001 ,
    \u3_u0_mast_dout_reg[5]/P0001 , \u3_u0_mast_dout_reg[6]/P0001 ,
    \u3_u0_mast_dout_reg[7]/P0001 , \u3_u0_mast_dout_reg[8]/P0001 ,
    \u3_u0_mast_dout_reg[9]/P0001 , \u3_u0_mast_stb_reg/P0001 ,
    \u3_u0_mast_we_r_reg/P0002 , \u3_u1_rf_ack_reg/P0001 ,
    \u3_u1_slv_adr_reg[2]/NET0131 , \u3_u1_slv_adr_reg[3]/P0001 ,
    \u3_u1_slv_adr_reg[4]/NET0131 , \u3_u1_slv_adr_reg[5]/P0001 ,
    \u3_u1_slv_adr_reg[6]/NET0131 , \u3_u1_slv_adr_reg[7]/NET0131 ,
    \u3_u1_slv_adr_reg[8]/NET0131 , \u3_u1_slv_adr_reg[9]/NET0131 ,
    \u3_u1_slv_dout_reg[0]/P0001 , \u3_u1_slv_dout_reg[10]/P0001 ,
    \u3_u1_slv_dout_reg[11]/P0001 , \u3_u1_slv_dout_reg[12]/P0001 ,
    \u3_u1_slv_dout_reg[13]/P0001 , \u3_u1_slv_dout_reg[14]/P0001 ,
    \u3_u1_slv_dout_reg[15]/P0001 , \u3_u1_slv_dout_reg[16]/P0001 ,
    \u3_u1_slv_dout_reg[17]/P0001 , \u3_u1_slv_dout_reg[18]/P0001 ,
    \u3_u1_slv_dout_reg[19]/P0001 , \u3_u1_slv_dout_reg[1]/P0001 ,
    \u3_u1_slv_dout_reg[20]/P0001 , \u3_u1_slv_dout_reg[21]/P0001 ,
    \u3_u1_slv_dout_reg[22]/P0001 , \u3_u1_slv_dout_reg[23]/P0001 ,
    \u3_u1_slv_dout_reg[24]/P0001 , \u3_u1_slv_dout_reg[25]/P0001 ,
    \u3_u1_slv_dout_reg[26]/P0001 , \u3_u1_slv_dout_reg[27]/P0001 ,
    \u3_u1_slv_dout_reg[28]/P0001 , \u3_u1_slv_dout_reg[29]/P0001 ,
    \u3_u1_slv_dout_reg[2]/P0001 , \u3_u1_slv_dout_reg[30]/P0001 ,
    \u3_u1_slv_dout_reg[31]/P0001 , \u3_u1_slv_dout_reg[3]/P0001 ,
    \u3_u1_slv_dout_reg[4]/P0001 , \u3_u1_slv_dout_reg[5]/P0001 ,
    \u3_u1_slv_dout_reg[6]/P0001 , \u3_u1_slv_dout_reg[7]/P0001 ,
    \u3_u1_slv_dout_reg[8]/P0001 , \u3_u1_slv_dout_reg[9]/P0001 ,
    \u3_u1_slv_re_reg/P0001 , \u3_u1_slv_we_reg/P0001 ,
    \u4_u0_mast_cyc_reg/P0001 , \u4_u0_mast_dout_reg[0]/P0001 ,
    \u4_u0_mast_dout_reg[10]/P0001 , \u4_u0_mast_dout_reg[11]/P0001 ,
    \u4_u0_mast_dout_reg[12]/P0001 , \u4_u0_mast_dout_reg[13]/P0001 ,
    \u4_u0_mast_dout_reg[14]/P0001 , \u4_u0_mast_dout_reg[15]/P0001 ,
    \u4_u0_mast_dout_reg[16]/P0001 , \u4_u0_mast_dout_reg[17]/P0001 ,
    \u4_u0_mast_dout_reg[18]/P0001 , \u4_u0_mast_dout_reg[19]/P0001 ,
    \u4_u0_mast_dout_reg[1]/P0001 , \u4_u0_mast_dout_reg[20]/P0001 ,
    \u4_u0_mast_dout_reg[21]/P0001 , \u4_u0_mast_dout_reg[22]/P0001 ,
    \u4_u0_mast_dout_reg[23]/P0001 , \u4_u0_mast_dout_reg[24]/P0001 ,
    \u4_u0_mast_dout_reg[25]/P0001 , \u4_u0_mast_dout_reg[26]/P0001 ,
    \u4_u0_mast_dout_reg[27]/P0001 , \u4_u0_mast_dout_reg[28]/P0001 ,
    \u4_u0_mast_dout_reg[29]/P0001 , \u4_u0_mast_dout_reg[2]/P0001 ,
    \u4_u0_mast_dout_reg[30]/P0001 , \u4_u0_mast_dout_reg[31]/P0001 ,
    \u4_u0_mast_dout_reg[3]/P0001 , \u4_u0_mast_dout_reg[4]/P0001 ,
    \u4_u0_mast_dout_reg[5]/P0001 , \u4_u0_mast_dout_reg[6]/P0001 ,
    \u4_u0_mast_dout_reg[7]/P0001 , \u4_u0_mast_dout_reg[8]/P0001 ,
    \u4_u0_mast_dout_reg[9]/P0001 , \u4_u0_mast_stb_reg/P0001 ,
    \u4_u0_mast_we_r_reg/P0001 , \u4_u1_rf_ack_reg/P0001 ,
    \u4_u1_slv_re_reg/P0001 , \u4_u1_slv_we_reg/P0001 , wb0_ack_i_pad,
    \wb0_addr_i[0]_pad , \wb0_addr_i[10]_pad , \wb0_addr_i[11]_pad ,
    \wb0_addr_i[12]_pad , \wb0_addr_i[13]_pad , \wb0_addr_i[14]_pad ,
    \wb0_addr_i[15]_pad , \wb0_addr_i[16]_pad , \wb0_addr_i[17]_pad ,
    \wb0_addr_i[18]_pad , \wb0_addr_i[19]_pad , \wb0_addr_i[1]_pad ,
    \wb0_addr_i[20]_pad , \wb0_addr_i[21]_pad , \wb0_addr_i[22]_pad ,
    \wb0_addr_i[23]_pad , \wb0_addr_i[24]_pad , \wb0_addr_i[25]_pad ,
    \wb0_addr_i[26]_pad , \wb0_addr_i[27]_pad , \wb0_addr_i[28]_pad ,
    \wb0_addr_i[29]_pad , \wb0_addr_i[2]_pad , \wb0_addr_i[30]_pad ,
    \wb0_addr_i[31]_pad , \wb0_addr_i[3]_pad , \wb0_addr_i[4]_pad ,
    \wb0_addr_i[5]_pad , \wb0_addr_i[6]_pad , \wb0_addr_i[7]_pad ,
    \wb0_addr_i[8]_pad , \wb0_addr_i[9]_pad , wb0_cyc_i_pad, wb0_err_i_pad,
    wb0_rty_i_pad, \wb0_sel_i[0]_pad , \wb0_sel_i[1]_pad ,
    \wb0_sel_i[2]_pad , \wb0_sel_i[3]_pad , wb0_stb_i_pad, wb0_we_i_pad,
    \wb0m_data_i[0]_pad , \wb0m_data_i[10]_pad , \wb0m_data_i[11]_pad ,
    \wb0m_data_i[12]_pad , \wb0m_data_i[13]_pad , \wb0m_data_i[14]_pad ,
    \wb0m_data_i[15]_pad , \wb0m_data_i[16]_pad , \wb0m_data_i[17]_pad ,
    \wb0m_data_i[18]_pad , \wb0m_data_i[19]_pad , \wb0m_data_i[1]_pad ,
    \wb0m_data_i[20]_pad , \wb0m_data_i[21]_pad , \wb0m_data_i[22]_pad ,
    \wb0m_data_i[23]_pad , \wb0m_data_i[24]_pad , \wb0m_data_i[25]_pad ,
    \wb0m_data_i[26]_pad , \wb0m_data_i[27]_pad , \wb0m_data_i[28]_pad ,
    \wb0m_data_i[29]_pad , \wb0m_data_i[2]_pad , \wb0m_data_i[30]_pad ,
    \wb0m_data_i[31]_pad , \wb0m_data_i[3]_pad , \wb0m_data_i[4]_pad ,
    \wb0m_data_i[5]_pad , \wb0m_data_i[6]_pad , \wb0m_data_i[7]_pad ,
    \wb0m_data_i[8]_pad , \wb0m_data_i[9]_pad , \wb0s_data_i[0]_pad ,
    \wb0s_data_i[10]_pad , \wb0s_data_i[11]_pad , \wb0s_data_i[12]_pad ,
    \wb0s_data_i[13]_pad , \wb0s_data_i[14]_pad , \wb0s_data_i[15]_pad ,
    \wb0s_data_i[16]_pad , \wb0s_data_i[17]_pad , \wb0s_data_i[18]_pad ,
    \wb0s_data_i[19]_pad , \wb0s_data_i[1]_pad , \wb0s_data_i[20]_pad ,
    \wb0s_data_i[21]_pad , \wb0s_data_i[22]_pad , \wb0s_data_i[23]_pad ,
    \wb0s_data_i[24]_pad , \wb0s_data_i[25]_pad , \wb0s_data_i[26]_pad ,
    \wb0s_data_i[27]_pad , \wb0s_data_i[28]_pad , \wb0s_data_i[29]_pad ,
    \wb0s_data_i[2]_pad , \wb0s_data_i[30]_pad , \wb0s_data_i[31]_pad ,
    \wb0s_data_i[3]_pad , \wb0s_data_i[4]_pad , \wb0s_data_i[5]_pad ,
    \wb0s_data_i[6]_pad , \wb0s_data_i[7]_pad , \wb0s_data_i[8]_pad ,
    \wb0s_data_i[9]_pad , wb1_ack_i_pad, \wb1_addr_i[0]_pad ,
    \wb1_addr_i[10]_pad , \wb1_addr_i[11]_pad , \wb1_addr_i[12]_pad ,
    \wb1_addr_i[13]_pad , \wb1_addr_i[14]_pad , \wb1_addr_i[15]_pad ,
    \wb1_addr_i[16]_pad , \wb1_addr_i[17]_pad , \wb1_addr_i[18]_pad ,
    \wb1_addr_i[19]_pad , \wb1_addr_i[1]_pad , \wb1_addr_i[20]_pad ,
    \wb1_addr_i[21]_pad , \wb1_addr_i[22]_pad , \wb1_addr_i[23]_pad ,
    \wb1_addr_i[24]_pad , \wb1_addr_i[25]_pad , \wb1_addr_i[26]_pad ,
    \wb1_addr_i[27]_pad , \wb1_addr_i[28]_pad , \wb1_addr_i[29]_pad ,
    \wb1_addr_i[2]_pad , \wb1_addr_i[30]_pad , \wb1_addr_i[31]_pad ,
    \wb1_addr_i[3]_pad , \wb1_addr_i[4]_pad , \wb1_addr_i[5]_pad ,
    \wb1_addr_i[6]_pad , \wb1_addr_i[7]_pad , \wb1_addr_i[8]_pad ,
    \wb1_addr_i[9]_pad , wb1_cyc_i_pad, wb1_err_i_pad, wb1_rty_i_pad,
    \wb1_sel_i[0]_pad , \wb1_sel_i[1]_pad , \wb1_sel_i[2]_pad ,
    \wb1_sel_i[3]_pad , wb1_stb_i_pad, wb1_we_i_pad, \wb1m_data_i[0]_pad ,
    \wb1m_data_i[10]_pad , \wb1m_data_i[11]_pad , \wb1m_data_i[12]_pad ,
    \wb1m_data_i[13]_pad , \wb1m_data_i[14]_pad , \wb1m_data_i[15]_pad ,
    \wb1m_data_i[16]_pad , \wb1m_data_i[17]_pad , \wb1m_data_i[18]_pad ,
    \wb1m_data_i[19]_pad , \wb1m_data_i[1]_pad , \wb1m_data_i[20]_pad ,
    \wb1m_data_i[21]_pad , \wb1m_data_i[22]_pad , \wb1m_data_i[23]_pad ,
    \wb1m_data_i[24]_pad , \wb1m_data_i[25]_pad , \wb1m_data_i[26]_pad ,
    \wb1m_data_i[27]_pad , \wb1m_data_i[28]_pad , \wb1m_data_i[29]_pad ,
    \wb1m_data_i[2]_pad , \wb1m_data_i[30]_pad , \wb1m_data_i[31]_pad ,
    \wb1m_data_i[3]_pad , \wb1m_data_i[4]_pad , \wb1m_data_i[5]_pad ,
    \wb1m_data_i[6]_pad , \wb1m_data_i[7]_pad , \wb1m_data_i[8]_pad ,
    \wb1m_data_i[9]_pad , \wb1s_data_i[0]_pad , \wb1s_data_i[10]_pad ,
    \wb1s_data_i[11]_pad , \wb1s_data_i[12]_pad , \wb1s_data_i[13]_pad ,
    \wb1s_data_i[14]_pad , \wb1s_data_i[15]_pad , \wb1s_data_i[16]_pad ,
    \wb1s_data_i[17]_pad , \wb1s_data_i[18]_pad , \wb1s_data_i[19]_pad ,
    \wb1s_data_i[1]_pad , \wb1s_data_i[20]_pad , \wb1s_data_i[21]_pad ,
    \wb1s_data_i[22]_pad , \wb1s_data_i[23]_pad , \wb1s_data_i[24]_pad ,
    \wb1s_data_i[25]_pad , \wb1s_data_i[26]_pad , \wb1s_data_i[27]_pad ,
    \wb1s_data_i[28]_pad , \wb1s_data_i[29]_pad , \wb1s_data_i[2]_pad ,
    \wb1s_data_i[30]_pad , \wb1s_data_i[31]_pad , \wb1s_data_i[3]_pad ,
    \wb1s_data_i[4]_pad , \wb1s_data_i[5]_pad , \wb1s_data_i[6]_pad ,
    \wb1s_data_i[7]_pad , \wb1s_data_i[8]_pad , \wb1s_data_i[9]_pad ;
  output _al_n0, _al_n1, \g22594/_0_ , \g22595/_0_ , \g22599/_0_ ,
    \g22600/_0_ , \g22606/_0_ , \g22607/_0_ , \g22610/_0_ , \g22614/_0_ ,
    \g22615/_0_ , \g22616/_0_ , \g22619/_0_ , \g22620/_0_ , \g22626/_0_ ,
    \g22635/_0_ , \g22650/_0_ , \g22651/_0_ , \g22692/_0_ , \g22727/_0_ ,
    \g22729/_3_ , \g22774/_0_ , \g22775/_0_ , \g22776/_0_ , \g22777/_0_ ,
    \g22779/_3_ , \g22780/_0_ , \g22781/_0_ , \g22782/_0_ , \g22784/_0_ ,
    \g22785/_0_ , \g22786/_0_ , \g22787/_0_ , \g22789/_3_ , \g22790/_0_ ,
    \g22791/_0_ , \g22792/_0_ , \g22793/_0_ , \g22794/_0_ , \g22795/_0_ ,
    \g22796/_0_ , \g22797/_0_ , \g22798/_0_ , \g22799/_0_ , \g22838/_0_ ,
    \g22839/_0_ , \g22841/_0_ , \g22842/_0_ , \g22847/_0_ , \g22848/_0_ ,
    \g22849/_0_ , \g22850/_0_ , \g22851/_0_ , \g22852/_0_ , \g22853/_0_ ,
    \g22854/_0_ , \g22855/_0_ , \g22856/_0_ , \g22857/_0_ , \g22858/_0_ ,
    \g22859/_0_ , \g22860/_0_ , \g22861/_0_ , \g22862/_0_ , \g22863/_0_ ,
    \g22864/_0_ , \g22865/_0_ , \g22867/_0_ , \g22868/_0_ , \g22869/_0_ ,
    \g22871/_0_ , \g22872/_0_ , \g22873/_0_ , \g22874/_0_ , \g22875/_0_ ,
    \g22876/_0_ , \g22878/_0_ , \g22882/_2_ , \g22995/_0_ , \g23030/_0_ ,
    \g23046/_0_ , \g23077/_0_ , \g23111/_0_ , \g23115/_1_ , \g23124/_2_ ,
    \g23126/_2_ , \g23128/_2_ , \g23130/_2_ , \g23132/_2_ , \g23134/_2_ ,
    \g23136/_2_ , \g23137/_0_ , \g23140/_2_ , \g23142/_2_ , \g23144/_2_ ,
    \g23146/_2_ , \g23148/_2_ , \g23150/_2_ , \g23152/_2_ , \g23154/_2_ ,
    \g23156/_2_ , \g23158/_2_ , \g23160/_2_ , \g23162/_2_ , \g23163/_3_ ,
    \g23164/_0_ , \g23166/_0_ , \g23168/_0_ , \g23170/_2_ , \g23172/_2_ ,
    \g23174/_2_ , \g23175/_0_ , \g23177/_0_ , \g23180/_2_ , \g23220/_0_ ,
    \g23238/_0_ , \g23239/_0_ , \g23240/_0_ , \g23241/_0_ , \g23242/_0_ ,
    \g23243/_0_ , \g23244/_0_ , \g23245/_0_ , \g23247/_3_ , \g23248/_0_ ,
    \g23249/_0_ , \g23250/_0_ , \g23251/_0_ , \g23252/_0_ , \g23253/_0_ ,
    \g23255/_3_ , \g23260/_0_ , \g23284/_3_ , \g23285/_0_ , \g23334/_0_ ,
    \g23343/_0_ , \g23366/_0_ , \g23402/_0_ , \g23403/_0_ , \g23404/_0_ ,
    \g23405/_0_ , \g23407/_0_ , \g23408/_0_ , \g23409/_0_ , \g23410/_0_ ,
    \g23411/_0_ , \g23413/_2_ , \g23415/_2_ , \g23417/_2_ , \g23542/_0_ ,
    \g23607/_0_ , \g23608/_0_ , \g23609/_3_ , \g23707/_0_ , \g23708/_0_ ,
    \g23709/_0_ , \g23710/_0_ , \g23711/_0_ , \g23712/_0_ , \g23713/_0_ ,
    \g23714/_0_ , \g23715/_0_ , \g23716/_0_ , \g23754/_0_ , \g23755/_0_ ,
    \g23756/_0_ , \g23757/_0_ , \g23758/_0_ , \g23759/_0_ , \g23760/_0_ ,
    \g23761/_0_ , \g23763/_3_ , \g23767/_0_ , \g23768/_0_ , \g23833/_0_ ,
    \g23837/_0_ , \g23838/_0_ , \g23839/_0_ , \g23840/_0_ , \g23841/_0_ ,
    \g23842/_0_ , \g23843/_0_ , \g23844/_0_ , \g23845/_0_ , \g23849/_3_ ,
    \g23851/_3_ , \g23858/_0_ , \g23870/_0_ , \g23871/_0_ , \g23872/_3_ ,
    \g23873/_3_ , \g23874/_3_ , \g23875/_3_ , \g23876/_3_ , \g23877/_3_ ,
    \g23878/_3_ , \g23879/_3_ , \g23880/_3_ , \g23881/_3_ , \g23882/_3_ ,
    \g23883/_3_ , \g23884/_3_ , \g23885/_3_ , \g23886/_3_ , \g23887/_3_ ,
    \g23888/_3_ , \g23889/_3_ , \g23890/_3_ , \g23891/_3_ , \g23892/_3_ ,
    \g23893/_3_ , \g23894/_3_ , \g23895/_3_ , \g23896/_3_ , \g23897/_3_ ,
    \g23898/_3_ , \g23899/_3_ , \g23900/_3_ , \g23901/_3_ , \g23902/_3_ ,
    \g23903/_3_ , \g23904/_3_ , \g23905/_3_ , \g23906/_3_ , \g23907/_3_ ,
    \g23908/_3_ , \g23909/_3_ , \g23910/_3_ , \g23911/_3_ , \g23912/_3_ ,
    \g23913/_3_ , \g23914/_3_ , \g23915/_3_ , \g23959/_0_ , \g23961/_0_ ,
    \g23962/_0_ , \g23966/_0_ , \g23967/_0_ , \g23969/_0_ , \g23970/_0_ ,
    \g23971/_0_ , \g23972/_0_ , \g23979/_0_ , \g23987/_0_ , \g23988/_0_ ,
    \g23989/_0_ , \g23990/_0_ , \g24005/_0_ , \g24010/_0_ , \g24012/_0_ ,
    \g24013/_0_ , \g24014/_0_ , \g24015/_0_ , \g24016/_0_ , \g24017/_0_ ,
    \g24018/_0_ , \g24019/_0_ , \g24020/_0_ , \g24026/_0_ , \g24027/_0_ ,
    \g24028/_0_ , \g24029/_0_ , \g24030/_0_ , \g24031/_0_ , \g24032/_0_ ,
    \g24033/_0_ , \g24034/_0_ , \g24035/_0_ , \g24036/_0_ , \g24037/_0_ ,
    \g24038/_0_ , \g24039/_0_ , \g24042/_0_ , \g24049/_0_ , \g24063/_0_ ,
    \g24119/_0_ , \g24120/_0_ , \g24357/_0_ , \g24432/_0_ , \g24433/_0_ ,
    \g24437/_0_ , \g24438/_0_ , \g24477/_0_ , \g24491/_0_ , \g24530/_2_ ,
    \g24532/_0_ , \g24534/_0_ , \g24537/_0_ , \g24538/_0_ , \g24539/_0_ ,
    \g24540/_0_ , \g24606/_2_ , \g24612/_0_ , \g24677/_0_ , \g24678/_0_ ,
    \g24679/_0_ , \g24688/_0_ , \g24743/_0_ , \g24847/_0_ , \g24849/_0_ ,
    \g24850/_0_ , \g24854/_0_ , \g24862/_0_ , \g24872/_0_ , \g24873/_0_ ,
    \g24874/_0_ , \g24876/_0_ , \g24879/_0_ , \g24880/_0_ , \g24881/_0_ ,
    \g24882/_0_ , \g24952/_2_ , \g24976/_1_ , \g25003/_0_ , \g25004/_0_ ,
    \g25005/_0_ , \g25006/_0_ , \g25011/_0_ , \g25012/_0_ , \g25013/_0_ ,
    \g25031/_0_ , \g25032/_0_ , \g25033/_0_ , \g25034/_0_ , \g25035/_0_ ,
    \g25153/_2_ , \g25183/_0_ , \g25184/_0_ , \g25224/_0_ , \g25232/_0_ ,
    \g25237/_0_ , \g25241/_2_ , \g25243/_2_ , \g25248/_3_ , \g25261/_0_ ,
    \g25262/_0_ , \g25266/_3_ , \g25267/_0_ , \g25269/_0_ , \g25543/_1_ ,
    \g25602/_3_ , \g25610/_0_ , \g25611/_0_ , \g25841/_0_ , \g25843/_0_ ,
    \g25893/_0_ , \g27013/_0_ , \g27060/_0_ , \g27073/_0_ , \g27184/_0_ ,
    \g27186/_0_ , \g27189/_2_ , \g47/_0_ , \u0_u0_ch_done_reg/_05_ ,
    \u2_adr0_cnt_reg[0]/P0000 , \u2_adr1_cnt_reg[0]/P0000 ,
    \u3_u0_mast_we_r_reg/_05_ , wb0_ack_o_pad, \wb0_addr_o[0]_pad ,
    \wb0_addr_o[10]_pad , \wb0_addr_o[11]_pad , \wb0_addr_o[12]_pad ,
    \wb0_addr_o[13]_pad , \wb0_addr_o[14]_pad , \wb0_addr_o[15]_pad ,
    \wb0_addr_o[16]_pad , \wb0_addr_o[17]_pad , \wb0_addr_o[18]_pad ,
    \wb0_addr_o[19]_pad , \wb0_addr_o[1]_pad , \wb0_addr_o[20]_pad ,
    \wb0_addr_o[21]_pad , \wb0_addr_o[22]_pad , \wb0_addr_o[23]_pad ,
    \wb0_addr_o[24]_pad , \wb0_addr_o[25]_pad , \wb0_addr_o[26]_pad ,
    \wb0_addr_o[27]_pad , \wb0_addr_o[28]_pad , \wb0_addr_o[29]_pad ,
    \wb0_addr_o[2]_pad , \wb0_addr_o[30]_pad , \wb0_addr_o[31]_pad ,
    \wb0_addr_o[3]_pad , \wb0_addr_o[4]_pad , \wb0_addr_o[5]_pad ,
    \wb0_addr_o[6]_pad , \wb0_addr_o[7]_pad , \wb0_addr_o[8]_pad ,
    \wb0_addr_o[9]_pad , wb0_cyc_o_pad, wb0_err_o_pad, wb0_rty_o_pad,
    \wb0_sel_o[0]_pad , \wb0_sel_o[1]_pad , \wb0_sel_o[2]_pad ,
    \wb0_sel_o[3]_pad , wb0_stb_o_pad, wb0_we_o_pad, \wb0m_data_o[0]_pad ,
    \wb0m_data_o[10]_pad , \wb0m_data_o[11]_pad , \wb0m_data_o[12]_pad ,
    \wb0m_data_o[13]_pad , \wb0m_data_o[14]_pad , \wb0m_data_o[15]_pad ,
    \wb0m_data_o[16]_pad , \wb0m_data_o[17]_pad , \wb0m_data_o[18]_pad ,
    \wb0m_data_o[19]_pad , \wb0m_data_o[1]_pad , \wb0m_data_o[20]_pad ,
    \wb0m_data_o[21]_pad , \wb0m_data_o[22]_pad , \wb0m_data_o[23]_pad ,
    \wb0m_data_o[24]_pad , \wb0m_data_o[25]_pad , \wb0m_data_o[26]_pad ,
    \wb0m_data_o[27]_pad , \wb0m_data_o[28]_pad , \wb0m_data_o[29]_pad ,
    \wb0m_data_o[2]_pad , \wb0m_data_o[30]_pad , \wb0m_data_o[31]_pad ,
    \wb0m_data_o[3]_pad , \wb0m_data_o[4]_pad , \wb0m_data_o[5]_pad ,
    \wb0m_data_o[6]_pad , \wb0m_data_o[7]_pad , \wb0m_data_o[8]_pad ,
    \wb0m_data_o[9]_pad , \wb0s_data_o[0]_pad , \wb0s_data_o[10]_pad ,
    \wb0s_data_o[11]_pad , \wb0s_data_o[12]_pad , \wb0s_data_o[13]_pad ,
    \wb0s_data_o[14]_pad , \wb0s_data_o[15]_pad , \wb0s_data_o[16]_pad ,
    \wb0s_data_o[17]_pad , \wb0s_data_o[18]_pad , \wb0s_data_o[19]_pad ,
    \wb0s_data_o[1]_pad , \wb0s_data_o[20]_pad , \wb0s_data_o[21]_pad ,
    \wb0s_data_o[22]_pad , \wb0s_data_o[23]_pad , \wb0s_data_o[24]_pad ,
    \wb0s_data_o[25]_pad , \wb0s_data_o[26]_pad , \wb0s_data_o[27]_pad ,
    \wb0s_data_o[28]_pad , \wb0s_data_o[29]_pad , \wb0s_data_o[2]_pad ,
    \wb0s_data_o[30]_pad , \wb0s_data_o[31]_pad , \wb0s_data_o[3]_pad ,
    \wb0s_data_o[4]_pad , \wb0s_data_o[5]_pad , \wb0s_data_o[6]_pad ,
    \wb0s_data_o[7]_pad , \wb0s_data_o[8]_pad , \wb0s_data_o[9]_pad ,
    wb1_ack_o_pad, \wb1_addr_o[0]_pad , \wb1_addr_o[10]_pad ,
    \wb1_addr_o[11]_pad , \wb1_addr_o[12]_pad , \wb1_addr_o[13]_pad ,
    \wb1_addr_o[14]_pad , \wb1_addr_o[15]_pad , \wb1_addr_o[16]_pad ,
    \wb1_addr_o[17]_pad , \wb1_addr_o[18]_pad , \wb1_addr_o[19]_pad ,
    \wb1_addr_o[1]_pad , \wb1_addr_o[20]_pad , \wb1_addr_o[21]_pad ,
    \wb1_addr_o[22]_pad , \wb1_addr_o[23]_pad , \wb1_addr_o[24]_pad ,
    \wb1_addr_o[25]_pad , \wb1_addr_o[26]_pad , \wb1_addr_o[27]_pad ,
    \wb1_addr_o[28]_pad , \wb1_addr_o[29]_pad , \wb1_addr_o[2]_pad ,
    \wb1_addr_o[30]_pad , \wb1_addr_o[31]_pad , \wb1_addr_o[3]_pad ,
    \wb1_addr_o[4]_pad , \wb1_addr_o[5]_pad , \wb1_addr_o[6]_pad ,
    \wb1_addr_o[7]_pad , \wb1_addr_o[8]_pad , \wb1_addr_o[9]_pad ,
    wb1_cyc_o_pad, wb1_err_o_pad, wb1_rty_o_pad, \wb1_sel_o[0]_pad ,
    \wb1_sel_o[1]_pad , \wb1_sel_o[2]_pad , \wb1_sel_o[3]_pad ,
    wb1_stb_o_pad, wb1_we_o_pad, \wb1m_data_o[0]_pad ,
    \wb1m_data_o[10]_pad , \wb1m_data_o[11]_pad , \wb1m_data_o[12]_pad ,
    \wb1m_data_o[13]_pad , \wb1m_data_o[14]_pad , \wb1m_data_o[15]_pad ,
    \wb1m_data_o[16]_pad , \wb1m_data_o[17]_pad , \wb1m_data_o[18]_pad ,
    \wb1m_data_o[19]_pad , \wb1m_data_o[1]_pad , \wb1m_data_o[20]_pad ,
    \wb1m_data_o[21]_pad , \wb1m_data_o[22]_pad , \wb1m_data_o[23]_pad ,
    \wb1m_data_o[24]_pad , \wb1m_data_o[25]_pad , \wb1m_data_o[26]_pad ,
    \wb1m_data_o[27]_pad , \wb1m_data_o[28]_pad , \wb1m_data_o[29]_pad ,
    \wb1m_data_o[2]_pad , \wb1m_data_o[30]_pad , \wb1m_data_o[31]_pad ,
    \wb1m_data_o[3]_pad , \wb1m_data_o[4]_pad , \wb1m_data_o[5]_pad ,
    \wb1m_data_o[6]_pad , \wb1m_data_o[7]_pad , \wb1m_data_o[8]_pad ,
    \wb1m_data_o[9]_pad , \wb1s_data_o[0]_pad , \wb1s_data_o[10]_pad ,
    \wb1s_data_o[11]_pad , \wb1s_data_o[12]_pad , \wb1s_data_o[13]_pad ,
    \wb1s_data_o[14]_pad , \wb1s_data_o[15]_pad , \wb1s_data_o[16]_pad ,
    \wb1s_data_o[17]_pad , \wb1s_data_o[18]_pad , \wb1s_data_o[19]_pad ,
    \wb1s_data_o[1]_pad , \wb1s_data_o[20]_pad , \wb1s_data_o[21]_pad ,
    \wb1s_data_o[22]_pad , \wb1s_data_o[23]_pad , \wb1s_data_o[24]_pad ,
    \wb1s_data_o[25]_pad , \wb1s_data_o[26]_pad , \wb1s_data_o[27]_pad ,
    \wb1s_data_o[28]_pad , \wb1s_data_o[29]_pad , \wb1s_data_o[2]_pad ,
    \wb1s_data_o[30]_pad , \wb1s_data_o[31]_pad , \wb1s_data_o[3]_pad ,
    \wb1s_data_o[4]_pad , \wb1s_data_o[5]_pad , \wb1s_data_o[6]_pad ,
    \wb1s_data_o[7]_pad , \wb1s_data_o[8]_pad , \wb1s_data_o[9]_pad ;
  wire new_n1305_, new_n1306_, new_n1307_, new_n1308_, new_n1309_,
    new_n1310_, new_n1311_, new_n1312_, new_n1313_, new_n1314_, new_n1317_,
    new_n1318_, new_n1319_, new_n1320_, new_n1321_, new_n1322_, new_n1323_,
    new_n1324_, new_n1326_, new_n1328_, new_n1332_, new_n1334_, new_n1336_,
    new_n1337_, new_n1340_, new_n1342_, new_n1343_, new_n1346_, new_n1348_,
    new_n1349_, new_n1350_, new_n1354_, new_n1355_, new_n1357_, new_n1359_,
    new_n1361_, new_n1363_, new_n1364_, new_n1366_, new_n1367_, new_n1368_,
    new_n1369_, new_n1370_, new_n1371_, new_n1372_, new_n1373_, new_n1374_,
    new_n1375_, new_n1376_, new_n1377_, new_n1378_, new_n1379_, new_n1380_,
    new_n1381_, new_n1383_, new_n1384_, new_n1385_, new_n1386_, new_n1388_,
    new_n1389_, new_n1392_, new_n1393_, new_n1394_, new_n1395_, new_n1396_,
    new_n1397_, new_n1398_, new_n1399_, new_n1400_, new_n1401_, new_n1402_,
    new_n1404_, new_n1405_, new_n1406_, new_n1408_, new_n1410_, new_n1412_,
    new_n1414_, new_n1416_, new_n1418_, new_n1420_, new_n1423_, new_n1426_,
    new_n1428_, new_n1430_, new_n1432_, new_n1434_, new_n1436_, new_n1438_,
    new_n1440_, new_n1442_, new_n1445_, new_n1447_, new_n1449_, new_n1508_,
    new_n1509_, new_n1511_, new_n1512_, new_n1515_, new_n1516_, new_n1517_,
    new_n1518_, new_n1520_, new_n1521_, new_n1522_, new_n1523_, new_n1524_,
    new_n1525_, new_n1526_, new_n1527_, new_n1528_, new_n1530_, new_n1531_,
    new_n1532_, new_n1533_, new_n1535_, new_n1536_, new_n1538_, new_n1541_,
    new_n1542_, new_n1543_, new_n1546_, new_n1547_, new_n1548_, new_n1549_,
    new_n1551_, new_n1553_, new_n1555_, new_n1557_, new_n1559_, new_n1561_,
    new_n1563_, new_n1565_, new_n1567_, new_n1569_, new_n1571_, new_n1573_,
    new_n1575_, new_n1577_, new_n1579_, new_n1581_, new_n1587_, new_n1589_,
    new_n1590_, new_n1591_, new_n1594_, new_n1595_, new_n1596_, new_n1597_,
    new_n1599_, new_n1601_, new_n1603_, new_n1605_, new_n1608_, new_n1611_,
    new_n1613_, new_n1615_, new_n1617_, new_n1618_, new_n1619_, new_n1620_,
    new_n1622_, new_n1623_, new_n1624_, new_n1625_, new_n1627_, new_n1629_,
    new_n1630_, new_n1632_, new_n1633_, new_n1634_, new_n1636_, new_n1637_,
    new_n1639_, new_n1640_, new_n1642_, new_n1643_, new_n1645_, new_n1646_,
    new_n1648_, new_n1649_, new_n1651_, new_n1652_, new_n1654_, new_n1655_,
    new_n1657_, new_n1658_, new_n1660_, new_n1661_, new_n1663_, new_n1665_,
    new_n1668_, new_n1670_, new_n1674_, new_n1676_, new_n1677_, new_n1679_,
    new_n1680_, new_n1681_, new_n1682_, new_n1684_, new_n1685_, new_n1686_,
    new_n1687_, new_n1689_, new_n1690_, new_n1691_, new_n1692_, new_n1693_,
    new_n1694_, new_n1695_, new_n1696_, new_n1697_, new_n1698_, new_n1699_,
    new_n1700_, new_n1701_, new_n1702_, new_n1703_, new_n1704_, new_n1706_,
    new_n1707_, new_n1708_, new_n1709_, new_n1711_, new_n1712_, new_n1713_,
    new_n1715_, new_n1716_, new_n1717_, new_n1719_, new_n1720_, new_n1721_,
    new_n1723_, new_n1724_, new_n1725_, new_n1727_, new_n1728_, new_n1729_,
    new_n1731_, new_n1732_, new_n1733_, new_n1735_, new_n1736_, new_n1737_,
    new_n1739_, new_n1740_, new_n1741_, new_n1743_, new_n1745_, new_n1747_,
    new_n1748_, new_n1749_, new_n1750_, new_n1752_, new_n1753_, new_n1755_,
    new_n1756_, new_n1760_, new_n1761_, new_n1762_, new_n1763_, new_n1765_,
    new_n1766_, new_n1768_, new_n1769_, new_n1771_, new_n1772_, new_n1774_,
    new_n1775_, new_n1777_, new_n1778_, new_n1780_, new_n1781_, new_n1783_,
    new_n1784_, new_n1786_, new_n1787_, new_n1789_, new_n1790_, new_n1792_,
    new_n1793_, new_n1795_, new_n1796_, new_n1798_, new_n1799_, new_n1801_,
    new_n1802_, new_n1804_, new_n1805_, new_n1807_, new_n1808_, new_n1810_,
    new_n1811_, new_n1813_, new_n1814_, new_n1816_, new_n1817_, new_n1819_,
    new_n1820_, new_n1822_, new_n1823_, new_n1824_, new_n1825_, new_n1827_,
    new_n1828_, new_n1830_, new_n1831_, new_n1833_, new_n1834_, new_n1836_,
    new_n1837_, new_n1839_, new_n1840_, new_n1842_, new_n1843_, new_n1845_,
    new_n1846_, new_n1848_, new_n1849_, new_n1851_, new_n1852_, new_n1854_,
    new_n1855_, new_n1857_, new_n1858_, new_n1860_, new_n1861_, new_n1863_,
    new_n1864_, new_n1866_, new_n1867_, new_n1869_, new_n1870_, new_n1872_,
    new_n1873_, new_n1875_, new_n1876_, new_n1878_, new_n1879_, new_n1881_,
    new_n1882_, new_n1884_, new_n1885_, new_n1886_, new_n1888_, new_n1890_,
    new_n1892_, new_n1894_, new_n1895_, new_n1897_, new_n1898_, new_n1900_,
    new_n1901_, new_n1903_, new_n1904_, new_n1906_, new_n1907_, new_n1909_,
    new_n1910_, new_n1912_, new_n1913_, new_n1915_, new_n1916_, new_n1918_,
    new_n1919_, new_n1921_, new_n1922_, new_n1924_, new_n1925_, new_n1927_,
    new_n1928_, new_n1930_, new_n1931_, new_n1933_, new_n1934_, new_n1936_,
    new_n1937_, new_n1939_, new_n1940_, new_n1942_, new_n1943_, new_n1945_,
    new_n1946_, new_n1948_, new_n1949_, new_n1951_, new_n1952_, new_n1954_,
    new_n1955_, new_n1957_, new_n1958_, new_n1960_, new_n1961_, new_n1963_,
    new_n1964_, new_n1966_, new_n1967_, new_n1968_, new_n1969_, new_n1971_,
    new_n1972_, new_n1973_, new_n1974_, new_n1976_, new_n1977_, new_n1978_,
    new_n1979_, new_n1981_, new_n1982_, new_n1983_, new_n1984_, new_n1986_,
    new_n1987_, new_n1988_, new_n1989_, new_n1991_, new_n1992_, new_n1993_,
    new_n1994_, new_n1996_, new_n1997_, new_n1998_, new_n2000_, new_n2001_,
    new_n2002_, new_n2003_, new_n2005_, new_n2006_, new_n2007_, new_n2008_,
    new_n2010_, new_n2011_, new_n2012_, new_n2013_, new_n2015_, new_n2016_,
    new_n2017_, new_n2018_, new_n2020_, new_n2021_, new_n2022_, new_n2023_,
    new_n2025_, new_n2026_, new_n2027_, new_n2028_, new_n2030_, new_n2031_,
    new_n2032_, new_n2033_, new_n2035_, new_n2037_, new_n2038_, new_n2048_,
    new_n2050_, new_n2058_, new_n2067_, new_n2076_, new_n2096_, new_n2097_,
    new_n2099_, new_n2100_, new_n2115_, new_n2117_, new_n2120_, new_n2121_,
    new_n2122_, new_n2123_, new_n2127_, new_n2129_, new_n2203_, new_n2204_,
    new_n2206_, new_n2207_, new_n2209_, new_n2210_, new_n2212_, new_n2214_,
    new_n2216_, new_n2218_, new_n2220_, new_n2222_, new_n2224_, new_n2226_,
    new_n2228_, new_n2229_, new_n2231_, new_n2233_, new_n2235_, new_n2237_,
    new_n2239_, new_n2241_, new_n2243_, new_n2245_, new_n2247_, new_n2249_,
    new_n2251_, new_n2252_, new_n2254_, new_n2256_, new_n2258_, new_n2259_,
    new_n2261_, new_n2262_, new_n2264_, new_n2265_, new_n2267_, new_n2268_,
    new_n2270_, new_n2271_, new_n2273_, new_n2274_, new_n2276_, new_n2277_;
  assign \g22594/_0_  = new_n1313_ ? ~new_n1305_ : \u0_u0_ch_adr1_r_reg[28]/P0001 ;
  assign new_n1305_ = (~\u2_adr1_cnt_reg[28]/P0001  & (~new_n1306_ | ~\u2_adr1_cnt_reg[26]/P0001  | ~\u2_adr1_cnt_reg[27]/P0001 )) | (new_n1306_ & \u2_adr1_cnt_reg[26]/P0001  & \u2_adr1_cnt_reg[27]/P0001  & \u2_adr1_cnt_reg[28]/P0001 );
  assign new_n1306_ = \u2_adr1_cnt_reg[25]/P0001  & \u2_adr1_cnt_reg[24]/P0001  & new_n1307_ & \u2_adr1_cnt_reg[23]/P0001 ;
  assign new_n1307_ = \u2_adr1_cnt_reg[20]/P0001  & \u2_adr1_cnt_reg[19]/P0001  & new_n1308_ & new_n1312_;
  assign new_n1308_ = \u2_adr1_cnt_reg[18]/P0001  & new_n1311_ & ~new_n1309_ & new_n1310_;
  assign new_n1309_ = \u0_u0_ch_csr_r_reg[1]/NET0131  ? ~wb1_ack_i_pad : ~wb0_ack_i_pad;
  assign new_n1310_ = \u0_u0_ch_csr_r_reg[3]/NET0131  & \u2_write_r_reg/P0001 ;
  assign new_n1311_ = \u2_u1_out_r_reg[16]/P0001  & \u2_adr1_cnt_reg[16]/NET0131  & \u2_adr1_cnt_reg[17]/P0001 ;
  assign new_n1312_ = \u2_adr1_cnt_reg[21]/P0001  & \u2_adr1_cnt_reg[22]/P0001 ;
  assign new_n1313_ = ~\u2_state_reg[8]/NET0131  & new_n1314_;
  assign new_n1314_ = ~\u1_next_start_reg/P0001  & (\u1_de_start_r_reg/P0001  | ~\g25543/_1_ );
  assign \g25543/_1_  = \u0_u0_ch_csr_r_reg[0]/NET0131  & (~\u0_u0_ch_csr_r_reg[5]/NET0131  | (~dma_ack_o_pad & \u1_req_r_reg[0]/P0001 ));
  assign \g22595/_0_  = new_n1313_ ? (new_n1317_ ^ \u2_adr0_cnt_reg[28]/P0001 ) : \u0_u0_ch_adr0_r_reg[28]/P0001 ;
  assign new_n1317_ = \u2_adr0_cnt_reg[27]/P0001  & new_n1318_ & \u2_adr0_cnt_reg[26]/P0001 ;
  assign new_n1318_ = \u2_adr0_cnt_reg[20]/P0001  & new_n1324_ & new_n1319_ & new_n1323_;
  assign new_n1319_ = \u2_u0_out_r_reg[16]/P0001  & new_n1320_ & new_n1322_;
  assign new_n1320_ = \u2_read_r_reg/P0001  & ~new_n1321_ & \u0_u0_ch_csr_r_reg[4]/NET0131 ;
  assign new_n1321_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~wb1_ack_i_pad : ~wb0_ack_i_pad;
  assign new_n1322_ = \u2_adr0_cnt_reg[19]/P0001  & \u2_adr0_cnt_reg[18]/P0001  & \u2_adr0_cnt_reg[16]/NET0131  & \u2_adr0_cnt_reg[17]/P0001 ;
  assign new_n1323_ = \u2_adr0_cnt_reg[23]/P0001  & \u2_adr0_cnt_reg[21]/P0001  & \u2_adr0_cnt_reg[22]/P0001 ;
  assign new_n1324_ = \u2_adr0_cnt_reg[24]/P0001  & \u2_adr0_cnt_reg[25]/P0001 ;
  assign \g22599/_0_  = new_n1313_ ? (new_n1326_ ^ \u2_adr1_cnt_reg[27]/P0001 ) : \u0_u0_ch_adr1_r_reg[27]/P0001 ;
  assign new_n1326_ = new_n1306_ & \u2_adr1_cnt_reg[26]/P0001 ;
  assign \g22600/_0_  = new_n1328_ | (~new_n1313_ & \u0_u0_ch_adr0_r_reg[27]/P0001 );
  assign new_n1328_ = new_n1313_ & ((\u2_adr0_cnt_reg[27]/P0001  & (~new_n1318_ | ~\u2_adr0_cnt_reg[26]/P0001 )) | (new_n1318_ & \u2_adr0_cnt_reg[26]/P0001  & ~\u2_adr0_cnt_reg[27]/P0001 ));
  assign \g22606/_0_  = new_n1313_ ? (new_n1306_ ^ \u2_adr1_cnt_reg[26]/P0001 ) : \u0_u0_ch_adr1_r_reg[26]/P0001 ;
  assign \g22607/_0_  = new_n1313_ ? (new_n1318_ ^ \u2_adr0_cnt_reg[26]/P0001 ) : \u0_u0_ch_adr0_r_reg[26]/P0001 ;
  assign \g22610/_0_  = new_n1313_ ? (new_n1332_ ^ \u2_adr0_cnt_reg[24]/P0001 ) : \u0_u0_ch_adr0_r_reg[24]/P0001 ;
  assign new_n1332_ = \u2_adr0_cnt_reg[20]/P0001  & new_n1319_ & new_n1323_;
  assign \g22614/_0_  = new_n1313_ ? (new_n1334_ ^ \u2_adr1_cnt_reg[24]/P0001 ) : \u0_u0_ch_adr1_r_reg[24]/P0001 ;
  assign new_n1334_ = new_n1307_ & \u2_adr1_cnt_reg[23]/P0001 ;
  assign \g22615/_0_  = (\u0_u0_ch_adr0_r_reg[23]/P0001  & ~new_n1313_) | (~new_n1332_ & ~new_n1336_ & new_n1313_);
  assign new_n1336_ = ~\u2_adr0_cnt_reg[23]/P0001  & (~\u2_adr0_cnt_reg[21]/P0001  | ~\u2_adr0_cnt_reg[22]/P0001  | ~new_n1337_);
  assign new_n1337_ = new_n1319_ & \u2_adr0_cnt_reg[20]/P0001 ;
  assign \g22616/_0_  = new_n1313_ ? (new_n1307_ ^ \u2_adr1_cnt_reg[23]/P0001 ) : \u0_u0_ch_adr1_r_reg[23]/P0001 ;
  assign \g22619/_0_  = new_n1313_ ? (new_n1340_ ^ \u2_adr0_cnt_reg[22]/P0001 ) : \u0_u0_ch_adr0_r_reg[22]/P0001 ;
  assign new_n1340_ = new_n1337_ & \u2_adr0_cnt_reg[21]/P0001 ;
  assign \g22620/_0_  = new_n1342_ | (~new_n1313_ & \u0_u0_ch_adr1_r_reg[22]/P0001 );
  assign new_n1342_ = new_n1313_ & ((\u2_adr1_cnt_reg[22]/P0001  & (~new_n1343_ | ~\u2_adr1_cnt_reg[21]/P0001 )) | (new_n1343_ & \u2_adr1_cnt_reg[21]/P0001  & ~\u2_adr1_cnt_reg[22]/P0001 ));
  assign new_n1343_ = \u2_adr1_cnt_reg[20]/P0001  & new_n1308_ & \u2_adr1_cnt_reg[19]/P0001 ;
  assign \g22626/_0_  = new_n1313_ ? (new_n1319_ ^ \u2_adr0_cnt_reg[20]/P0001 ) : \u0_u0_ch_adr0_r_reg[20]/P0001 ;
  assign \g22635/_0_  = (\u0_u0_ch_adr1_r_reg[20]/P0001  & ~new_n1313_) | (~new_n1343_ & ~new_n1346_ & new_n1313_);
  assign new_n1346_ = ~\u2_adr1_cnt_reg[20]/P0001  & (~\u2_adr1_cnt_reg[19]/P0001  | ~new_n1308_);
  assign \g22650/_0_  = (\u0_u0_ch_adr0_r_reg[19]/P0001  & ~new_n1313_) | (~new_n1319_ & ~new_n1348_ & new_n1313_);
  assign new_n1348_ = ~\u2_adr0_cnt_reg[19]/P0001  & (~\u2_adr0_cnt_reg[18]/P0001  | ~new_n1349_);
  assign new_n1349_ = new_n1350_ & \u2_adr0_cnt_reg[17]/P0001 ;
  assign new_n1350_ = \u2_u0_out_r_reg[16]/P0001  & new_n1320_ & \u2_adr0_cnt_reg[16]/NET0131 ;
  assign \g22651/_0_  = new_n1313_ ? (new_n1308_ ^ \u2_adr1_cnt_reg[19]/P0001 ) : \u0_u0_ch_adr1_r_reg[19]/P0001 ;
  assign \g22692/_0_  = new_n1313_ ? (new_n1349_ ^ \u2_adr0_cnt_reg[18]/P0001 ) : \u0_u0_ch_adr0_r_reg[18]/P0001 ;
  assign \g22727/_0_  = new_n1313_ ? (new_n1354_ ^ \u2_adr1_cnt_reg[18]/P0001 ) : \u0_u0_ch_adr1_r_reg[18]/P0001 ;
  assign new_n1354_ = new_n1355_ & new_n1311_;
  assign new_n1355_ = ~new_n1309_ & new_n1310_;
  assign \g22729/_3_  = new_n1313_ ? (new_n1357_ ^ \u2_adr0_cnt_reg[29]/P0001 ) : \u0_u0_ch_adr0_r_reg[29]/P0001 ;
  assign new_n1357_ = \u2_adr0_cnt_reg[28]/P0001  & \u2_adr0_cnt_reg[27]/P0001  & new_n1318_ & \u2_adr0_cnt_reg[26]/P0001 ;
  assign \g22774/_0_  = ~new_n1359_ & (~new_n1384_ | (~\u0_u0_ch_csr_r_reg[1]/NET0131  & new_n1383_));
  assign new_n1359_ = new_n1373_ & (\u0_u0_ch_csr_r_reg[2]/NET0131  | ~\g27186/_0_ );
  assign \g27186/_0_  = new_n1370_ | (new_n1361_ & new_n1372_);
  assign new_n1361_ = ~new_n1309_ & ~\g24010/_0_  & (\u2_chunk_0_reg/P0001  | ~\g24612/_0_ );
  assign \g24612/_0_  = new_n1364_ & new_n1363_ & ~\u2_chunk_cnt_reg[6]/NET0131  & ~\u2_chunk_cnt_reg[7]/NET0131 ;
  assign new_n1363_ = ~\u2_chunk_cnt_reg[8]/NET0131  & ~\u2_chunk_cnt_reg[4]/NET0131  & ~\u2_chunk_cnt_reg[5]/NET0131 ;
  assign new_n1364_ = ~\u2_chunk_cnt_reg[3]/NET0131  & ~\u2_chunk_cnt_reg[2]/NET0131  & ~\u2_chunk_cnt_reg[0]/NET0131  & ~\u2_chunk_cnt_reg[1]/NET0131 ;
  assign \g24010/_0_  = new_n1369_ & new_n1368_ & new_n1366_ & new_n1367_;
  assign new_n1366_ = ~\u0_u0_ch_sz_inf_reg/NET0131  & ~\u2_tsz_cnt_reg[0]/NET0131 ;
  assign new_n1367_ = ~\u2_tsz_cnt_reg[2]/NET0131  & ~\u2_tsz_cnt_reg[1]/NET0131  & ~\u2_tsz_cnt_reg[10]/NET0131  & ~\u2_tsz_cnt_reg[11]/NET0131 ;
  assign new_n1368_ = ~\u2_tsz_cnt_reg[9]/NET0131  & ~\u2_tsz_cnt_reg[7]/NET0131  & ~\u2_tsz_cnt_reg[8]/NET0131 ;
  assign new_n1369_ = ~\u2_tsz_cnt_reg[6]/NET0131  & ~\u2_tsz_cnt_reg[5]/NET0131  & ~\u2_tsz_cnt_reg[3]/NET0131  & ~\u2_tsz_cnt_reg[4]/NET0131 ;
  assign new_n1370_ = new_n1321_ & new_n1371_;
  assign new_n1371_ = \u2_state_reg[1]/NET0131  & ~\u2_dma_abort_r_reg/NET0131  & ~\u2_state_reg[2]/NET0131 ;
  assign new_n1372_ = \u2_state_reg[2]/NET0131  & ~\u2_dma_abort_r_reg/NET0131  & ~\u2_state_reg[1]/NET0131 ;
  assign new_n1373_ = new_n1374_ & (\u0_u0_ch_csr_r_reg[1]/NET0131  | ~\g27189/_2_ );
  assign new_n1374_ = ~new_n1375_ & ~new_n1381_ & (~new_n1379_ | ~new_n1377_);
  assign new_n1375_ = \u2_state_reg[3]/NET0131  & new_n1376_ & ~\u2_state_reg[7]/NET0131  & ~\u2_state_reg[9]/NET0131 ;
  assign new_n1376_ = \u1_ndr_r_reg[0]/NET0131  & \u0_u0_ch_csr_r_reg[7]/NET0131  & \u0_u0_ch_csr_r_reg[8]/NET0131 ;
  assign new_n1377_ = new_n1378_ & ~\u2_state_reg[9]/NET0131  & ~\u2_state_reg[3]/NET0131  & ~\u2_state_reg[7]/NET0131 ;
  assign new_n1378_ = ~\u2_state_reg[10]/NET0131  & ~\u2_state_reg[8]/NET0131 ;
  assign new_n1379_ = new_n1380_ & (\u2_state_reg[4]/NET0131  ? (~\u2_state_reg[5]/NET0131  & ~\u2_state_reg[6]/NET0131 ) : (\u2_state_reg[5]/NET0131  ^ \u2_state_reg[6]/NET0131 ));
  assign new_n1380_ = ~\u2_state_reg[2]/NET0131  & ~\u2_state_reg[0]/NET0131  & ~\u2_state_reg[1]/NET0131 ;
  assign new_n1381_ = ~wb0_ack_i_pad & (\u2_state_reg[9]/NET0131  | \u2_state_reg[7]/NET0131 );
  assign \g27189/_2_  = (new_n1309_ & new_n1372_) | (~new_n1321_ & new_n1371_);
  assign new_n1383_ = \u2_write_hold_r_reg/P0001  & (\g27189/_2_  | \g27186/_0_ );
  assign new_n1384_ = new_n1374_ & (\u0_u0_ch_csr_r_reg[2]/NET0131  | new_n1385_);
  assign new_n1385_ = ~new_n1370_ & ~new_n1386_ & (~new_n1372_ | ~new_n1361_);
  assign new_n1386_ = ~\g24010/_0_  & \g27189/_2_  & (\u2_chunk_0_reg/P0001  | ~\g24612/_0_ );
  assign \g22775/_0_  = new_n1313_ ? (new_n1388_ ^ \u2_adr1_cnt_reg[29]/P0001 ) : \u0_u0_ch_adr1_r_reg[29]/P0001 ;
  assign new_n1388_ = \u2_adr1_cnt_reg[24]/P0001  & new_n1334_ & new_n1389_;
  assign new_n1389_ = \u2_adr1_cnt_reg[28]/P0001  & \u2_adr1_cnt_reg[27]/P0001  & \u2_adr1_cnt_reg[25]/P0001  & \u2_adr1_cnt_reg[26]/P0001 ;
  assign \g22776/_0_  = (\g23163/_3_  & new_n1374_) | (~new_n1397_ & new_n1392_);
  assign \g23163/_3_  = \g27186/_0_  ? \u2_adr0_cnt_reg[0]/P0001  : \u2_adr1_cnt_reg[0]/P0001 ;
  assign new_n1392_ = new_n1393_ & (new_n1381_ | (new_n1377_ & new_n1379_));
  assign new_n1393_ = ~new_n1394_ & (~\u2_state_reg[3]/NET0131  | ~new_n1376_);
  assign new_n1394_ = new_n1395_ & ~\u2_state_reg[3]/NET0131  & new_n1380_;
  assign new_n1395_ = \u2_state_reg[9]/NET0131  & new_n1378_ & new_n1396_;
  assign new_n1396_ = ~\u2_state_reg[7]/NET0131  & ~\u2_state_reg[6]/NET0131  & ~\u2_state_reg[4]/NET0131  & ~\u2_state_reg[5]/NET0131 ;
  assign new_n1397_ = ~new_n1398_ & (wb0_ack_i_pad ? new_n1401_ : (~\u2_state_reg[5]/NET0131  | ~new_n1401_));
  assign new_n1398_ = \u2_state_reg[7]/NET0131  & new_n1402_ & new_n1399_ & new_n1401_;
  assign new_n1399_ = new_n1400_ & ~\u2_state_reg[1]/NET0131  & ~\u2_state_reg[2]/NET0131 ;
  assign new_n1400_ = new_n1378_ & ~\u2_state_reg[3]/NET0131  & ~\u2_state_reg[9]/NET0131 ;
  assign new_n1401_ = ~\u2_state_reg[4]/NET0131  & ~\u2_state_reg[6]/NET0131 ;
  assign new_n1402_ = ~\u2_state_reg[0]/NET0131  & ~\u2_state_reg[5]/NET0131 ;
  assign \g22777/_0_  = new_n1404_ | (new_n1392_ & (new_n1398_ | new_n1405_));
  assign new_n1404_ = new_n1374_ & (\g27186/_0_  ? \u2_adr0_cnt_reg[1]/P0001  : \u2_adr1_cnt_reg[1]/P0001 );
  assign new_n1405_ = ~new_n1406_ & (wb0_ack_i_pad | ~new_n1401_);
  assign new_n1406_ = ~\u2_state_reg[5]/NET0131  & ~\u2_state_reg[6]/NET0131 ;
  assign \g22779/_3_  = new_n1313_ ? ~new_n1408_ : \u0_u0_ch_adr0_r_reg[0]/P0001 ;
  assign new_n1408_ = new_n1320_ ? ~\u2_u0_out_r_reg[0]/P0001  : ~\u2_adr0_cnt_reg[0]/P0001 ;
  assign \g22780/_0_  = new_n1313_ ? ~new_n1410_ : \u0_u0_ch_adr0_r_reg[10]/P0001 ;
  assign new_n1410_ = new_n1320_ ? ~\u2_u0_out_r_reg[10]/P0001  : ~\u2_adr0_cnt_reg[10]/P0001 ;
  assign \g22781/_0_  = new_n1313_ ? ~new_n1412_ : \u0_u0_ch_adr0_r_reg[11]/P0001 ;
  assign new_n1412_ = new_n1320_ ? ~\u2_u0_out_r_reg[11]/P0001  : ~\u2_adr0_cnt_reg[11]/P0001 ;
  assign \g22782/_0_  = new_n1313_ ? ~new_n1414_ : \u0_u0_ch_adr0_r_reg[12]/P0001 ;
  assign new_n1414_ = new_n1320_ ? ~\u2_u0_out_r_reg[12]/P0001  : ~\u2_adr0_cnt_reg[12]/P0001 ;
  assign \g22784/_0_  = new_n1313_ ? ~new_n1416_ : \u0_u0_ch_adr0_r_reg[14]/P0001 ;
  assign new_n1416_ = new_n1320_ ? ~\u2_u0_out_r_reg[14]/P0001  : ~\u2_adr0_cnt_reg[14]/P0001 ;
  assign \g22785/_0_  = new_n1313_ ? ~new_n1418_ : \u0_u0_ch_adr0_r_reg[15]/P0001 ;
  assign new_n1418_ = new_n1320_ ? ~\u2_u0_out_r_reg[15]/P0001  : ~\u2_adr0_cnt_reg[15]/P0001 ;
  assign \g22786/_0_  = new_n1313_ ? new_n1420_ : \u0_u0_ch_adr0_r_reg[16]/P0001 ;
  assign new_n1420_ = (\u2_adr0_cnt_reg[16]/NET0131  & (~new_n1320_ | ~\u2_u0_out_r_reg[16]/P0001 )) | (new_n1320_ & \u2_u0_out_r_reg[16]/P0001  & ~\u2_adr0_cnt_reg[16]/NET0131 );
  assign \g22787/_0_  = new_n1313_ ? (new_n1350_ ^ \u2_adr0_cnt_reg[17]/P0001 ) : \u0_u0_ch_adr0_r_reg[17]/P0001 ;
  assign \g22789/_3_  = new_n1313_ ? ~new_n1423_ : \u0_u0_ch_adr0_r_reg[1]/P0001 ;
  assign new_n1423_ = new_n1320_ ? ~\u2_u0_out_r_reg[1]/P0001  : ~\u2_adr0_cnt_reg[1]/P0001 ;
  assign \g22790/_0_  = new_n1313_ ? (new_n1337_ ^ \u2_adr0_cnt_reg[21]/P0001 ) : \u0_u0_ch_adr0_r_reg[21]/P0001 ;
  assign \g22791/_0_  = new_n1426_ | (~new_n1313_ & \u0_u0_ch_adr0_r_reg[25]/P0001 );
  assign new_n1426_ = new_n1313_ & ((\u2_adr0_cnt_reg[25]/P0001  & (~new_n1332_ | ~\u2_adr0_cnt_reg[24]/P0001 )) | (new_n1332_ & \u2_adr0_cnt_reg[24]/P0001  & ~\u2_adr0_cnt_reg[25]/P0001 ));
  assign \g22792/_0_  = new_n1313_ ? ~new_n1428_ : \u0_u0_ch_adr0_r_reg[2]/P0001 ;
  assign new_n1428_ = new_n1320_ ? ~\u2_u0_out_r_reg[2]/P0001  : ~\u2_adr0_cnt_reg[2]/P0001 ;
  assign \g22793/_0_  = new_n1313_ ? ~new_n1430_ : \u0_u0_ch_adr0_r_reg[3]/P0001 ;
  assign new_n1430_ = new_n1320_ ? ~\u2_u0_out_r_reg[3]/P0001  : ~\u2_adr0_cnt_reg[3]/P0001 ;
  assign \g22794/_0_  = new_n1313_ ? ~new_n1432_ : \u0_u0_ch_adr0_r_reg[4]/P0001 ;
  assign new_n1432_ = new_n1320_ ? ~\u2_u0_out_r_reg[4]/P0001  : ~\u2_adr0_cnt_reg[4]/P0001 ;
  assign \g22795/_0_  = new_n1313_ ? ~new_n1434_ : \u0_u0_ch_adr0_r_reg[5]/P0001 ;
  assign new_n1434_ = new_n1320_ ? ~\u2_u0_out_r_reg[5]/P0001  : ~\u2_adr0_cnt_reg[5]/P0001 ;
  assign \g22796/_0_  = new_n1313_ ? ~new_n1436_ : \u0_u0_ch_adr0_r_reg[6]/P0001 ;
  assign new_n1436_ = new_n1320_ ? ~\u2_u0_out_r_reg[6]/P0001  : ~\u2_adr0_cnt_reg[6]/P0001 ;
  assign \g22797/_0_  = new_n1313_ ? ~new_n1438_ : \u0_u0_ch_adr0_r_reg[7]/P0001 ;
  assign new_n1438_ = new_n1320_ ? ~\u2_u0_out_r_reg[7]/P0001  : ~\u2_adr0_cnt_reg[7]/P0001 ;
  assign \g22798/_0_  = new_n1313_ ? ~new_n1440_ : \u0_u0_ch_adr0_r_reg[8]/P0001 ;
  assign new_n1440_ = new_n1320_ ? ~\u2_u0_out_r_reg[8]/P0001  : ~\u2_adr0_cnt_reg[8]/P0001 ;
  assign \g22799/_0_  = new_n1313_ ? ~new_n1442_ : \u0_u0_ch_adr0_r_reg[9]/P0001 ;
  assign new_n1442_ = new_n1320_ ? ~\u2_u0_out_r_reg[9]/P0001  : ~\u2_adr0_cnt_reg[9]/P0001 ;
  assign \g22838/_0_  = ~new_n1384_ | (~\u0_u0_ch_csr_r_reg[1]/NET0131  & new_n1383_);
  assign \g22839/_0_  = ~new_n1445_ & (new_n1447_ | (new_n1383_ & \u0_u0_ch_csr_r_reg[1]/NET0131 ));
  assign new_n1445_ = ~\g23542/_0_  & (~\u0_u0_ch_csr_r_reg[2]/NET0131  | ~\g27186/_0_ );
  assign \g23542/_0_  = \g27189/_2_  & \u0_u0_ch_csr_r_reg[1]/NET0131 ;
  assign new_n1447_ = ~new_n1385_ & \u0_u0_ch_csr_r_reg[2]/NET0131 ;
  assign \g22841/_0_  = new_n1313_ ? new_n1449_ : \u0_u0_ch_adr1_r_reg[17]/P0001 ;
  assign new_n1449_ = (\u2_adr1_cnt_reg[17]/P0001  & (~new_n1355_ | ~\u2_adr1_cnt_reg[16]/NET0131  | ~\u2_u1_out_r_reg[16]/P0001 )) | (new_n1355_ & \u2_adr1_cnt_reg[16]/NET0131  & \u2_u1_out_r_reg[16]/P0001  & ~\u2_adr1_cnt_reg[17]/P0001 );
  assign \g22842/_0_  = new_n1313_ ? (new_n1343_ ^ \u2_adr1_cnt_reg[21]/P0001 ) : \u0_u0_ch_adr1_r_reg[21]/P0001 ;
  assign \g22847/_0_  = \g23124/_2_  & new_n1374_;
  assign \g23124/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[9]/P0001  : \u2_adr1_cnt_reg[9]/P0001 ;
  assign \g22848/_0_  = \g23128/_2_  & new_n1374_;
  assign \g23128/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[10]/P0001  : \u2_adr1_cnt_reg[10]/P0001 ;
  assign \g22849/_0_  = \g23130/_2_  & new_n1374_;
  assign \g23130/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[11]/P0001  : \u2_adr1_cnt_reg[11]/P0001 ;
  assign \g22850/_0_  = \g23132/_2_  & new_n1374_;
  assign \g23132/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[12]/P0001  : \u2_adr1_cnt_reg[12]/P0001 ;
  assign \g22851/_0_  = \g23134/_2_  & new_n1374_;
  assign \g23134/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[13]/P0001  : \u2_adr1_cnt_reg[13]/P0001 ;
  assign \g22852/_0_  = \g23136/_2_  & new_n1374_;
  assign \g23136/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[14]/P0001  : \u2_adr1_cnt_reg[14]/P0001 ;
  assign \g22853/_0_  = \g23137/_0_  & new_n1374_;
  assign \g23137/_0_  = \g27186/_0_  ? \u2_adr0_cnt_reg[15]/P0001  : \u2_adr1_cnt_reg[15]/P0001 ;
  assign \g22854/_0_  = \g23140/_2_  & new_n1374_;
  assign \g23140/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[16]/NET0131  : \u2_adr1_cnt_reg[16]/NET0131 ;
  assign \g22855/_0_  = \g23142/_2_  & new_n1374_;
  assign \g23142/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[17]/P0001  : \u2_adr1_cnt_reg[17]/P0001 ;
  assign \g22856/_0_  = \g23144/_2_  & new_n1374_;
  assign \g23144/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[18]/P0001  : \u2_adr1_cnt_reg[18]/P0001 ;
  assign \g22857/_0_  = \g23146/_2_  & new_n1374_;
  assign \g23146/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[19]/P0001  : \u2_adr1_cnt_reg[19]/P0001 ;
  assign \g22858/_0_  = \g23148/_2_  & new_n1374_;
  assign \g23148/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[20]/P0001  : \u2_adr1_cnt_reg[20]/P0001 ;
  assign \g22859/_0_  = \g23150/_2_  & new_n1374_;
  assign \g23150/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[21]/P0001  : \u2_adr1_cnt_reg[21]/P0001 ;
  assign \g22860/_0_  = \g23152/_2_  & new_n1374_;
  assign \g23152/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[22]/P0001  : \u2_adr1_cnt_reg[22]/P0001 ;
  assign \g22861/_0_  = \g23154/_2_  & new_n1374_;
  assign \g23154/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[23]/P0001  : \u2_adr1_cnt_reg[23]/P0001 ;
  assign \g22862/_0_  = \g23156/_2_  & new_n1374_;
  assign \g23156/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[24]/P0001  : \u2_adr1_cnt_reg[24]/P0001 ;
  assign \g22863/_0_  = \g23158/_2_  & new_n1374_;
  assign \g23158/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[25]/P0001  : \u2_adr1_cnt_reg[25]/P0001 ;
  assign \g22864/_0_  = \g23160/_2_  & new_n1374_;
  assign \g23160/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[26]/P0001  : \u2_adr1_cnt_reg[26]/P0001 ;
  assign \g22865/_0_  = \g23162/_2_  & new_n1374_;
  assign \g23162/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[27]/P0001  : \u2_adr1_cnt_reg[27]/P0001 ;
  assign \g22867/_0_  = \g23164/_0_  & new_n1374_;
  assign \g23164/_0_  = \g27186/_0_  ? \u2_adr0_cnt_reg[28]/P0001  : \u2_adr1_cnt_reg[28]/P0001 ;
  assign \g22868/_0_  = \g23166/_0_  & new_n1374_;
  assign \g23166/_0_  = \g27186/_0_  ? \u2_adr0_cnt_reg[29]/P0001  : \u2_adr1_cnt_reg[29]/P0001 ;
  assign \g22869/_0_  = \g23126/_2_  & new_n1374_;
  assign \g23126/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[8]/P0001  : \u2_adr1_cnt_reg[8]/P0001 ;
  assign \g22871/_0_  = \g23170/_2_  & new_n1374_;
  assign \g23170/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[2]/P0001  : \u2_adr1_cnt_reg[2]/P0001 ;
  assign \g22872/_0_  = \g23172/_2_  & new_n1374_;
  assign \g23172/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[3]/P0001  : \u2_adr1_cnt_reg[3]/P0001 ;
  assign \g22873/_0_  = \g23174/_2_  & new_n1374_;
  assign \g23174/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[4]/P0001  : \u2_adr1_cnt_reg[4]/P0001 ;
  assign \g22874/_0_  = \g23175/_0_  & new_n1374_;
  assign \g23175/_0_  = \g27186/_0_  ? \u2_adr0_cnt_reg[5]/P0001  : \u2_adr1_cnt_reg[5]/P0001 ;
  assign \g22875/_0_  = \g23177/_0_  & new_n1374_;
  assign \g23177/_0_  = \g27186/_0_  ? \u2_adr0_cnt_reg[6]/P0001  : \u2_adr1_cnt_reg[6]/P0001 ;
  assign \g22876/_0_  = \g23180/_2_  & new_n1374_;
  assign \g23180/_2_  = \g27186/_0_  ? \u2_adr0_cnt_reg[7]/P0001  : \u2_adr1_cnt_reg[7]/P0001 ;
  assign \g22878/_0_  = (\u3_u1_slv_dout_reg[0]/P0001  & \g24952/_2_ ) | (~new_n1508_ & \u0_u0_ch_csr_r_reg[0]/NET0131  & ~\g24952/_2_ );
  assign new_n1508_ = ~\u0_u0_ch_csr_r_reg[7]/NET0131  & ~\u0_u0_ch_csr_r_reg[6]/NET0131  & (\u1_ndnr_reg[0]/P0001  | new_n1509_);
  assign new_n1509_ = \u2_state_reg[3]/NET0131  & (\u2_tsz_cnt_is_0_r_reg/P0001  | (\u1_ndr_r_reg[0]/NET0131  & \g24612/_0_ ));
  assign \g24952/_2_  = \u3_u1_slv_we_reg/P0001  & ~\u3_u1_slv_adr_reg[4]/NET0131  & new_n1511_;
  assign new_n1511_ = \u3_u1_slv_adr_reg[5]/P0001  & new_n1512_ & ~\u3_u1_slv_adr_reg[2]/NET0131  & ~\u3_u1_slv_adr_reg[3]/P0001 ;
  assign new_n1512_ = ~\u3_u1_slv_adr_reg[9]/NET0131  & ~\u3_u1_slv_adr_reg[8]/NET0131  & ~\u3_u1_slv_adr_reg[6]/NET0131  & ~\u3_u1_slv_adr_reg[7]/NET0131 ;
  assign \g22882/_2_  = new_n1447_ | (new_n1383_ & \u0_u0_ch_csr_r_reg[1]/NET0131 );
  assign \g22995/_0_  = ~new_n1515_ | (new_n1527_ & (new_n1525_ | new_n1370_));
  assign new_n1515_ = ~new_n1516_ & (\u2_state_reg[10]/NET0131  | ~new_n1523_ | ~\u2_state_reg[8]/NET0131 );
  assign new_n1516_ = new_n1518_ & (new_n1517_ ? ~\u0_u0_ch_csr_r_reg[7]/NET0131  : \u2_state_reg[1]/NET0131 );
  assign new_n1517_ = ~new_n1314_ & ~\u0_u0_ch_err_reg/NET0131 ;
  assign new_n1518_ = ~\g24357/_0_  & ~\u0_csr_r_reg[0]/NET0131 ;
  assign \g24357/_0_  = ~new_n1522_ | ~new_n1521_ | ~new_n1406_ | ~new_n1520_;
  assign new_n1520_ = ~\u2_state_reg[3]/NET0131  & ~\u2_state_reg[4]/NET0131 ;
  assign new_n1521_ = ~\u2_state_reg[9]/NET0131  & ~\u2_state_reg[8]/NET0131  & ~\u2_state_reg[10]/NET0131  & ~\u2_state_reg[7]/NET0131 ;
  assign new_n1522_ = \u2_state_reg[0]/NET0131  & ~\u2_state_reg[1]/NET0131  & ~\u2_state_reg[2]/NET0131 ;
  assign new_n1523_ = new_n1524_ & ~\u2_state_reg[7]/NET0131  & ~\u2_state_reg[9]/NET0131 ;
  assign new_n1524_ = new_n1401_ & new_n1380_ & ~\u2_state_reg[3]/NET0131  & ~\u2_state_reg[5]/NET0131 ;
  assign new_n1525_ = new_n1372_ & (new_n1309_ ? \u2_state_reg[1]/NET0131  : new_n1526_);
  assign new_n1526_ = ~\g24010/_0_  & (\u2_chunk_0_reg/P0001  | ~\g24612/_0_ );
  assign new_n1527_ = new_n1528_ & ~\u2_state_reg[0]/NET0131  & new_n1520_;
  assign new_n1528_ = new_n1406_ & new_n1521_;
  assign \g23030/_0_  = ~new_n1530_ | (new_n1533_ & (\u2_state_reg[0]/NET0131  | ~\u0_csr_r_reg[0]/NET0131 ));
  assign new_n1530_ = new_n1531_ & (~new_n1518_ | new_n1517_);
  assign new_n1531_ = (~new_n1394_ | ~wb0_ack_i_pad) & (new_n1376_ | ~new_n1532_);
  assign new_n1532_ = new_n1528_ & \u2_state_reg[3]/NET0131  & ~\u2_state_reg[4]/NET0131  & new_n1380_;
  assign new_n1533_ = new_n1523_ & ~\u2_state_reg[8]/NET0131  & \u2_state_reg[10]/NET0131 ;
  assign \g23046/_0_  = new_n1508_ | (~new_n1535_ & \u0_u0_int_src_r_reg[1]/NET0131 );
  assign new_n1535_ = \u3_u1_slv_re_reg/P0001  & ~\u3_u1_slv_adr_reg[2]/NET0131  & new_n1536_;
  assign new_n1536_ = \u3_u1_slv_adr_reg[5]/P0001  & new_n1512_ & ~\u3_u1_slv_adr_reg[3]/P0001  & ~\u3_u1_slv_adr_reg[4]/NET0131 ;
  assign \g23077/_0_  = new_n1313_ ? new_n1538_ : \u0_u0_ch_adr1_r_reg[16]/P0001 ;
  assign new_n1538_ = (\u2_adr1_cnt_reg[16]/NET0131  & (~new_n1355_ | ~\u2_u1_out_r_reg[16]/P0001 )) | (new_n1355_ & \u2_u1_out_r_reg[16]/P0001  & ~\u2_adr1_cnt_reg[16]/NET0131 );
  assign \g23111/_0_  = ~\u2_read_r_reg/P0001  & \g27186/_0_ ;
  assign \g23115/_1_  = ~new_n1541_ & new_n1527_;
  assign new_n1541_ = (new_n1542_ | ~\u2_state_reg[2]/NET0131  | \u2_state_reg[1]/NET0131 ) & (new_n1543_ | \u2_state_reg[2]/NET0131  | ~\u2_state_reg[1]/NET0131 );
  assign new_n1542_ = ~\u2_dma_abort_r_reg/NET0131  & (new_n1309_ ? ~\u2_state_reg[3]/NET0131  : new_n1526_);
  assign new_n1543_ = ~\u2_dma_abort_r_reg/NET0131  & (~\u2_state_reg[3]/NET0131  | ~new_n1321_);
  assign \g23168/_0_  = \g27186/_0_  ? \u2_adr0_cnt_reg[1]/P0001  : \u2_adr1_cnt_reg[1]/P0001 ;
  assign \g23220/_0_  = new_n1546_ | (new_n1532_ & new_n1376_);
  assign new_n1546_ = \u2_state_reg[9]/NET0131  & ~new_n1547_ & ~wb0_ack_i_pad;
  assign new_n1547_ = ~new_n1394_ & ~new_n1548_;
  assign new_n1548_ = \u2_state_reg[6]/NET0131  & new_n1521_ & new_n1549_ & new_n1520_;
  assign new_n1549_ = new_n1402_ & ~\u2_state_reg[1]/NET0131  & ~\u2_state_reg[2]/NET0131 ;
  assign \g23238/_0_  = new_n1313_ ? ~new_n1551_ : \u0_u0_ch_adr1_r_reg[2]/P0001 ;
  assign new_n1551_ = new_n1355_ ? ~\u2_u1_out_r_reg[2]/P0001  : ~\u2_adr1_cnt_reg[2]/P0001 ;
  assign \g23239/_0_  = new_n1313_ ? ~new_n1553_ : \u0_u0_ch_adr1_r_reg[3]/P0001 ;
  assign new_n1553_ = new_n1355_ ? ~\u2_u1_out_r_reg[3]/P0001  : ~\u2_adr1_cnt_reg[3]/P0001 ;
  assign \g23240/_0_  = new_n1313_ ? ~new_n1555_ : \u0_u0_ch_adr1_r_reg[4]/P0001 ;
  assign new_n1555_ = new_n1355_ ? ~\u2_u1_out_r_reg[4]/P0001  : ~\u2_adr1_cnt_reg[4]/P0001 ;
  assign \g23241/_0_  = new_n1313_ ? ~new_n1557_ : \u0_u0_ch_adr1_r_reg[5]/P0001 ;
  assign new_n1557_ = new_n1355_ ? ~\u2_u1_out_r_reg[5]/P0001  : ~\u2_adr1_cnt_reg[5]/P0001 ;
  assign \g23242/_0_  = new_n1313_ ? ~new_n1559_ : \u0_u0_ch_adr1_r_reg[6]/P0001 ;
  assign new_n1559_ = new_n1355_ ? ~\u2_u1_out_r_reg[6]/P0001  : ~\u2_adr1_cnt_reg[6]/P0001 ;
  assign \g23243/_0_  = new_n1313_ ? ~new_n1561_ : \u0_u0_ch_adr1_r_reg[7]/P0001 ;
  assign new_n1561_ = new_n1355_ ? ~\u2_u1_out_r_reg[7]/P0001  : ~\u2_adr1_cnt_reg[7]/P0001 ;
  assign \g23244/_0_  = new_n1313_ ? ~new_n1563_ : \u0_u0_ch_adr1_r_reg[8]/P0001 ;
  assign new_n1563_ = new_n1355_ ? ~\u2_u1_out_r_reg[8]/P0001  : ~\u2_adr1_cnt_reg[8]/P0001 ;
  assign \g23245/_0_  = new_n1313_ ? ~new_n1565_ : \u0_u0_ch_adr1_r_reg[9]/P0001 ;
  assign new_n1565_ = new_n1355_ ? ~\u2_u1_out_r_reg[9]/P0001  : ~\u2_adr1_cnt_reg[9]/P0001 ;
  assign \g23247/_3_  = new_n1313_ ? ~new_n1567_ : \u0_u0_ch_adr1_r_reg[0]/P0001 ;
  assign new_n1567_ = new_n1355_ ? ~\u2_u1_out_r_reg[0]/P0001  : ~\u2_adr1_cnt_reg[0]/P0001 ;
  assign \g23248/_0_  = new_n1313_ ? ~new_n1569_ : \u0_u0_ch_adr1_r_reg[10]/P0001 ;
  assign new_n1569_ = new_n1355_ ? ~\u2_u1_out_r_reg[10]/P0001  : ~\u2_adr1_cnt_reg[10]/P0001 ;
  assign \g23249/_0_  = new_n1313_ ? ~new_n1571_ : \u0_u0_ch_adr1_r_reg[11]/P0001 ;
  assign new_n1571_ = new_n1355_ ? ~\u2_u1_out_r_reg[11]/P0001  : ~\u2_adr1_cnt_reg[11]/P0001 ;
  assign \g23250/_0_  = new_n1313_ ? ~new_n1573_ : \u0_u0_ch_adr1_r_reg[12]/P0001 ;
  assign new_n1573_ = new_n1355_ ? ~\u2_u1_out_r_reg[12]/P0001  : ~\u2_adr1_cnt_reg[12]/P0001 ;
  assign \g23251/_0_  = new_n1313_ ? ~new_n1575_ : \u0_u0_ch_adr1_r_reg[13]/P0001 ;
  assign new_n1575_ = new_n1355_ ? ~\u2_u1_out_r_reg[13]/P0001  : ~\u2_adr1_cnt_reg[13]/P0001 ;
  assign \g23252/_0_  = new_n1313_ ? ~new_n1577_ : \u0_u0_ch_adr1_r_reg[14]/P0001 ;
  assign new_n1577_ = new_n1355_ ? ~\u2_u1_out_r_reg[14]/P0001  : ~\u2_adr1_cnt_reg[14]/P0001 ;
  assign \g23253/_0_  = new_n1313_ ? ~new_n1579_ : \u0_u0_ch_adr1_r_reg[15]/P0001 ;
  assign new_n1579_ = new_n1355_ ? ~\u2_u1_out_r_reg[15]/P0001  : ~\u2_adr1_cnt_reg[15]/P0001 ;
  assign \g23255/_3_  = new_n1313_ ? ~new_n1581_ : \u0_u0_ch_adr1_r_reg[1]/P0001 ;
  assign new_n1581_ = new_n1355_ ? ~\u2_u1_out_r_reg[1]/P0001  : ~\u2_adr1_cnt_reg[1]/P0001 ;
  assign \g23260/_0_  = \g25543/_1_  & \u2_next_ch_reg/P0001 ;
  assign \g23284/_3_  = \g23343/_0_  & \u0_u0_ch_csr_r_reg[5]/NET0131 ;
  assign \g23343/_0_  = ~new_n1526_ & \u2_state_reg[3]/NET0131 ;
  assign \g23285/_0_  = \g23343/_0_  | (~new_n1535_ & \u0_u0_int_src_r_reg[2]/NET0131 );
  assign \g23334/_0_  = new_n1587_ | (\u0_csr_r_reg[0]/NET0131  & (new_n1533_ | ~\g24357/_0_ ));
  assign new_n1587_ = \u2_state_reg[10]/NET0131  & ~new_n1517_ & ~\g24357/_0_ ;
  assign \g23366/_0_  = new_n1589_ | (~new_n1591_ & new_n1518_);
  assign new_n1589_ = ~wb0_ack_i_pad & \u2_state_reg[4]/NET0131  & (new_n1590_ | ~new_n1547_);
  assign new_n1590_ = \u2_state_reg[4]/NET0131  & new_n1528_ & ~\u2_state_reg[3]/NET0131  & new_n1380_;
  assign new_n1591_ = new_n1517_ ? ~\u0_u0_ch_csr_r_reg[7]/NET0131  : ~\u2_state_reg[4]/NET0131 ;
  assign \g23402/_0_  = new_n1527_ & \g27189/_2_ ;
  assign \g23403/_0_  = new_n1313_ ? (new_n1594_ ^ \u2_tsz_cnt_reg[10]/NET0131 ) : \u0_u0_ch_tot_sz_r_reg[10]/P0001 ;
  assign new_n1594_ = new_n1595_ & new_n1368_;
  assign new_n1595_ = new_n1596_ & ~\u2_tsz_cnt_reg[5]/NET0131  & ~\u2_tsz_cnt_reg[6]/NET0131 ;
  assign new_n1596_ = new_n1597_ & ~\u2_tsz_cnt_reg[4]/NET0131  & ~\u2_tsz_cnt_reg[2]/NET0131  & ~\u2_tsz_cnt_reg[3]/NET0131 ;
  assign new_n1597_ = \u2_chunk_dec_reg/P0001  & ~\u2_tsz_cnt_reg[1]/NET0131  & ~\u2_tsz_cnt_is_0_r_reg/P0001  & ~\u2_tsz_cnt_reg[0]/NET0131 ;
  assign \g23404/_0_  = new_n1313_ ? new_n1599_ : \u0_u0_ch_tot_sz_r_reg[11]/P0001 ;
  assign new_n1599_ = (\u2_tsz_cnt_reg[11]/NET0131  & (\u2_tsz_cnt_reg[10]/NET0131  | ~new_n1594_)) | (~\u2_tsz_cnt_reg[10]/NET0131  & new_n1594_ & ~\u2_tsz_cnt_reg[11]/NET0131 );
  assign \g23405/_0_  = new_n1313_ ? ~new_n1601_ : \u0_u0_ch_tot_sz_r_reg[1]/P0001 ;
  assign new_n1601_ = (~\u2_tsz_cnt_reg[1]/NET0131  & (\u2_tsz_cnt_is_0_r_reg/P0001  | \u2_tsz_cnt_reg[0]/NET0131  | ~\u2_chunk_dec_reg/P0001 )) | (\u2_chunk_dec_reg/P0001  & \u2_tsz_cnt_reg[1]/NET0131  & ~\u2_tsz_cnt_is_0_r_reg/P0001  & ~\u2_tsz_cnt_reg[0]/NET0131 );
  assign \g23407/_0_  = new_n1313_ ? ~new_n1603_ : \u0_u0_ch_tot_sz_r_reg[3]/P0001 ;
  assign new_n1603_ = (~\u2_tsz_cnt_reg[3]/NET0131  & (\u2_tsz_cnt_reg[2]/NET0131  | ~new_n1597_)) | (~\u2_tsz_cnt_reg[2]/NET0131  & new_n1597_ & \u2_tsz_cnt_reg[3]/NET0131 );
  assign \g23408/_0_  = (new_n1605_ | new_n1594_ | ~new_n1313_) & (\u0_u0_ch_tot_sz_r_reg[9]/P0001  | new_n1313_);
  assign new_n1605_ = \u2_tsz_cnt_reg[9]/NET0131  & (\u2_tsz_cnt_reg[7]/NET0131  | \u2_tsz_cnt_reg[8]/NET0131  | ~new_n1595_);
  assign \g23409/_0_  = new_n1313_ ? (new_n1596_ ^ \u2_tsz_cnt_reg[5]/NET0131 ) : \u0_u0_ch_tot_sz_r_reg[5]/P0001 ;
  assign \g23410/_0_  = new_n1313_ ? ~new_n1608_ : \u0_u0_ch_tot_sz_r_reg[6]/P0001 ;
  assign new_n1608_ = (~\u2_tsz_cnt_reg[6]/NET0131  & (\u2_tsz_cnt_reg[5]/NET0131  | ~new_n1596_)) | (~\u2_tsz_cnt_reg[5]/NET0131  & new_n1596_ & \u2_tsz_cnt_reg[6]/NET0131 );
  assign \g23411/_0_  = new_n1313_ ? (new_n1595_ ^ \u2_tsz_cnt_reg[7]/NET0131 ) : \u0_u0_ch_tot_sz_r_reg[7]/P0001 ;
  assign \g23413/_2_  = new_n1313_ ? ~new_n1611_ : \u0_u0_ch_tot_sz_r_reg[0]/P0001 ;
  assign new_n1611_ = (~\u2_tsz_cnt_reg[0]/NET0131  & (\u2_tsz_cnt_is_0_r_reg/P0001  | ~\u2_chunk_dec_reg/P0001 )) | (~\u2_tsz_cnt_is_0_r_reg/P0001  & \u2_chunk_dec_reg/P0001  & \u2_tsz_cnt_reg[0]/NET0131 );
  assign \g23415/_2_  = new_n1313_ ? ~new_n1613_ : \u0_u0_ch_tot_sz_r_reg[4]/P0001 ;
  assign new_n1613_ = (~\u2_tsz_cnt_reg[4]/NET0131  & (\u2_tsz_cnt_reg[2]/NET0131  | \u2_tsz_cnt_reg[3]/NET0131  | ~new_n1597_)) | (new_n1597_ & \u2_tsz_cnt_reg[4]/NET0131  & ~\u2_tsz_cnt_reg[2]/NET0131  & ~\u2_tsz_cnt_reg[3]/NET0131 );
  assign \g23417/_2_  = new_n1313_ ? ~new_n1615_ : \u0_u0_ch_tot_sz_r_reg[8]/P0001 ;
  assign new_n1615_ = (~\u2_tsz_cnt_reg[8]/NET0131  & (\u2_tsz_cnt_reg[7]/NET0131  | ~new_n1595_)) | (~\u2_tsz_cnt_reg[7]/NET0131  & new_n1595_ & \u2_tsz_cnt_reg[8]/NET0131 );
  assign \g23607/_0_  = new_n1314_ ? ~new_n1617_ : \u0_u0_ch_chk_sz_r_reg[8]/P0001 ;
  assign new_n1617_ = (~\u2_chunk_cnt_reg[8]/NET0131  & (\u2_chunk_cnt_reg[6]/NET0131  | \u2_chunk_cnt_reg[7]/NET0131  | ~new_n1618_)) | (new_n1618_ & \u2_chunk_cnt_reg[8]/NET0131  & ~\u2_chunk_cnt_reg[6]/NET0131  & ~\u2_chunk_cnt_reg[7]/NET0131 );
  assign new_n1618_ = ~\u2_chunk_cnt_reg[5]/NET0131  & new_n1619_;
  assign new_n1619_ = new_n1620_ & ~\u2_chunk_cnt_reg[4]/NET0131  & ~\u2_chunk_cnt_reg[2]/NET0131  & ~\u2_chunk_cnt_reg[3]/NET0131 ;
  assign new_n1620_ = \u2_chunk_dec_reg/P0001  & ~\u2_chunk_cnt_reg[1]/NET0131  & ~\u2_chunk_cnt_is_0_r_reg/P0001  & ~\u2_chunk_cnt_reg[0]/NET0131 ;
  assign \g23608/_0_  = \g24976/_1_  ? \u3_u1_slv_dout_reg[0]/P0001  : ~new_n1622_;
  assign new_n1622_ = new_n1623_ ? ~\u0_u0_ch_tot_sz_r_reg[0]/P0001  : new_n1625_;
  assign new_n1623_ = ~new_n1624_ & (~\u2_state_reg[5]/NET0131  | ~\u2_mast0_drdy_r_reg/P0001 );
  assign new_n1624_ = new_n1528_ & new_n1549_ & (\u2_state_reg[3]/NET0131  ^ \u2_state_reg[4]/NET0131 );
  assign new_n1625_ = new_n1396_ ? ~\u2_tsz_cnt_reg[0]/NET0131  : ~\u3_u0_mast_dout_reg[0]/P0001 ;
  assign \g24976/_1_  = new_n1627_ & ~\u3_u1_slv_adr_reg[3]/P0001  & \u3_u1_slv_adr_reg[2]/NET0131 ;
  assign new_n1627_ = \u3_u1_slv_we_reg/P0001  & \u3_u1_slv_adr_reg[5]/P0001  & ~\u3_u1_slv_adr_reg[4]/NET0131  & new_n1512_;
  assign \g23609/_3_  = \g24976/_1_  ? \u3_u1_slv_dout_reg[1]/P0001  : ~new_n1629_;
  assign new_n1629_ = new_n1623_ ? ~\u0_u0_ch_tot_sz_r_reg[1]/P0001  : new_n1630_;
  assign new_n1630_ = new_n1396_ ? ~\u2_tsz_cnt_reg[1]/NET0131  : ~\u3_u0_mast_dout_reg[1]/P0001 ;
  assign \g23707/_0_  = ~new_n1633_ | (~new_n1634_ & new_n1632_);
  assign new_n1632_ = ~new_n1623_ & ~\g24976/_1_ ;
  assign new_n1633_ = (~\u3_u1_slv_dout_reg[10]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[10]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1634_ = new_n1396_ ? ~\u2_tsz_cnt_reg[10]/NET0131  : ~\u3_u0_mast_dout_reg[10]/P0001 ;
  assign \g23708/_0_  = ~new_n1636_ | (~new_n1637_ & new_n1632_);
  assign new_n1636_ = (~\u3_u1_slv_dout_reg[11]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[11]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1637_ = new_n1396_ ? ~\u2_tsz_cnt_reg[11]/NET0131  : ~\u3_u0_mast_dout_reg[11]/P0001 ;
  assign \g23709/_0_  = ~new_n1639_ | (~new_n1640_ & new_n1632_);
  assign new_n1639_ = (~\u3_u1_slv_dout_reg[2]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[2]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1640_ = new_n1396_ ? ~\u2_tsz_cnt_reg[2]/NET0131  : ~\u3_u0_mast_dout_reg[2]/P0001 ;
  assign \g23710/_0_  = ~new_n1642_ | (~new_n1643_ & new_n1632_);
  assign new_n1642_ = (~\u3_u1_slv_dout_reg[3]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[3]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1643_ = new_n1396_ ? ~\u2_tsz_cnt_reg[3]/NET0131  : ~\u3_u0_mast_dout_reg[3]/P0001 ;
  assign \g23711/_0_  = ~new_n1645_ | (~new_n1646_ & new_n1632_);
  assign new_n1645_ = (~\u3_u1_slv_dout_reg[4]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[4]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1646_ = new_n1396_ ? ~\u2_tsz_cnt_reg[4]/NET0131  : ~\u3_u0_mast_dout_reg[4]/P0001 ;
  assign \g23712/_0_  = ~new_n1648_ | (~new_n1649_ & new_n1632_);
  assign new_n1648_ = (~\u3_u1_slv_dout_reg[5]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[5]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1649_ = new_n1396_ ? ~\u2_tsz_cnt_reg[5]/NET0131  : ~\u3_u0_mast_dout_reg[5]/P0001 ;
  assign \g23713/_0_  = ~new_n1651_ | (~new_n1652_ & new_n1632_);
  assign new_n1651_ = (~\u3_u1_slv_dout_reg[6]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[6]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1652_ = new_n1396_ ? ~\u2_tsz_cnt_reg[6]/NET0131  : ~\u3_u0_mast_dout_reg[6]/P0001 ;
  assign \g23714/_0_  = ~new_n1654_ | (~new_n1655_ & new_n1632_);
  assign new_n1654_ = (~\u3_u1_slv_dout_reg[7]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[7]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1655_ = new_n1396_ ? ~\u2_tsz_cnt_reg[7]/NET0131  : ~\u3_u0_mast_dout_reg[7]/P0001 ;
  assign \g23715/_0_  = ~new_n1657_ | (~new_n1658_ & new_n1632_);
  assign new_n1657_ = (~\u3_u1_slv_dout_reg[8]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[8]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1658_ = new_n1396_ ? ~\u2_tsz_cnt_reg[8]/NET0131  : ~\u3_u0_mast_dout_reg[8]/P0001 ;
  assign \g23716/_0_  = ~new_n1660_ | (~new_n1661_ & new_n1632_);
  assign new_n1660_ = (~\u3_u1_slv_dout_reg[9]/P0001  | ~\g24976/_1_ ) & (~\u0_u0_ch_tot_sz_r_reg[9]/P0001  | ~new_n1623_ | \g24976/_1_ );
  assign new_n1661_ = new_n1396_ ? ~\u2_tsz_cnt_reg[9]/NET0131  : ~\u3_u0_mast_dout_reg[9]/P0001 ;
  assign \g23754/_0_  = new_n1314_ ? ~new_n1663_ : \u0_u0_ch_chk_sz_r_reg[0]/P0001 ;
  assign new_n1663_ = (~\u2_chunk_cnt_reg[0]/NET0131  & (\u2_chunk_cnt_is_0_r_reg/P0001  | ~\u2_chunk_dec_reg/P0001 )) | (~\u2_chunk_cnt_is_0_r_reg/P0001  & \u2_chunk_dec_reg/P0001  & \u2_chunk_cnt_reg[0]/NET0131 );
  assign \g23755/_0_  = new_n1314_ ? ~new_n1665_ : \u0_u0_ch_chk_sz_r_reg[1]/P0001 ;
  assign new_n1665_ = (~\u2_chunk_cnt_reg[1]/NET0131  & (\u2_chunk_cnt_is_0_r_reg/P0001  | \u2_chunk_cnt_reg[0]/NET0131  | ~\u2_chunk_dec_reg/P0001 )) | (\u2_chunk_dec_reg/P0001  & \u2_chunk_cnt_reg[1]/NET0131  & ~\u2_chunk_cnt_is_0_r_reg/P0001  & ~\u2_chunk_cnt_reg[0]/NET0131 );
  assign \g23756/_0_  = new_n1314_ ? (new_n1620_ ^ \u2_chunk_cnt_reg[2]/NET0131 ) : \u0_u0_ch_chk_sz_r_reg[2]/P0001 ;
  assign \g23757/_0_  = new_n1314_ ? ~new_n1668_ : \u0_u0_ch_chk_sz_r_reg[3]/P0001 ;
  assign new_n1668_ = (~\u2_chunk_cnt_reg[3]/NET0131  & (\u2_chunk_cnt_reg[2]/NET0131  | ~new_n1620_)) | (~\u2_chunk_cnt_reg[2]/NET0131  & new_n1620_ & \u2_chunk_cnt_reg[3]/NET0131 );
  assign \g23758/_0_  = new_n1314_ ? ~new_n1670_ : \u0_u0_ch_chk_sz_r_reg[4]/P0001 ;
  assign new_n1670_ = (~\u2_chunk_cnt_reg[4]/NET0131  & (\u2_chunk_cnt_reg[2]/NET0131  | \u2_chunk_cnt_reg[3]/NET0131  | ~new_n1620_)) | (new_n1620_ & \u2_chunk_cnt_reg[4]/NET0131  & ~\u2_chunk_cnt_reg[2]/NET0131  & ~\u2_chunk_cnt_reg[3]/NET0131 );
  assign \g23759/_0_  = new_n1314_ ? (new_n1619_ ^ \u2_chunk_cnt_reg[5]/NET0131 ) : \u0_u0_ch_chk_sz_r_reg[5]/P0001 ;
  assign \g23760/_0_  = new_n1314_ ? (new_n1618_ ^ \u2_chunk_cnt_reg[6]/NET0131 ) : \u0_u0_ch_chk_sz_r_reg[6]/P0001 ;
  assign \g23761/_0_  = new_n1314_ ? ~new_n1674_ : \u0_u0_ch_chk_sz_r_reg[7]/P0001 ;
  assign new_n1674_ = (~\u2_chunk_cnt_reg[7]/NET0131  & (\u2_chunk_cnt_reg[6]/NET0131  | ~new_n1618_)) | (~\u2_chunk_cnt_reg[6]/NET0131  & new_n1618_ & \u2_chunk_cnt_reg[7]/NET0131 );
  assign \g23763/_3_  = new_n1677_ & new_n1676_ & ~\u0_u0_ch_chk_sz_r_reg[0]/P0001  & ~\u0_u0_ch_chk_sz_r_reg[1]/P0001 ;
  assign new_n1676_ = ~\u0_u0_ch_chk_sz_r_reg[8]/P0001  & ~\u0_u0_ch_chk_sz_r_reg[6]/P0001  & ~\u0_u0_ch_chk_sz_r_reg[7]/P0001 ;
  assign new_n1677_ = ~\u0_u0_ch_chk_sz_r_reg[5]/P0001  & ~\u0_u0_ch_chk_sz_r_reg[4]/P0001  & ~\u0_u0_ch_chk_sz_r_reg[2]/P0001  & ~\u0_u0_ch_chk_sz_r_reg[3]/P0001 ;
  assign \g23767/_0_  = (\u2_adr0_cnt_reg[12]/P0001  & (~new_n1679_ | ~\u2_adr0_cnt_reg[11]/P0001 )) | (new_n1679_ & \u2_adr0_cnt_reg[11]/P0001  & ~\u2_adr0_cnt_reg[12]/P0001 );
  assign new_n1679_ = new_n1680_ & \u2_adr0_cnt_reg[10]/P0001 ;
  assign new_n1680_ = \u2_adr0_cnt_reg[9]/P0001  & \u2_adr0_cnt_reg[8]/P0001  & new_n1681_ & \u2_adr0_cnt_reg[7]/P0001 ;
  assign new_n1681_ = \u2_adr0_cnt_reg[6]/P0001  & \u2_adr0_cnt_reg[5]/P0001  & new_n1682_ & \u2_adr0_cnt_reg[4]/P0001 ;
  assign new_n1682_ = \u2_adr0_cnt_reg[3]/P0001  & \u2_adr0_cnt_reg[2]/P0001  & \u2_adr0_cnt_reg[0]/P0001  & \u2_adr0_cnt_reg[1]/P0001 ;
  assign \g23768/_0_  = (\u2_adr1_cnt_reg[12]/P0001  & (~new_n1684_ | ~\u2_adr1_cnt_reg[11]/P0001 )) | (new_n1684_ & \u2_adr1_cnt_reg[11]/P0001  & ~\u2_adr1_cnt_reg[12]/P0001 );
  assign new_n1684_ = new_n1685_ & \u2_adr1_cnt_reg[10]/P0001 ;
  assign new_n1685_ = \u2_adr1_cnt_reg[9]/P0001  & \u2_adr1_cnt_reg[8]/P0001  & new_n1686_ & \u2_adr1_cnt_reg[7]/P0001 ;
  assign new_n1686_ = \u2_adr1_cnt_reg[6]/P0001  & \u2_adr1_cnt_reg[5]/P0001  & new_n1687_ & \u2_adr1_cnt_reg[4]/P0001 ;
  assign new_n1687_ = \u2_adr1_cnt_reg[3]/P0001  & \u2_adr1_cnt_reg[2]/P0001  & \u2_adr1_cnt_reg[0]/P0001  & \u2_adr1_cnt_reg[1]/P0001 ;
  assign \g23833/_0_  = ~new_n1702_ | ~new_n1689_ | ~new_n1697_;
  assign new_n1689_ = ~new_n1696_ & (~\u0_u0_ch_adr1_r_reg[7]/P0001  | ~new_n1690_);
  assign new_n1690_ = new_n1691_ & new_n1695_ & ~\u3_u1_slv_adr_reg[2]/NET0131  & new_n1694_;
  assign new_n1691_ = new_n1692_ & (new_n1693_ | \u3_u1_slv_adr_reg[5]/P0001  | ~new_n1512_);
  assign new_n1692_ = ~new_n1512_ | ((~\u3_u1_slv_adr_reg[3]/P0001  | ~\u3_u1_slv_adr_reg[4]/NET0131 ) & (~\u3_u1_slv_adr_reg[5]/P0001  | \u3_u1_slv_adr_reg[3]/P0001  | \u3_u1_slv_adr_reg[4]/NET0131 ));
  assign new_n1693_ = ~\u3_u1_slv_adr_reg[4]/NET0131  & (~\u3_u1_slv_adr_reg[3]/P0001  | ~\u3_u1_slv_adr_reg[2]/NET0131 );
  assign new_n1694_ = new_n1512_ & ((~\u3_u1_slv_adr_reg[3]/P0001  & (\u3_u1_slv_adr_reg[2]/NET0131  | \u3_u1_slv_adr_reg[5]/P0001 )) | (~\u3_u1_slv_adr_reg[2]/NET0131  & ~\u3_u1_slv_adr_reg[5]/P0001  & \u3_u1_slv_adr_reg[3]/P0001 ));
  assign new_n1695_ = new_n1512_ & \u3_u1_slv_adr_reg[5]/P0001  & (\u3_u1_slv_adr_reg[4]/NET0131  | \u3_u1_slv_adr_reg[3]/P0001 );
  assign new_n1696_ = \u3_u1_slv_adr_reg[2]/NET0131  & new_n1691_ & new_n1695_;
  assign new_n1697_ = (~\u0_int_maska_r_reg[9]/NET0131  | ~new_n1700_) & (~new_n1698_ | ~\u0_u0_ch_tot_sz_r_reg[9]/P0001 );
  assign new_n1698_ = new_n1694_ & ~new_n1691_ & new_n1699_;
  assign new_n1699_ = ~new_n1695_ & new_n1512_ & (~\u3_u1_slv_adr_reg[2]/NET0131  ^ \u3_u1_slv_adr_reg[5]/P0001 );
  assign new_n1700_ = new_n1694_ & new_n1691_ & new_n1701_;
  assign new_n1701_ = ~new_n1695_ & (~new_n1512_ | (~\u3_u1_slv_adr_reg[2]/NET0131  & \u3_u1_slv_adr_reg[5]/P0001 ) | (\u3_u1_slv_adr_reg[2]/NET0131  & ~\u3_u1_slv_adr_reg[5]/P0001 ));
  assign new_n1702_ = (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[7]/P0001 ) & (~new_n1703_ | ~\u0_int_maskb_r_reg[9]/NET0131 );
  assign new_n1703_ = new_n1694_ & new_n1691_ & new_n1699_;
  assign new_n1704_ = new_n1691_ & new_n1695_ & ~new_n1694_ & ~\u3_u1_slv_adr_reg[2]/NET0131 ;
  assign \g23837/_0_  = ~new_n1709_ | ~new_n1706_ | ~new_n1708_;
  assign new_n1706_ = ~new_n1696_ & (~\u0_u0_ch_err_reg/NET0131  | ~new_n1707_);
  assign new_n1707_ = new_n1694_ & ~new_n1691_ & new_n1701_;
  assign new_n1708_ = (~\u0_u0_ch_adr0_r_reg[10]/P0001  | ~new_n1704_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[10]/P0001 );
  assign new_n1709_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[12]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[12]/NET0131 );
  assign \g23838/_0_  = ~new_n1713_ | ~new_n1711_ | ~new_n1712_;
  assign new_n1711_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[11]/P0001  | ~new_n1704_);
  assign new_n1712_ = (~new_n1707_ | ~\u0_u0_ch_csr_r2_reg[0]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[13]/NET0131 );
  assign new_n1713_ = (~\u0_int_maskb_r_reg[13]/NET0131  | ~new_n1703_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[11]/P0001 );
  assign \g23839/_0_  = ~new_n1717_ | ~new_n1715_ | ~new_n1716_;
  assign new_n1715_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[12]/P0001  | ~new_n1704_);
  assign new_n1716_ = (~new_n1707_ | ~\u0_u0_ch_csr_r2_reg[1]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[14]/NET0131 );
  assign new_n1717_ = (~\u0_int_maskb_r_reg[14]/NET0131  | ~new_n1703_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[12]/P0001 );
  assign \g23840/_0_  = ~new_n1721_ | ~new_n1719_ | ~new_n1720_;
  assign new_n1719_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[21]/P0001  | ~new_n1704_);
  assign new_n1720_ = (~\u0_int_maskb_r_reg[23]/NET0131  | ~new_n1703_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[21]/P0001 );
  assign new_n1721_ = (~\u0_int_maska_r_reg[23]/NET0131  | ~new_n1700_) & (~new_n1698_ | ~\u0_u0_ch_chk_sz_r_reg[7]/P0001 );
  assign \g23841/_0_  = ~new_n1725_ | ~new_n1723_ | ~new_n1724_;
  assign new_n1723_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[22]/P0001  | ~new_n1704_);
  assign new_n1724_ = (~\u0_int_maskb_r_reg[24]/NET0131  | ~new_n1703_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[22]/P0001 );
  assign new_n1725_ = (~\u0_int_maska_r_reg[24]/NET0131  | ~new_n1700_) & (~new_n1698_ | ~\u0_u0_ch_chk_sz_r_reg[8]/P0001 );
  assign \g23842/_0_  = ~new_n1729_ | ~new_n1727_ | ~new_n1728_;
  assign new_n1727_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[23]/P0001  | ~new_n1704_);
  assign new_n1728_ = (~\u0_int_maska_r_reg[25]/NET0131  | ~new_n1700_) & (~new_n1698_ | ~\u0_u0_ch_chk_sz_r_reg[9]/P0001 );
  assign new_n1729_ = (~\u0_int_maskb_r_reg[25]/NET0131  | ~new_n1703_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[23]/P0001 );
  assign \g23843/_0_  = ~new_n1733_ | ~new_n1731_ | ~new_n1732_;
  assign new_n1731_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[24]/P0001  | ~new_n1704_);
  assign new_n1732_ = (~\u0_int_maska_r_reg[26]/NET0131  | ~new_n1700_) & (~new_n1698_ | ~\u0_u0_ch_chk_sz_r_reg[10]/P0001 );
  assign new_n1733_ = (~\u0_int_maskb_r_reg[26]/NET0131  | ~new_n1703_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[24]/P0001 );
  assign \g23844/_0_  = ~new_n1737_ | ~new_n1735_ | ~new_n1736_;
  assign new_n1735_ = (~\u0_u0_ch_adr0_r_reg[0]/P0001  | ~new_n1704_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[0]/P0001 );
  assign new_n1736_ = (~new_n1707_ | ~\u0_u0_ch_csr_r_reg[2]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[2]/NET0131 );
  assign new_n1737_ = (~\u0_int_maskb_r_reg[2]/NET0131  | ~new_n1703_) & (~new_n1698_ | ~\u0_u0_ch_tot_sz_r_reg[2]/P0001 );
  assign \g23845/_0_  = ~new_n1741_ | ~new_n1739_ | ~new_n1740_;
  assign new_n1739_ = (~\u0_u0_ch_adr0_r_reg[1]/P0001  | ~new_n1704_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[1]/P0001 );
  assign new_n1740_ = (~new_n1707_ | ~\u0_u0_ch_csr_r_reg[3]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[3]/NET0131 );
  assign new_n1741_ = (~\u0_int_maskb_r_reg[3]/NET0131  | ~new_n1703_) & (~new_n1698_ | ~\u0_u0_ch_tot_sz_r_reg[3]/P0001 );
  assign \g23849/_3_  = \u2_adr0_cnt_reg[15]/P0001  & \u2_adr0_cnt_reg[14]/P0001  & new_n1743_ & \u2_adr0_cnt_reg[13]/P0001 ;
  assign new_n1743_ = \u2_adr0_cnt_reg[12]/P0001  & new_n1679_ & \u2_adr0_cnt_reg[11]/P0001 ;
  assign \g23851/_3_  = \u2_adr1_cnt_reg[15]/P0001  & \u2_adr1_cnt_reg[14]/P0001  & new_n1745_ & \u2_adr1_cnt_reg[13]/P0001 ;
  assign new_n1745_ = \u2_adr1_cnt_reg[12]/P0001  & new_n1684_ & \u2_adr1_cnt_reg[11]/P0001 ;
  assign \g23858/_0_  = ~new_n1756_ | ~new_n1748_ | new_n1747_ | new_n1755_;
  assign new_n1747_ = new_n1703_ & \u0_int_maskb_r_reg[0]/NET0131 ;
  assign new_n1748_ = new_n1694_ | (new_n1691_ ? ~new_n1749_ : new_n1750_);
  assign new_n1749_ = new_n1699_ & \u2_state_reg[10]/NET0131 ;
  assign new_n1750_ = (~\g25241/_2_  | ~new_n1701_) & (~new_n1699_ | ~\g25243/_2_ );
  assign \g25241/_2_  = ~new_n1752_ & \u0_int_maska_r_reg[0]/NET0131 ;
  assign new_n1752_ = new_n1753_ & (~\u0_u0_int_src_r_reg[2]/NET0131  | ~\u0_u0_ch_csr_r3_reg[2]/NET0131 );
  assign new_n1753_ = (~\u0_u0_ch_csr_r3_reg[1]/NET0131  | ~\u0_u0_int_src_r_reg[1]/NET0131 ) & (~\u0_u0_ch_csr_r3_reg[0]/NET0131  | ~\u0_u0_ch_err_reg/NET0131 );
  assign \g25243/_2_  = ~new_n1752_ & \u0_int_maskb_r_reg[0]/NET0131 ;
  assign new_n1755_ = new_n1700_ & \u0_int_maska_r_reg[0]/NET0131 ;
  assign new_n1756_ = (~\u0_u0_ch_csr_r_reg[0]/NET0131  | ~new_n1707_) & (~new_n1698_ | ~\u0_u0_ch_tot_sz_r_reg[0]/P0001 );
  assign \g23870/_0_  = (\u2_adr0_cnt_reg[8]/P0001  & (~new_n1681_ | ~\u2_adr0_cnt_reg[7]/P0001 )) | (new_n1681_ & \u2_adr0_cnt_reg[7]/P0001  & ~\u2_adr0_cnt_reg[8]/P0001 );
  assign \g23871/_0_  = (\u2_adr1_cnt_reg[8]/P0001  & (~new_n1686_ | ~\u2_adr1_cnt_reg[7]/P0001 )) | (new_n1686_ & \u2_adr1_cnt_reg[7]/P0001  & ~\u2_adr1_cnt_reg[8]/P0001 );
  assign \g23872/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[12]/P0001  : new_n1760_;
  assign new_n1760_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[10]/P0001  : ~new_n1762_;
  assign new_n1761_ = ~new_n1532_ & (~\u2_state_reg[6]/NET0131  | ~\u2_mast0_drdy_r_reg/P0001 );
  assign new_n1762_ = new_n1396_ ? ~\u2_adr0_cnt_reg[10]/P0001  : ~\u3_u0_mast_dout_reg[12]/P0001 ;
  assign new_n1763_ = \u3_u1_slv_adr_reg[3]/P0001  & ~\u3_u1_slv_adr_reg[2]/NET0131  & new_n1627_;
  assign \g23873/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[13]/P0001  : new_n1765_;
  assign new_n1765_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[11]/P0001  : ~new_n1766_;
  assign new_n1766_ = new_n1396_ ? ~\u2_adr0_cnt_reg[11]/P0001  : ~\u3_u0_mast_dout_reg[13]/P0001 ;
  assign \g23874/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[14]/P0001  : new_n1768_;
  assign new_n1768_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[12]/P0001  : ~new_n1769_;
  assign new_n1769_ = new_n1396_ ? ~\u2_adr0_cnt_reg[12]/P0001  : ~\u3_u0_mast_dout_reg[14]/P0001 ;
  assign \g23875/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[15]/P0001  : new_n1771_;
  assign new_n1771_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[13]/P0001  : ~new_n1772_;
  assign new_n1772_ = new_n1396_ ? ~\u2_adr0_cnt_reg[13]/P0001  : ~\u3_u0_mast_dout_reg[15]/P0001 ;
  assign \g23876/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[16]/P0001  : new_n1774_;
  assign new_n1774_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[14]/P0001  : ~new_n1775_;
  assign new_n1775_ = new_n1396_ ? ~\u2_adr0_cnt_reg[14]/P0001  : ~\u3_u0_mast_dout_reg[16]/P0001 ;
  assign \g23877/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[17]/P0001  : new_n1777_;
  assign new_n1777_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[15]/P0001  : ~new_n1778_;
  assign new_n1778_ = new_n1396_ ? ~\u2_adr0_cnt_reg[15]/P0001  : ~\u3_u0_mast_dout_reg[17]/P0001 ;
  assign \g23878/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[18]/P0001  : new_n1780_;
  assign new_n1780_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[16]/P0001  : ~new_n1781_;
  assign new_n1781_ = new_n1396_ ? ~\u2_adr0_cnt_reg[16]/NET0131  : ~\u3_u0_mast_dout_reg[18]/P0001 ;
  assign \g23879/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[19]/P0001  : new_n1783_;
  assign new_n1783_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[17]/P0001  : ~new_n1784_;
  assign new_n1784_ = new_n1396_ ? ~\u2_adr0_cnt_reg[17]/P0001  : ~\u3_u0_mast_dout_reg[19]/P0001 ;
  assign \g23880/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[20]/P0001  : new_n1786_;
  assign new_n1786_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[18]/P0001  : ~new_n1787_;
  assign new_n1787_ = new_n1396_ ? ~\u2_adr0_cnt_reg[18]/P0001  : ~\u3_u0_mast_dout_reg[20]/P0001 ;
  assign \g23881/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[21]/P0001  : new_n1789_;
  assign new_n1789_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[19]/P0001  : ~new_n1790_;
  assign new_n1790_ = new_n1396_ ? ~\u2_adr0_cnt_reg[19]/P0001  : ~\u3_u0_mast_dout_reg[21]/P0001 ;
  assign \g23882/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[22]/P0001  : new_n1792_;
  assign new_n1792_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[20]/P0001  : ~new_n1793_;
  assign new_n1793_ = new_n1396_ ? ~\u2_adr0_cnt_reg[20]/P0001  : ~\u3_u0_mast_dout_reg[22]/P0001 ;
  assign \g23883/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[23]/P0001  : new_n1795_;
  assign new_n1795_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[21]/P0001  : ~new_n1796_;
  assign new_n1796_ = new_n1396_ ? ~\u2_adr0_cnt_reg[21]/P0001  : ~\u3_u0_mast_dout_reg[23]/P0001 ;
  assign \g23884/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[24]/P0001  : new_n1798_;
  assign new_n1798_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[22]/P0001  : ~new_n1799_;
  assign new_n1799_ = new_n1396_ ? ~\u2_adr0_cnt_reg[22]/P0001  : ~\u3_u0_mast_dout_reg[24]/P0001 ;
  assign \g23885/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[25]/P0001  : new_n1801_;
  assign new_n1801_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[23]/P0001  : ~new_n1802_;
  assign new_n1802_ = new_n1396_ ? ~\u2_adr0_cnt_reg[23]/P0001  : ~\u3_u0_mast_dout_reg[25]/P0001 ;
  assign \g23886/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[26]/P0001  : new_n1804_;
  assign new_n1804_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[24]/P0001  : ~new_n1805_;
  assign new_n1805_ = new_n1396_ ? ~\u2_adr0_cnt_reg[24]/P0001  : ~\u3_u0_mast_dout_reg[26]/P0001 ;
  assign \g23887/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[27]/P0001  : new_n1807_;
  assign new_n1807_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[25]/P0001  : ~new_n1808_;
  assign new_n1808_ = new_n1396_ ? ~\u2_adr0_cnt_reg[25]/P0001  : ~\u3_u0_mast_dout_reg[27]/P0001 ;
  assign \g23888/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[28]/P0001  : new_n1810_;
  assign new_n1810_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[26]/P0001  : ~new_n1811_;
  assign new_n1811_ = new_n1396_ ? ~\u2_adr0_cnt_reg[26]/P0001  : ~\u3_u0_mast_dout_reg[28]/P0001 ;
  assign \g23889/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[29]/P0001  : new_n1813_;
  assign new_n1813_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[27]/P0001  : ~new_n1814_;
  assign new_n1814_ = new_n1396_ ? ~\u2_adr0_cnt_reg[27]/P0001  : ~\u3_u0_mast_dout_reg[29]/P0001 ;
  assign \g23890/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[30]/P0001  : new_n1816_;
  assign new_n1816_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[28]/P0001  : ~new_n1817_;
  assign new_n1817_ = new_n1396_ ? ~\u2_adr0_cnt_reg[28]/P0001  : ~\u3_u0_mast_dout_reg[30]/P0001 ;
  assign \g23891/_3_  = new_n1763_ ? \u3_u1_slv_dout_reg[31]/P0001  : new_n1819_;
  assign new_n1819_ = new_n1761_ ? \u0_u0_ch_adr0_r_reg[29]/P0001  : ~new_n1820_;
  assign new_n1820_ = new_n1396_ ? ~\u2_adr0_cnt_reg[29]/P0001  : ~\u3_u0_mast_dout_reg[31]/P0001 ;
  assign \g23892/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[12]/P0001  : new_n1822_;
  assign new_n1822_ = new_n1823_ ? ~new_n1824_ : \u0_u0_ch_adr1_r_reg[10]/P0001 ;
  assign new_n1823_ = \u2_state_reg[7]/NET0131  ? \u2_mast0_drdy_r_reg/P0001  : new_n1532_;
  assign new_n1824_ = new_n1396_ ? ~\u2_adr1_cnt_reg[10]/P0001  : ~\u3_u0_mast_dout_reg[12]/P0001 ;
  assign new_n1825_ = \u3_u1_slv_we_reg/P0001  & new_n1511_ & \u3_u1_slv_adr_reg[4]/NET0131 ;
  assign \g23893/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[13]/P0001  : new_n1827_;
  assign new_n1827_ = new_n1823_ ? ~new_n1828_ : \u0_u0_ch_adr1_r_reg[11]/P0001 ;
  assign new_n1828_ = new_n1396_ ? ~\u2_adr1_cnt_reg[11]/P0001  : ~\u3_u0_mast_dout_reg[13]/P0001 ;
  assign \g23894/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[14]/P0001  : new_n1830_;
  assign new_n1830_ = new_n1823_ ? ~new_n1831_ : \u0_u0_ch_adr1_r_reg[12]/P0001 ;
  assign new_n1831_ = new_n1396_ ? ~\u2_adr1_cnt_reg[12]/P0001  : ~\u3_u0_mast_dout_reg[14]/P0001 ;
  assign \g23895/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[15]/P0001  : new_n1833_;
  assign new_n1833_ = new_n1823_ ? ~new_n1834_ : \u0_u0_ch_adr1_r_reg[13]/P0001 ;
  assign new_n1834_ = new_n1396_ ? ~\u2_adr1_cnt_reg[13]/P0001  : ~\u3_u0_mast_dout_reg[15]/P0001 ;
  assign \g23896/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[16]/P0001  : new_n1836_;
  assign new_n1836_ = new_n1823_ ? ~new_n1837_ : \u0_u0_ch_adr1_r_reg[14]/P0001 ;
  assign new_n1837_ = new_n1396_ ? ~\u2_adr1_cnt_reg[14]/P0001  : ~\u3_u0_mast_dout_reg[16]/P0001 ;
  assign \g23897/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[17]/P0001  : new_n1839_;
  assign new_n1839_ = new_n1823_ ? ~new_n1840_ : \u0_u0_ch_adr1_r_reg[15]/P0001 ;
  assign new_n1840_ = new_n1396_ ? ~\u2_adr1_cnt_reg[15]/P0001  : ~\u3_u0_mast_dout_reg[17]/P0001 ;
  assign \g23898/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[18]/P0001  : new_n1842_;
  assign new_n1842_ = new_n1823_ ? ~new_n1843_ : \u0_u0_ch_adr1_r_reg[16]/P0001 ;
  assign new_n1843_ = new_n1396_ ? ~\u2_adr1_cnt_reg[16]/NET0131  : ~\u3_u0_mast_dout_reg[18]/P0001 ;
  assign \g23899/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[19]/P0001  : new_n1845_;
  assign new_n1845_ = new_n1823_ ? ~new_n1846_ : \u0_u0_ch_adr1_r_reg[17]/P0001 ;
  assign new_n1846_ = new_n1396_ ? ~\u2_adr1_cnt_reg[17]/P0001  : ~\u3_u0_mast_dout_reg[19]/P0001 ;
  assign \g23900/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[20]/P0001  : new_n1848_;
  assign new_n1848_ = new_n1823_ ? ~new_n1849_ : \u0_u0_ch_adr1_r_reg[18]/P0001 ;
  assign new_n1849_ = new_n1396_ ? ~\u2_adr1_cnt_reg[18]/P0001  : ~\u3_u0_mast_dout_reg[20]/P0001 ;
  assign \g23901/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[21]/P0001  : new_n1851_;
  assign new_n1851_ = new_n1823_ ? ~new_n1852_ : \u0_u0_ch_adr1_r_reg[19]/P0001 ;
  assign new_n1852_ = new_n1396_ ? ~\u2_adr1_cnt_reg[19]/P0001  : ~\u3_u0_mast_dout_reg[21]/P0001 ;
  assign \g23902/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[22]/P0001  : new_n1854_;
  assign new_n1854_ = new_n1823_ ? ~new_n1855_ : \u0_u0_ch_adr1_r_reg[20]/P0001 ;
  assign new_n1855_ = new_n1396_ ? ~\u2_adr1_cnt_reg[20]/P0001  : ~\u3_u0_mast_dout_reg[22]/P0001 ;
  assign \g23903/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[23]/P0001  : new_n1857_;
  assign new_n1857_ = new_n1823_ ? ~new_n1858_ : \u0_u0_ch_adr1_r_reg[21]/P0001 ;
  assign new_n1858_ = new_n1396_ ? ~\u2_adr1_cnt_reg[21]/P0001  : ~\u3_u0_mast_dout_reg[23]/P0001 ;
  assign \g23904/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[24]/P0001  : new_n1860_;
  assign new_n1860_ = new_n1823_ ? ~new_n1861_ : \u0_u0_ch_adr1_r_reg[22]/P0001 ;
  assign new_n1861_ = new_n1396_ ? ~\u2_adr1_cnt_reg[22]/P0001  : ~\u3_u0_mast_dout_reg[24]/P0001 ;
  assign \g23905/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[25]/P0001  : new_n1863_;
  assign new_n1863_ = new_n1823_ ? ~new_n1864_ : \u0_u0_ch_adr1_r_reg[23]/P0001 ;
  assign new_n1864_ = new_n1396_ ? ~\u2_adr1_cnt_reg[23]/P0001  : ~\u3_u0_mast_dout_reg[25]/P0001 ;
  assign \g23906/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[26]/P0001  : new_n1866_;
  assign new_n1866_ = new_n1823_ ? ~new_n1867_ : \u0_u0_ch_adr1_r_reg[24]/P0001 ;
  assign new_n1867_ = new_n1396_ ? ~\u2_adr1_cnt_reg[24]/P0001  : ~\u3_u0_mast_dout_reg[26]/P0001 ;
  assign \g23907/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[27]/P0001  : new_n1869_;
  assign new_n1869_ = new_n1823_ ? ~new_n1870_ : \u0_u0_ch_adr1_r_reg[25]/P0001 ;
  assign new_n1870_ = new_n1396_ ? ~\u2_adr1_cnt_reg[25]/P0001  : ~\u3_u0_mast_dout_reg[27]/P0001 ;
  assign \g23908/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[28]/P0001  : new_n1872_;
  assign new_n1872_ = new_n1823_ ? ~new_n1873_ : \u0_u0_ch_adr1_r_reg[26]/P0001 ;
  assign new_n1873_ = new_n1396_ ? ~\u2_adr1_cnt_reg[26]/P0001  : ~\u3_u0_mast_dout_reg[28]/P0001 ;
  assign \g23909/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[29]/P0001  : new_n1875_;
  assign new_n1875_ = new_n1823_ ? ~new_n1876_ : \u0_u0_ch_adr1_r_reg[27]/P0001 ;
  assign new_n1876_ = new_n1396_ ? ~\u2_adr1_cnt_reg[27]/P0001  : ~\u3_u0_mast_dout_reg[29]/P0001 ;
  assign \g23910/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[30]/P0001  : new_n1878_;
  assign new_n1878_ = new_n1823_ ? ~new_n1879_ : \u0_u0_ch_adr1_r_reg[28]/P0001 ;
  assign new_n1879_ = new_n1396_ ? ~\u2_adr1_cnt_reg[28]/P0001  : ~\u3_u0_mast_dout_reg[30]/P0001 ;
  assign \g23911/_3_  = new_n1825_ ? \u3_u1_slv_dout_reg[31]/P0001  : new_n1881_;
  assign new_n1881_ = new_n1823_ ? ~new_n1882_ : \u0_u0_ch_adr1_r_reg[29]/P0001 ;
  assign new_n1882_ = new_n1396_ ? ~\u2_adr1_cnt_reg[29]/P0001  : ~\u3_u0_mast_dout_reg[31]/P0001 ;
  assign \g23912/_3_  = \g24952/_2_  ? \u3_u1_slv_dout_reg[1]/P0001  : ~new_n1884_;
  assign new_n1884_ = new_n1885_ ? ~\u0_u0_ch_csr_r_reg[1]/NET0131  : ~\u3_u0_mast_dout_reg[16]/P0001 ;
  assign new_n1885_ = (~\u2_mast0_drdy_r_reg/P0001  | ~\u2_state_reg[5]/NET0131 ) & (~new_n1399_ | ~new_n1886_);
  assign new_n1886_ = \u2_state_reg[4]/NET0131  & new_n1402_ & ~\u2_state_reg[6]/NET0131  & ~\u2_state_reg[7]/NET0131 ;
  assign \g23913/_3_  = \g24952/_2_  ? \u3_u1_slv_dout_reg[2]/P0001  : ~new_n1888_;
  assign new_n1888_ = new_n1885_ ? ~\u0_u0_ch_csr_r_reg[2]/NET0131  : ~\u3_u0_mast_dout_reg[17]/P0001 ;
  assign \g23914/_3_  = \g24952/_2_  ? \u3_u1_slv_dout_reg[3]/P0001  : ~new_n1890_;
  assign new_n1890_ = new_n1885_ ? ~\u0_u0_ch_csr_r_reg[3]/NET0131  : ~\u3_u0_mast_dout_reg[18]/P0001 ;
  assign \g23915/_3_  = \g24952/_2_  ? \u3_u1_slv_dout_reg[4]/P0001  : ~new_n1892_;
  assign new_n1892_ = new_n1885_ ? ~\u0_u0_ch_csr_r_reg[4]/NET0131  : ~\u3_u0_mast_dout_reg[19]/P0001 ;
  assign \g23959/_0_  = ~new_n1894_ | (~new_n1825_ & ~new_n1895_ & new_n1823_);
  assign new_n1894_ = (~\u3_u1_slv_dout_reg[2]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[0]/P0001  | new_n1825_);
  assign new_n1895_ = new_n1396_ ? ~\u2_adr1_cnt_reg[0]/P0001  : ~\u3_u0_mast_dout_reg[2]/P0001 ;
  assign \g23961/_0_  = ~new_n1897_ | (~new_n1825_ & ~new_n1898_ & new_n1823_);
  assign new_n1897_ = (~\u3_u1_slv_dout_reg[4]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[2]/P0001  | new_n1825_);
  assign new_n1898_ = new_n1396_ ? ~\u2_adr1_cnt_reg[2]/P0001  : ~\u3_u0_mast_dout_reg[4]/P0001 ;
  assign \g23962/_0_  = ~new_n1900_ | (~new_n1825_ & ~new_n1901_ & new_n1823_);
  assign new_n1900_ = (~\u3_u1_slv_dout_reg[3]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[1]/P0001  | new_n1825_);
  assign new_n1901_ = new_n1396_ ? ~\u2_adr1_cnt_reg[1]/P0001  : ~\u3_u0_mast_dout_reg[3]/P0001 ;
  assign \g23966/_0_  = ~new_n1903_ | (~new_n1825_ & ~new_n1904_ & new_n1823_);
  assign new_n1903_ = (~\u3_u1_slv_dout_reg[5]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[3]/P0001  | new_n1825_);
  assign new_n1904_ = new_n1396_ ? ~\u2_adr1_cnt_reg[3]/P0001  : ~\u3_u0_mast_dout_reg[5]/P0001 ;
  assign \g23967/_0_  = ~new_n1906_ | (~new_n1825_ & ~new_n1907_ & new_n1823_);
  assign new_n1906_ = (~\u3_u1_slv_dout_reg[6]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[4]/P0001  | new_n1825_);
  assign new_n1907_ = new_n1396_ ? ~\u2_adr1_cnt_reg[4]/P0001  : ~\u3_u0_mast_dout_reg[6]/P0001 ;
  assign \g23969/_0_  = ~new_n1909_ | (~new_n1825_ & ~new_n1910_ & new_n1823_);
  assign new_n1909_ = (~\u3_u1_slv_dout_reg[7]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[5]/P0001  | new_n1825_);
  assign new_n1910_ = new_n1396_ ? ~\u2_adr1_cnt_reg[5]/P0001  : ~\u3_u0_mast_dout_reg[7]/P0001 ;
  assign \g23970/_0_  = ~new_n1912_ | (~new_n1825_ & ~new_n1913_ & new_n1823_);
  assign new_n1912_ = (~\u3_u1_slv_dout_reg[8]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[6]/P0001  | new_n1825_);
  assign new_n1913_ = new_n1396_ ? ~\u2_adr1_cnt_reg[6]/P0001  : ~\u3_u0_mast_dout_reg[8]/P0001 ;
  assign \g23971/_0_  = ~new_n1915_ | (~new_n1825_ & ~new_n1916_ & new_n1823_);
  assign new_n1915_ = (~\u3_u1_slv_dout_reg[9]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[7]/P0001  | new_n1825_);
  assign new_n1916_ = new_n1396_ ? ~\u2_adr1_cnt_reg[7]/P0001  : ~\u3_u0_mast_dout_reg[9]/P0001 ;
  assign \g23972/_0_  = ~new_n1918_ | (~new_n1825_ & ~new_n1919_ & new_n1823_);
  assign new_n1918_ = (~\u3_u1_slv_dout_reg[10]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[8]/P0001  | new_n1825_);
  assign new_n1919_ = new_n1396_ ? ~\u2_adr1_cnt_reg[8]/P0001  : ~\u3_u0_mast_dout_reg[10]/P0001 ;
  assign \g23979/_0_  = ~new_n1921_ | (~new_n1825_ & ~new_n1922_ & new_n1823_);
  assign new_n1921_ = (~\u3_u1_slv_dout_reg[11]/P0001  | ~new_n1825_) & (new_n1823_ | ~\u0_u0_ch_adr1_r_reg[9]/P0001  | new_n1825_);
  assign new_n1922_ = new_n1396_ ? ~\u2_adr1_cnt_reg[9]/P0001  : ~\u3_u0_mast_dout_reg[11]/P0001 ;
  assign \g23987/_0_  = ~new_n1924_ | ~new_n1925_ | (\u0_u0_ch_adr1_r_reg[25]/P0001  & new_n1690_);
  assign new_n1924_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[25]/P0001  | ~new_n1704_);
  assign new_n1925_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[27]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[27]/NET0131 );
  assign \g23988/_0_  = ~new_n1927_ | ~new_n1928_ | (\u0_u0_ch_adr1_r_reg[26]/P0001  & new_n1690_);
  assign new_n1927_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[26]/P0001  | ~new_n1704_);
  assign new_n1928_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[28]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[28]/NET0131 );
  assign \g23989/_0_  = ~new_n1930_ | ~new_n1931_ | (\u0_u0_ch_adr1_r_reg[27]/P0001  & new_n1690_);
  assign new_n1930_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[27]/P0001  | ~new_n1704_);
  assign new_n1931_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[29]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[29]/NET0131 );
  assign \g23990/_0_  = ~new_n1933_ | ~new_n1934_ | (\u0_u0_ch_adr1_r_reg[28]/P0001  & new_n1690_);
  assign new_n1933_ = ~new_n1696_ & (~\u0_u0_ch_adr0_r_reg[28]/P0001  | ~new_n1704_);
  assign new_n1934_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[30]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[30]/NET0131 );
  assign \g24005/_0_  = ~new_n1936_ | (~new_n1761_ & ~new_n1763_ & ~new_n1937_);
  assign new_n1936_ = (~\u3_u1_slv_dout_reg[11]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[9]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1937_ = new_n1396_ ? ~\u2_adr0_cnt_reg[9]/P0001  : ~\u3_u0_mast_dout_reg[11]/P0001 ;
  assign \g24012/_0_  = ~new_n1939_ | (~new_n1761_ & ~new_n1763_ & ~new_n1940_);
  assign new_n1939_ = (~\u3_u1_slv_dout_reg[2]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[0]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1940_ = new_n1396_ ? ~\u2_adr0_cnt_reg[0]/P0001  : ~\u3_u0_mast_dout_reg[2]/P0001 ;
  assign \g24013/_0_  = ~new_n1942_ | (~new_n1761_ & ~new_n1763_ & ~new_n1943_);
  assign new_n1942_ = (~\u3_u1_slv_dout_reg[3]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[1]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1943_ = new_n1396_ ? ~\u2_adr0_cnt_reg[1]/P0001  : ~\u3_u0_mast_dout_reg[3]/P0001 ;
  assign \g24014/_0_  = ~new_n1945_ | (~new_n1761_ & ~new_n1763_ & ~new_n1946_);
  assign new_n1945_ = (~\u3_u1_slv_dout_reg[4]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[2]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1946_ = new_n1396_ ? ~\u2_adr0_cnt_reg[2]/P0001  : ~\u3_u0_mast_dout_reg[4]/P0001 ;
  assign \g24015/_0_  = ~new_n1948_ | (~new_n1761_ & ~new_n1763_ & ~new_n1949_);
  assign new_n1948_ = (~\u3_u1_slv_dout_reg[5]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[3]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1949_ = new_n1396_ ? ~\u2_adr0_cnt_reg[3]/P0001  : ~\u3_u0_mast_dout_reg[5]/P0001 ;
  assign \g24016/_0_  = ~new_n1951_ | (~new_n1761_ & ~new_n1763_ & ~new_n1952_);
  assign new_n1951_ = (~\u3_u1_slv_dout_reg[6]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[4]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1952_ = new_n1396_ ? ~\u2_adr0_cnt_reg[4]/P0001  : ~\u3_u0_mast_dout_reg[6]/P0001 ;
  assign \g24017/_0_  = ~new_n1954_ | (~new_n1761_ & ~new_n1763_ & ~new_n1955_);
  assign new_n1954_ = (~\u3_u1_slv_dout_reg[7]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[5]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1955_ = new_n1396_ ? ~\u2_adr0_cnt_reg[5]/P0001  : ~\u3_u0_mast_dout_reg[7]/P0001 ;
  assign \g24018/_0_  = ~new_n1957_ | (~new_n1761_ & ~new_n1763_ & ~new_n1958_);
  assign new_n1957_ = (~\u3_u1_slv_dout_reg[8]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[6]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1958_ = new_n1396_ ? ~\u2_adr0_cnt_reg[6]/P0001  : ~\u3_u0_mast_dout_reg[8]/P0001 ;
  assign \g24019/_0_  = ~new_n1960_ | (~new_n1761_ & ~new_n1763_ & ~new_n1961_);
  assign new_n1960_ = (~\u3_u1_slv_dout_reg[9]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[7]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1961_ = new_n1396_ ? ~\u2_adr0_cnt_reg[7]/P0001  : ~\u3_u0_mast_dout_reg[9]/P0001 ;
  assign \g24020/_0_  = ~new_n1963_ | (~new_n1761_ & ~new_n1763_ & ~new_n1964_);
  assign new_n1963_ = (~\u3_u1_slv_dout_reg[10]/P0001  | ~new_n1763_) & (~\u0_u0_ch_adr0_r_reg[8]/P0001  | ~new_n1761_ | new_n1763_);
  assign new_n1964_ = new_n1396_ ? ~\u2_adr0_cnt_reg[8]/P0001  : ~\u3_u0_mast_dout_reg[10]/P0001 ;
  assign \g24026/_0_  = ~new_n1969_ | ~new_n1968_ | new_n1966_ | ~new_n1967_;
  assign new_n1966_ = new_n1698_ & \u0_u0_ch_tot_sz_r_reg[11]/P0001 ;
  assign new_n1967_ = (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[9]/P0001 ) & (~new_n1703_ | ~\u0_int_maskb_r_reg[11]/NET0131 );
  assign new_n1968_ = ~new_n1696_ & (~\u0_int_maska_r_reg[11]/NET0131  | ~new_n1700_);
  assign new_n1969_ = (~new_n1707_ | ~\u0_u0_ch_done_reg/P0002 ) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[9]/P0001 );
  assign \g24027/_0_  = ~new_n1974_ | ~new_n1973_ | new_n1971_ | ~new_n1972_;
  assign new_n1971_ = new_n1707_ & \u0_u0_ch_csr_r2_reg[2]/NET0131 ;
  assign new_n1972_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[15]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[15]/NET0131 );
  assign new_n1973_ = ~new_n1696_ & (~\u0_u0_ch_adr1_r_reg[13]/P0001  | ~new_n1690_);
  assign new_n1974_ = (~\u0_u0_ch_adr0_r_reg[13]/P0001  | ~new_n1704_) & (~new_n1698_ | ~\u0_u0_ch_sz_inf_reg/NET0131 );
  assign \g24028/_0_  = ~new_n1979_ | ~new_n1978_ | new_n1976_ | ~new_n1977_;
  assign new_n1976_ = new_n1703_ & \u0_int_maskb_r_reg[16]/NET0131 ;
  assign new_n1977_ = (~new_n1707_ | ~\u0_u0_rest_en_reg/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[16]/NET0131 );
  assign new_n1978_ = ~new_n1696_ & (~\u0_u0_ch_adr1_r_reg[14]/P0001  | ~new_n1690_);
  assign new_n1979_ = (~\u0_u0_ch_adr0_r_reg[14]/P0001  | ~new_n1704_) & (~new_n1698_ | ~\u0_u0_ch_chk_sz_r_reg[0]/P0001 );
  assign \g24029/_0_  = ~new_n1984_ | ~new_n1983_ | new_n1981_ | ~new_n1982_;
  assign new_n1981_ = new_n1690_ & \u0_u0_ch_adr1_r_reg[15]/P0001 ;
  assign new_n1982_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[17]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[17]/NET0131 );
  assign new_n1983_ = ~new_n1696_ & (~\u0_u0_ch_chk_sz_r_reg[1]/P0001  | ~new_n1698_);
  assign new_n1984_ = (~new_n1707_ | ~\u0_u0_ch_csr_r3_reg[0]/NET0131 ) & (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[15]/P0001 );
  assign \g24030/_0_  = ~new_n1989_ | ~new_n1988_ | new_n1986_ | ~new_n1987_;
  assign new_n1986_ = new_n1690_ & \u0_u0_ch_adr1_r_reg[16]/P0001 ;
  assign new_n1987_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[18]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[18]/NET0131 );
  assign new_n1988_ = ~new_n1696_ & (~\u0_u0_ch_chk_sz_r_reg[2]/P0001  | ~new_n1698_);
  assign new_n1989_ = (~new_n1707_ | ~\u0_u0_ch_csr_r3_reg[1]/NET0131 ) & (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[16]/P0001 );
  assign \g24031/_0_  = ~new_n1994_ | ~new_n1993_ | new_n1991_ | ~new_n1992_;
  assign new_n1991_ = new_n1690_ & \u0_u0_ch_adr1_r_reg[17]/P0001 ;
  assign new_n1992_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[19]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[19]/NET0131 );
  assign new_n1993_ = ~new_n1696_ & (~\u0_u0_ch_chk_sz_r_reg[3]/P0001  | ~new_n1698_);
  assign new_n1994_ = (~new_n1707_ | ~\u0_u0_ch_csr_r3_reg[2]/NET0131 ) & (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[17]/P0001 );
  assign \g24032/_0_  = ~new_n1998_ | ~new_n1997_ | new_n1996_ | ~new_n1706_;
  assign new_n1996_ = new_n1703_ & \u0_int_maskb_r_reg[20]/NET0131 ;
  assign new_n1997_ = (~\u0_int_maska_r_reg[20]/NET0131  | ~new_n1700_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[18]/P0001 );
  assign new_n1998_ = (~\u0_u0_ch_adr0_r_reg[18]/P0001  | ~new_n1704_) & (~new_n1698_ | ~\u0_u0_ch_chk_sz_r_reg[4]/P0001 );
  assign \g24033/_0_  = ~new_n2003_ | ~new_n2002_ | new_n2000_ | ~new_n2001_;
  assign new_n2000_ = new_n1690_ & \u0_u0_ch_adr1_r_reg[19]/P0001 ;
  assign new_n2001_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[21]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[21]/NET0131 );
  assign new_n2002_ = ~new_n1696_ & (~\u0_u0_ch_chk_sz_r_reg[5]/P0001  | ~new_n1698_);
  assign new_n2003_ = (~new_n1707_ | ~\u0_u0_int_src_r_reg[1]/NET0131 ) & (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[19]/P0001 );
  assign \g24034/_0_  = ~new_n2008_ | ~new_n2007_ | new_n2005_ | ~new_n2006_;
  assign new_n2005_ = new_n1690_ & \u0_u0_ch_adr1_r_reg[20]/P0001 ;
  assign new_n2006_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[22]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[22]/NET0131 );
  assign new_n2007_ = ~new_n1696_ & (~\u0_u0_ch_chk_sz_r_reg[6]/P0001  | ~new_n1698_);
  assign new_n2008_ = (~new_n1707_ | ~\u0_u0_int_src_r_reg[2]/NET0131 ) & (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[20]/P0001 );
  assign \g24035/_0_  = ~new_n2013_ | ~new_n2012_ | new_n2010_ | ~new_n2011_;
  assign new_n2010_ = new_n1704_ & \u0_u0_ch_adr0_r_reg[2]/P0001 ;
  assign new_n2011_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[4]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[4]/NET0131 );
  assign new_n2012_ = ~new_n1696_ & (~\u0_u0_ch_csr_r_reg[4]/NET0131  | ~new_n1707_);
  assign new_n2013_ = (~new_n1698_ | ~\u0_u0_ch_tot_sz_r_reg[4]/P0001 ) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[2]/P0001 );
  assign \g24036/_0_  = ~new_n2018_ | ~new_n2017_ | new_n2015_ | ~new_n2016_;
  assign new_n2015_ = new_n1698_ & \u0_u0_ch_tot_sz_r_reg[5]/P0001 ;
  assign new_n2016_ = (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[3]/P0001 ) & (~new_n1703_ | ~\u0_int_maskb_r_reg[5]/NET0131 );
  assign new_n2017_ = ~new_n1696_ & (~\u0_u0_ch_csr_r_reg[5]/NET0131  | ~new_n1707_);
  assign new_n2018_ = (~\u0_int_maska_r_reg[5]/NET0131  | ~new_n1700_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[3]/P0001 );
  assign \g24037/_0_  = ~new_n2023_ | ~new_n2022_ | new_n2020_ | ~new_n2021_;
  assign new_n2020_ = new_n1698_ & \u0_u0_ch_tot_sz_r_reg[6]/P0001 ;
  assign new_n2021_ = (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[4]/P0001 ) & (~new_n1703_ | ~\u0_int_maskb_r_reg[6]/NET0131 );
  assign new_n2022_ = ~new_n1696_ & (~\u0_u0_ch_csr_r_reg[6]/NET0131  | ~new_n1707_);
  assign new_n2023_ = (~\u0_int_maska_r_reg[6]/NET0131  | ~new_n1700_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[4]/P0001 );
  assign \g24038/_0_  = ~new_n2028_ | ~new_n2027_ | new_n2025_ | ~new_n2026_;
  assign new_n2025_ = new_n1698_ & \u0_u0_ch_tot_sz_r_reg[7]/P0001 ;
  assign new_n2026_ = (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[5]/P0001 ) & (~new_n1703_ | ~\u0_int_maskb_r_reg[7]/NET0131 );
  assign new_n2027_ = ~new_n1696_ & (~\u0_u0_ch_csr_r_reg[7]/NET0131  | ~new_n1707_);
  assign new_n2028_ = (~\u0_int_maska_r_reg[7]/NET0131  | ~new_n1700_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[5]/P0001 );
  assign \g24039/_0_  = ~new_n2033_ | ~new_n2032_ | new_n2030_ | ~new_n2031_;
  assign new_n2030_ = new_n1698_ & \u0_u0_ch_tot_sz_r_reg[8]/P0001 ;
  assign new_n2031_ = (~new_n1704_ | ~\u0_u0_ch_adr0_r_reg[6]/P0001 ) & (~new_n1703_ | ~\u0_int_maskb_r_reg[8]/NET0131 );
  assign new_n2032_ = ~new_n1696_ & (~\u0_int_maska_r_reg[8]/NET0131  | ~new_n1700_);
  assign new_n2033_ = (~new_n1707_ | ~\u0_u0_ch_csr_r_reg[8]/NET0131 ) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[6]/P0001 );
  assign \g24042/_0_  = ~new_n2035_ | (new_n1704_ & \u0_u0_ch_adr0_r_reg[29]/P0001 );
  assign new_n2035_ = ~new_n1696_ & (~\u0_u0_ch_adr1_r_reg[29]/P0001  | ~new_n1690_);
  assign \g24049/_0_  = ~new_n2037_ | ~new_n2038_;
  assign new_n2037_ = (~\u0_u0_ch_csr_r_reg[1]/NET0131  | ~new_n1707_) & (~new_n1698_ | ~\u0_u0_ch_tot_sz_r_reg[1]/P0001 );
  assign new_n2038_ = (~new_n1703_ | ~\u0_int_maskb_r_reg[1]/NET0131 ) & (~new_n1700_ | ~\u0_int_maska_r_reg[1]/NET0131 );
  assign \g24063/_0_  = \u2_dma_abort_r_reg/NET0131  | (~new_n1535_ & \u0_u0_ch_err_reg/NET0131 );
  assign \g24119/_0_  = (\u2_adr0_cnt_reg[15]/P0001  & (~new_n1743_ | ~\u2_adr0_cnt_reg[13]/P0001  | ~\u2_adr0_cnt_reg[14]/P0001 )) | (new_n1743_ & \u2_adr0_cnt_reg[13]/P0001  & \u2_adr0_cnt_reg[14]/P0001  & ~\u2_adr0_cnt_reg[15]/P0001 );
  assign \g24120/_0_  = (\u2_adr1_cnt_reg[15]/P0001  & (~new_n1745_ | ~\u2_adr1_cnt_reg[13]/P0001  | ~\u2_adr1_cnt_reg[14]/P0001 )) | (new_n1745_ & \u2_adr1_cnt_reg[13]/P0001  & \u2_adr1_cnt_reg[14]/P0001  & ~\u2_adr1_cnt_reg[15]/P0001 );
  assign \g24432/_0_  = new_n1679_ ^ \u2_adr0_cnt_reg[11]/P0001 ;
  assign \g24433/_0_  = new_n1684_ ^ \u2_adr1_cnt_reg[11]/P0001 ;
  assign \g24437/_0_  = new_n1682_ ^ \u2_adr0_cnt_reg[4]/P0001 ;
  assign \g24438/_0_  = new_n1687_ ^ \u2_adr1_cnt_reg[4]/P0001 ;
  assign \g24477/_0_  = wb1_err_i_pad | \u0_u0_ch_stop_reg/P0001  | wb0_err_i_pad;
  assign \g24491/_0_  = (new_n2048_ & ~wb0_ack_i_pad) | (new_n1548_ & (\u2_state_reg[7]/NET0131  | wb0_ack_i_pad));
  assign new_n2048_ = new_n1524_ & \u2_state_reg[7]/NET0131  & ~\u2_state_reg[9]/NET0131  & new_n1378_;
  assign \g24530/_2_  = (new_n1590_ & (wb0_ack_i_pad | \u2_state_reg[5]/NET0131 )) | (new_n2050_ & ~wb0_ack_i_pad & \u2_state_reg[5]/NET0131 );
  assign new_n2050_ = \u2_state_reg[5]/NET0131  & new_n1401_ & new_n1377_ & new_n1380_;
  assign \g24532/_0_  = new_n2048_ & wb0_ack_i_pad;
  assign \g24534/_0_  = (new_n1548_ & ~wb0_ack_i_pad) | (new_n2050_ & (\u2_state_reg[6]/NET0131  | wb0_ack_i_pad));
  assign \g24537/_0_  = (\u2_adr0_cnt_reg[14]/P0001  & (~new_n1743_ | ~\u2_adr0_cnt_reg[13]/P0001 )) | (new_n1743_ & \u2_adr0_cnt_reg[13]/P0001  & ~\u2_adr0_cnt_reg[14]/P0001 );
  assign \g24538/_0_  = (\u2_adr1_cnt_reg[14]/P0001  & (~new_n1745_ | ~\u2_adr1_cnt_reg[13]/P0001 )) | (new_n1745_ & \u2_adr1_cnt_reg[13]/P0001  & ~\u2_adr1_cnt_reg[14]/P0001 );
  assign \g24539/_0_  = new_n1681_ ^ \u2_adr0_cnt_reg[7]/P0001 ;
  assign \g24540/_0_  = new_n1686_ ^ \u2_adr1_cnt_reg[7]/P0001 ;
  assign \g24606/_2_  = new_n2058_ & wb1_cyc_i_pad & (\u4_u1_slv_we_reg/P0001  | \u4_u1_slv_re_reg/P0001 );
  assign new_n2058_ = ~\u4_u1_rf_ack_reg/P0001  & wb1_stb_i_pad;
  assign \g24677/_0_  = \g24952/_2_  ? \u3_u1_slv_dout_reg[5]/P0001  : \u0_u0_ch_csr_r_reg[5]/NET0131 ;
  assign \g24678/_0_  = \g24952/_2_  ? \u3_u1_slv_dout_reg[6]/P0001  : \u0_u0_ch_csr_r_reg[6]/NET0131 ;
  assign \g24679/_0_  = \g24952/_2_  ? \u3_u1_slv_dout_reg[7]/P0001  : \u0_u0_ch_csr_r_reg[7]/NET0131 ;
  assign \g24688/_0_  = \g24952/_2_  ? \u3_u1_slv_dout_reg[8]/P0001  : \u0_u0_ch_csr_r_reg[8]/NET0131 ;
  assign \g24743/_0_  = \g24952/_2_  & \u3_u1_slv_dout_reg[9]/P0001 ;
  assign \g24847/_0_  = (\u2_adr1_cnt_reg[3]/P0001  & (~\u2_adr1_cnt_reg[0]/P0001  | ~\u2_adr1_cnt_reg[1]/P0001  | ~\u2_adr1_cnt_reg[2]/P0001 )) | (\u2_adr1_cnt_reg[0]/P0001  & \u2_adr1_cnt_reg[1]/P0001  & \u2_adr1_cnt_reg[2]/P0001  & ~\u2_adr1_cnt_reg[3]/P0001 );
  assign \g24849/_0_  = \g25153/_2_  ? \u3_u1_slv_dout_reg[0]/P0001  : \u0_int_maska_r_reg[0]/NET0131 ;
  assign \g25153/_2_  = new_n2067_ & ~\u3_u1_slv_adr_reg[3]/P0001  & \u3_u1_slv_adr_reg[2]/NET0131 ;
  assign new_n2067_ = \u3_u1_slv_we_reg/P0001  & new_n1512_ & ~\u3_u1_slv_adr_reg[4]/NET0131  & ~\u3_u1_slv_adr_reg[5]/P0001 ;
  assign \g24850/_0_  = \g25153/_2_  ? \u3_u1_slv_dout_reg[10]/P0001  : \u0_int_maska_r_reg[10]/NET0131 ;
  assign \g24854/_0_  = \g25153/_2_  ? \u3_u1_slv_dout_reg[11]/P0001  : \u0_int_maska_r_reg[11]/NET0131 ;
  assign \g24862/_0_  = \g25153/_2_  ? \u3_u1_slv_dout_reg[8]/P0001  : \u0_int_maska_r_reg[8]/NET0131 ;
  assign \g24872/_0_  = \g25153/_2_  ? \u3_u1_slv_dout_reg[5]/P0001  : \u0_int_maska_r_reg[5]/NET0131 ;
  assign \g24873/_0_  = \g25153/_2_  ? \u3_u1_slv_dout_reg[6]/P0001  : \u0_int_maska_r_reg[6]/NET0131 ;
  assign \g24874/_0_  = \g25153/_2_  ? \u3_u1_slv_dout_reg[7]/P0001  : \u0_int_maska_r_reg[7]/NET0131 ;
  assign \g24876/_0_  = \g25153/_2_  ? \u3_u1_slv_dout_reg[9]/P0001  : \u0_int_maska_r_reg[9]/NET0131 ;
  assign \g24879/_0_  = new_n2076_ ? \u3_u1_slv_dout_reg[0]/P0001  : \u0_csr_r_reg[0]/NET0131 ;
  assign new_n2076_ = new_n2067_ & ~\u3_u1_slv_adr_reg[2]/NET0131  & ~\u3_u1_slv_adr_reg[3]/P0001 ;
  assign \g24880/_0_  = (\u2_adr0_cnt_reg[3]/P0001  & (~\u2_adr0_cnt_reg[0]/P0001  | ~\u2_adr0_cnt_reg[1]/P0001  | ~\u2_adr0_cnt_reg[2]/P0001 )) | (\u2_adr0_cnt_reg[0]/P0001  & \u2_adr0_cnt_reg[1]/P0001  & \u2_adr0_cnt_reg[2]/P0001  & ~\u2_adr0_cnt_reg[3]/P0001 );
  assign \g24881/_0_  = new_n1685_ ^ \u2_adr1_cnt_reg[10]/P0001 ;
  assign \g24882/_0_  = new_n1680_ ^ \u2_adr0_cnt_reg[10]/P0001 ;
  assign \g25003/_0_  = (\u2_adr0_cnt_reg[6]/P0001  & (~new_n1682_ | ~\u2_adr0_cnt_reg[4]/P0001  | ~\u2_adr0_cnt_reg[5]/P0001 )) | (new_n1682_ & \u2_adr0_cnt_reg[4]/P0001  & \u2_adr0_cnt_reg[5]/P0001  & ~\u2_adr0_cnt_reg[6]/P0001 );
  assign \g25004/_0_  = new_n1743_ ^ \u2_adr0_cnt_reg[13]/P0001 ;
  assign \g25005/_0_  = new_n1745_ ^ \u2_adr1_cnt_reg[13]/P0001 ;
  assign \g25006/_0_  = (\u2_adr1_cnt_reg[6]/P0001  & (~new_n1687_ | ~\u2_adr1_cnt_reg[4]/P0001  | ~\u2_adr1_cnt_reg[5]/P0001 )) | (new_n1687_ & \u2_adr1_cnt_reg[4]/P0001  & \u2_adr1_cnt_reg[5]/P0001  & ~\u2_adr1_cnt_reg[6]/P0001 );
  assign \g25011/_0_  = \g25248/_3_  ? \u3_u1_slv_dout_reg[11]/P0001  : \u0_int_maskb_r_reg[11]/NET0131 ;
  assign \g25248/_3_  = \u3_u1_slv_adr_reg[3]/P0001  & ~\u3_u1_slv_adr_reg[2]/NET0131  & new_n2067_;
  assign \g25012/_0_  = \g25248/_3_  ? \u3_u1_slv_dout_reg[10]/P0001  : \u0_int_maskb_r_reg[10]/NET0131 ;
  assign \g25013/_0_  = \g25248/_3_  ? \u3_u1_slv_dout_reg[0]/P0001  : \u0_int_maskb_r_reg[0]/NET0131 ;
  assign \g25031/_0_  = \g25248/_3_  ? \u3_u1_slv_dout_reg[5]/P0001  : \u0_int_maskb_r_reg[5]/NET0131 ;
  assign \g25032/_0_  = \g25248/_3_  ? \u3_u1_slv_dout_reg[6]/P0001  : \u0_int_maskb_r_reg[6]/NET0131 ;
  assign \g25033/_0_  = \g25248/_3_  ? \u3_u1_slv_dout_reg[7]/P0001  : \u0_int_maskb_r_reg[7]/NET0131 ;
  assign \g25034/_0_  = \g25248/_3_  ? \u3_u1_slv_dout_reg[8]/P0001  : \u0_int_maskb_r_reg[8]/NET0131 ;
  assign \g25035/_0_  = \g25248/_3_  ? \u3_u1_slv_dout_reg[9]/P0001  : \u0_int_maskb_r_reg[9]/NET0131 ;
  assign \g25183/_0_  = (\u2_adr0_cnt_reg[9]/P0001  & (~new_n1681_ | ~\u2_adr0_cnt_reg[7]/P0001  | ~\u2_adr0_cnt_reg[8]/P0001 )) | (new_n1681_ & \u2_adr0_cnt_reg[7]/P0001  & \u2_adr0_cnt_reg[8]/P0001  & ~\u2_adr0_cnt_reg[9]/P0001 );
  assign \g25184/_0_  = (\u2_adr1_cnt_reg[9]/P0001  & (~new_n1686_ | ~\u2_adr1_cnt_reg[7]/P0001  | ~\u2_adr1_cnt_reg[8]/P0001 )) | (new_n1686_ & \u2_adr1_cnt_reg[7]/P0001  & \u2_adr1_cnt_reg[8]/P0001  & ~\u2_adr1_cnt_reg[9]/P0001 );
  assign \g25224/_0_  = new_n2058_ & new_n2096_ & ~\u4_u1_slv_re_reg/P0001  & ~wb1_we_i_pad;
  assign new_n2096_ = new_n2097_ & wb1_cyc_i_pad;
  assign new_n2097_ = ~\wb1_addr_i[31]_pad  & ~\wb1_addr_i[30]_pad  & ~\wb1_addr_i[28]_pad  & ~\wb1_addr_i[29]_pad ;
  assign \g25232/_0_  = new_n2100_ & new_n2099_ & ~\u3_u1_slv_re_reg/P0001  & ~wb0_we_i_pad;
  assign new_n2099_ = ~\wb0_addr_i[31]_pad  & ~\wb0_addr_i[30]_pad  & ~\wb0_addr_i[28]_pad  & ~\wb0_addr_i[29]_pad ;
  assign new_n2100_ = wb0_stb_i_pad & ~\u3_u1_rf_ack_reg/P0001  & wb0_cyc_i_pad;
  assign \g25237/_0_  = wb1_we_i_pad & new_n2096_ & new_n2058_;
  assign \g25261/_0_  = (\u2_adr0_cnt_reg[5]/P0001  & (~new_n1682_ | ~\u2_adr0_cnt_reg[4]/P0001 )) | (new_n1682_ & \u2_adr0_cnt_reg[4]/P0001  & ~\u2_adr0_cnt_reg[5]/P0001 );
  assign \g25262/_0_  = (\u2_adr1_cnt_reg[5]/P0001  & (~new_n1687_ | ~\u2_adr1_cnt_reg[4]/P0001 )) | (new_n1687_ & \u2_adr1_cnt_reg[4]/P0001  & ~\u2_adr1_cnt_reg[5]/P0001 );
  assign \g25266/_3_  = wb0_we_i_pad & new_n2099_ & new_n2100_;
  assign \g25267/_0_  = (\u2_adr0_cnt_reg[2]/P0001  & (~\u2_adr0_cnt_reg[0]/P0001  | ~\u2_adr0_cnt_reg[1]/P0001 )) | (\u2_adr0_cnt_reg[0]/P0001  & \u2_adr0_cnt_reg[1]/P0001  & ~\u2_adr0_cnt_reg[2]/P0001 );
  assign \g25269/_0_  = (\u2_adr1_cnt_reg[2]/P0001  & (~\u2_adr1_cnt_reg[0]/P0001  | ~\u2_adr1_cnt_reg[1]/P0001 )) | (\u2_adr1_cnt_reg[0]/P0001  & \u2_adr1_cnt_reg[1]/P0001  & ~\u2_adr1_cnt_reg[2]/P0001 );
  assign \g25602/_3_  = new_n2100_ & (\u3_u1_slv_we_reg/P0001  | \u3_u1_slv_re_reg/P0001 );
  assign \g25610/_0_  = \u2_adr0_cnt_reg[0]/P0001  ^ \u2_adr0_cnt_reg[1]/P0001 ;
  assign \g25611/_0_  = \u2_adr1_cnt_reg[0]/P0001  ^ \u2_adr1_cnt_reg[1]/P0001 ;
  assign \g25841/_0_  = ~dma_req_i_pad & dma_nd_i_pad;
  assign \g25843/_0_  = ~dma_ack_o_pad & dma_req_i_pad;
  assign \g25893/_0_  = dma_nd_i_pad & dma_req_i_pad;
  assign \g27013/_0_  = new_n1313_ ? (new_n1597_ ^ \u2_tsz_cnt_reg[2]/NET0131 ) : \u0_u0_ch_tot_sz_r_reg[2]/P0001 ;
  assign \g27060/_0_  = (\u0_u0_ch_adr1_r_reg[25]/P0001  & ~new_n1313_) | (~new_n1306_ & ~new_n2115_ & new_n1313_);
  assign new_n2115_ = ~\u2_adr1_cnt_reg[25]/P0001  & (~\u2_adr1_cnt_reg[24]/P0001  | ~new_n1334_);
  assign \g27073/_0_  = new_n1313_ ? ~new_n2117_ : \u0_u0_ch_adr0_r_reg[13]/P0001 ;
  assign new_n2117_ = new_n1320_ ? ~\u2_u0_out_r_reg[13]/P0001  : ~\u2_adr0_cnt_reg[13]/P0001 ;
  assign \g27184/_0_  = \g27186/_0_  | \g27189/_2_ ;
  assign \g47/_0_  = ~new_n2123_ | ~new_n2122_ | new_n2120_ | ~new_n2121_;
  assign new_n2120_ = new_n1698_ & \u0_u0_ch_tot_sz_r_reg[10]/P0001 ;
  assign new_n2121_ = (~new_n1707_ | ~\u0_u0_ch_busy_reg/P0001 ) & (~new_n1703_ | ~\u0_int_maskb_r_reg[10]/NET0131 );
  assign new_n2122_ = ~new_n1696_ & (~\u0_int_maska_r_reg[10]/NET0131  | ~new_n1700_);
  assign new_n2123_ = (~\u0_u0_ch_adr0_r_reg[8]/P0001  | ~new_n1704_) & (~new_n1690_ | ~\u0_u0_ch_adr1_r_reg[8]/P0001 );
  assign \u0_u0_ch_done_reg/_05_  = (~\u3_u1_slv_dout_reg[0]/P0001  | ~\g24952/_2_ ) & (\u0_u0_ch_done_reg/P0002  | new_n1508_ | \g24952/_2_ );
  assign \u3_u0_mast_we_r_reg/_05_  = ~new_n1392_ & ~new_n1373_;
  assign wb0_ack_o_pad = new_n2127_ ? wb1_ack_i_pad : \u3_u1_rf_ack_reg/P0001 ;
  assign new_n2127_ = ~new_n2099_ & wb0_cyc_i_pad;
  assign \wb0_addr_o[0]_pad  = new_n2129_ & \wb1_addr_i[0]_pad ;
  assign new_n2129_ = ~new_n2097_ & wb1_cyc_i_pad;
  assign \wb0_addr_o[10]_pad  = new_n2129_ ? \wb1_addr_i[10]_pad  : \u2_mast0_adr_reg[10]/P0001 ;
  assign \wb0_addr_o[11]_pad  = new_n2129_ ? \wb1_addr_i[11]_pad  : \u2_mast0_adr_reg[11]/P0001 ;
  assign \wb0_addr_o[12]_pad  = new_n2129_ ? \wb1_addr_i[12]_pad  : \u2_mast0_adr_reg[12]/P0001 ;
  assign \wb0_addr_o[13]_pad  = new_n2129_ ? \wb1_addr_i[13]_pad  : \u2_mast0_adr_reg[13]/P0001 ;
  assign \wb0_addr_o[14]_pad  = new_n2129_ ? \wb1_addr_i[14]_pad  : \u2_mast0_adr_reg[14]/P0001 ;
  assign \wb0_addr_o[15]_pad  = new_n2129_ ? \wb1_addr_i[15]_pad  : \u2_mast0_adr_reg[15]/P0001 ;
  assign \wb0_addr_o[16]_pad  = new_n2129_ ? \wb1_addr_i[16]_pad  : \u2_mast0_adr_reg[16]/P0001 ;
  assign \wb0_addr_o[17]_pad  = new_n2129_ ? \wb1_addr_i[17]_pad  : \u2_mast0_adr_reg[17]/P0001 ;
  assign \wb0_addr_o[18]_pad  = new_n2129_ ? \wb1_addr_i[18]_pad  : \u2_mast0_adr_reg[18]/P0001 ;
  assign \wb0_addr_o[19]_pad  = new_n2129_ ? \wb1_addr_i[19]_pad  : \u2_mast0_adr_reg[19]/P0001 ;
  assign \wb0_addr_o[1]_pad  = new_n2129_ & \wb1_addr_i[1]_pad ;
  assign \wb0_addr_o[20]_pad  = new_n2129_ ? \wb1_addr_i[20]_pad  : \u2_mast0_adr_reg[20]/P0001 ;
  assign \wb0_addr_o[21]_pad  = new_n2129_ ? \wb1_addr_i[21]_pad  : \u2_mast0_adr_reg[21]/P0001 ;
  assign \wb0_addr_o[22]_pad  = new_n2129_ ? \wb1_addr_i[22]_pad  : \u2_mast0_adr_reg[22]/P0001 ;
  assign \wb0_addr_o[23]_pad  = new_n2129_ ? \wb1_addr_i[23]_pad  : \u2_mast0_adr_reg[23]/P0001 ;
  assign \wb0_addr_o[24]_pad  = new_n2129_ ? \wb1_addr_i[24]_pad  : \u2_mast0_adr_reg[24]/P0001 ;
  assign \wb0_addr_o[25]_pad  = new_n2129_ ? \wb1_addr_i[25]_pad  : \u2_mast0_adr_reg[25]/P0001 ;
  assign \wb0_addr_o[26]_pad  = new_n2129_ ? \wb1_addr_i[26]_pad  : \u2_mast0_adr_reg[26]/P0001 ;
  assign \wb0_addr_o[27]_pad  = new_n2129_ ? \wb1_addr_i[27]_pad  : \u2_mast0_adr_reg[27]/P0001 ;
  assign \wb0_addr_o[28]_pad  = (\u2_mast0_adr_reg[28]/P0001  & (new_n2097_ | ~wb1_cyc_i_pad)) | (\wb1_addr_i[28]_pad  & wb1_cyc_i_pad);
  assign \wb0_addr_o[29]_pad  = (\u2_mast0_adr_reg[29]/P0001  & (new_n2097_ | ~wb1_cyc_i_pad)) | (\wb1_addr_i[29]_pad  & wb1_cyc_i_pad);
  assign \wb0_addr_o[2]_pad  = new_n2129_ ? \wb1_addr_i[2]_pad  : \u2_mast0_adr_reg[2]/P0001 ;
  assign \wb0_addr_o[30]_pad  = (\u2_mast0_adr_reg[30]/P0001  & (new_n2097_ | ~wb1_cyc_i_pad)) | (\wb1_addr_i[30]_pad  & wb1_cyc_i_pad);
  assign \wb0_addr_o[31]_pad  = (\u2_mast0_adr_reg[31]/P0001  & (new_n2097_ | ~wb1_cyc_i_pad)) | (\wb1_addr_i[31]_pad  & wb1_cyc_i_pad);
  assign \wb0_addr_o[3]_pad  = new_n2129_ ? \wb1_addr_i[3]_pad  : \u2_mast0_adr_reg[3]/NET0131 ;
  assign \wb0_addr_o[4]_pad  = new_n2129_ ? \wb1_addr_i[4]_pad  : \u2_mast0_adr_reg[4]/P0001 ;
  assign \wb0_addr_o[5]_pad  = new_n2129_ ? \wb1_addr_i[5]_pad  : \u2_mast0_adr_reg[5]/P0001 ;
  assign \wb0_addr_o[6]_pad  = new_n2129_ ? \wb1_addr_i[6]_pad  : \u2_mast0_adr_reg[6]/P0001 ;
  assign \wb0_addr_o[7]_pad  = new_n2129_ ? \wb1_addr_i[7]_pad  : \u2_mast0_adr_reg[7]/P0001 ;
  assign \wb0_addr_o[8]_pad  = new_n2129_ ? \wb1_addr_i[8]_pad  : \u2_mast0_adr_reg[8]/P0001 ;
  assign \wb0_addr_o[9]_pad  = new_n2129_ ? \wb1_addr_i[9]_pad  : \u2_mast0_adr_reg[9]/P0001 ;
  assign wb0_cyc_o_pad = new_n2129_ | \u3_u0_mast_cyc_reg/P0001 ;
  assign wb0_err_o_pad = new_n2127_ & wb1_err_i_pad;
  assign wb0_rty_o_pad = new_n2127_ & wb1_rty_i_pad;
  assign \wb0_sel_o[0]_pad  = \wb1_sel_i[0]_pad  | ~new_n2129_;
  assign \wb0_sel_o[1]_pad  = \wb1_sel_i[1]_pad  | ~new_n2129_;
  assign \wb0_sel_o[2]_pad  = \wb1_sel_i[2]_pad  | ~new_n2129_;
  assign \wb0_sel_o[3]_pad  = \wb1_sel_i[3]_pad  | ~new_n2129_;
  assign wb0_stb_o_pad = new_n2129_ ? wb1_stb_i_pad : \u3_u0_mast_stb_reg/P0001 ;
  assign wb0_we_o_pad = new_n2129_ ? wb1_we_i_pad : \u3_u0_mast_we_r_reg/P0002 ;
  assign \wb0m_data_o[0]_pad  = new_n2127_ ? \wb1s_data_i[0]_pad  : \u0_wb_rf_dout_reg[0]/P0001 ;
  assign \wb0m_data_o[10]_pad  = new_n2127_ ? \wb1s_data_i[10]_pad  : \u0_wb_rf_dout_reg[10]/P0001 ;
  assign \wb0m_data_o[11]_pad  = new_n2127_ ? \wb1s_data_i[11]_pad  : \u0_wb_rf_dout_reg[11]/P0001 ;
  assign \wb0m_data_o[12]_pad  = new_n2127_ ? \wb1s_data_i[12]_pad  : \u0_wb_rf_dout_reg[12]/P0001 ;
  assign \wb0m_data_o[13]_pad  = new_n2127_ ? \wb1s_data_i[13]_pad  : \u0_wb_rf_dout_reg[13]/P0001 ;
  assign \wb0m_data_o[14]_pad  = new_n2127_ ? \wb1s_data_i[14]_pad  : \u0_wb_rf_dout_reg[14]/P0001 ;
  assign \wb0m_data_o[15]_pad  = new_n2127_ ? \wb1s_data_i[15]_pad  : \u0_wb_rf_dout_reg[15]/P0001 ;
  assign \wb0m_data_o[16]_pad  = new_n2127_ ? \wb1s_data_i[16]_pad  : \u0_wb_rf_dout_reg[16]/P0001 ;
  assign \wb0m_data_o[17]_pad  = new_n2127_ ? \wb1s_data_i[17]_pad  : \u0_wb_rf_dout_reg[17]/P0001 ;
  assign \wb0m_data_o[18]_pad  = new_n2127_ ? \wb1s_data_i[18]_pad  : \u0_wb_rf_dout_reg[18]/P0001 ;
  assign \wb0m_data_o[19]_pad  = new_n2127_ ? \wb1s_data_i[19]_pad  : \u0_wb_rf_dout_reg[19]/P0001 ;
  assign \wb0m_data_o[1]_pad  = new_n2127_ ? \wb1s_data_i[1]_pad  : \u0_wb_rf_dout_reg[1]/P0001 ;
  assign \wb0m_data_o[20]_pad  = new_n2127_ ? \wb1s_data_i[20]_pad  : \u0_wb_rf_dout_reg[20]/P0001 ;
  assign \wb0m_data_o[21]_pad  = new_n2127_ ? \wb1s_data_i[21]_pad  : \u0_wb_rf_dout_reg[21]/P0001 ;
  assign \wb0m_data_o[22]_pad  = new_n2127_ ? \wb1s_data_i[22]_pad  : \u0_wb_rf_dout_reg[22]/P0001 ;
  assign \wb0m_data_o[23]_pad  = new_n2127_ ? \wb1s_data_i[23]_pad  : \u0_wb_rf_dout_reg[23]/P0001 ;
  assign \wb0m_data_o[24]_pad  = new_n2127_ ? \wb1s_data_i[24]_pad  : \u0_wb_rf_dout_reg[24]/P0001 ;
  assign \wb0m_data_o[25]_pad  = new_n2127_ ? \wb1s_data_i[25]_pad  : \u0_wb_rf_dout_reg[25]/P0001 ;
  assign \wb0m_data_o[26]_pad  = new_n2127_ ? \wb1s_data_i[26]_pad  : \u0_wb_rf_dout_reg[26]/P0001 ;
  assign \wb0m_data_o[27]_pad  = new_n2127_ ? \wb1s_data_i[27]_pad  : \u0_wb_rf_dout_reg[27]/P0001 ;
  assign \wb0m_data_o[28]_pad  = new_n2127_ ? \wb1s_data_i[28]_pad  : \u0_wb_rf_dout_reg[28]/P0001 ;
  assign \wb0m_data_o[29]_pad  = new_n2127_ ? \wb1s_data_i[29]_pad  : \u0_wb_rf_dout_reg[29]/P0001 ;
  assign \wb0m_data_o[2]_pad  = new_n2127_ ? \wb1s_data_i[2]_pad  : \u0_wb_rf_dout_reg[2]/P0001 ;
  assign \wb0m_data_o[30]_pad  = new_n2127_ ? \wb1s_data_i[30]_pad  : \u0_wb_rf_dout_reg[30]/P0001 ;
  assign \wb0m_data_o[31]_pad  = new_n2127_ ? \wb1s_data_i[31]_pad  : \u0_wb_rf_dout_reg[31]/P0001 ;
  assign \wb0m_data_o[3]_pad  = new_n2127_ ? \wb1s_data_i[3]_pad  : \u0_wb_rf_dout_reg[3]/P0001 ;
  assign \wb0m_data_o[4]_pad  = new_n2127_ ? \wb1s_data_i[4]_pad  : \u0_wb_rf_dout_reg[4]/P0001 ;
  assign \wb0m_data_o[5]_pad  = new_n2127_ ? \wb1s_data_i[5]_pad  : \u0_wb_rf_dout_reg[5]/P0001 ;
  assign \wb0m_data_o[6]_pad  = new_n2127_ ? \wb1s_data_i[6]_pad  : \u0_wb_rf_dout_reg[6]/P0001 ;
  assign \wb0m_data_o[7]_pad  = new_n2127_ ? \wb1s_data_i[7]_pad  : \u0_wb_rf_dout_reg[7]/P0001 ;
  assign \wb0m_data_o[8]_pad  = new_n2127_ ? \wb1s_data_i[8]_pad  : \u0_wb_rf_dout_reg[8]/P0001 ;
  assign \wb0m_data_o[9]_pad  = new_n2127_ ? \wb1s_data_i[9]_pad  : \u0_wb_rf_dout_reg[9]/P0001 ;
  assign \wb0s_data_o[0]_pad  = new_n2203_ | (new_n2129_ & \wb1m_data_i[0]_pad );
  assign new_n2203_ = ~new_n2129_ & (new_n1393_ ? ~new_n2204_ : \u2_tsz_cnt_reg[0]/NET0131 );
  assign new_n2204_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[0]/P0001  : ~\u3_u0_mast_dout_reg[0]/P0001 ;
  assign \wb0s_data_o[10]_pad  = new_n2206_ | (new_n2129_ & \wb1m_data_i[10]_pad );
  assign new_n2206_ = ~new_n2129_ & (new_n1393_ ? ~new_n2207_ : \u2_tsz_cnt_reg[10]/NET0131 );
  assign new_n2207_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[10]/P0001  : ~\u3_u0_mast_dout_reg[10]/P0001 ;
  assign \wb0s_data_o[11]_pad  = new_n2209_ | (new_n2129_ & \wb1m_data_i[11]_pad );
  assign new_n2209_ = ~new_n2129_ & (new_n1393_ ? ~new_n2210_ : \u2_tsz_cnt_reg[11]/NET0131 );
  assign new_n2210_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[11]/P0001  : ~\u3_u0_mast_dout_reg[11]/P0001 ;
  assign \wb0s_data_o[12]_pad  = (\wb1m_data_i[12]_pad  & new_n2129_) | (~new_n2212_ & new_n1393_ & ~new_n2129_);
  assign new_n2212_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[12]/P0001  : ~\u3_u0_mast_dout_reg[12]/P0001 ;
  assign \wb0s_data_o[13]_pad  = (\wb1m_data_i[13]_pad  & new_n2129_) | (~new_n2214_ & new_n1393_ & ~new_n2129_);
  assign new_n2214_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[13]/P0001  : ~\u3_u0_mast_dout_reg[13]/P0001 ;
  assign \wb0s_data_o[14]_pad  = (\wb1m_data_i[14]_pad  & new_n2129_) | (~new_n2216_ & new_n1393_ & ~new_n2129_);
  assign new_n2216_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[14]/P0001  : ~\u3_u0_mast_dout_reg[14]/P0001 ;
  assign \wb0s_data_o[15]_pad  = (\wb1m_data_i[15]_pad  & new_n2129_) | (~new_n2218_ & new_n1393_ & ~new_n2129_);
  assign new_n2218_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[15]/P0001  : ~\u3_u0_mast_dout_reg[15]/P0001 ;
  assign \wb0s_data_o[16]_pad  = (\wb1m_data_i[16]_pad  & new_n2129_) | (~new_n2220_ & new_n1393_ & ~new_n2129_);
  assign new_n2220_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[16]/P0001  : ~\u3_u0_mast_dout_reg[16]/P0001 ;
  assign \wb0s_data_o[17]_pad  = (\wb1m_data_i[17]_pad  & new_n2129_) | (~new_n2222_ & new_n1393_ & ~new_n2129_);
  assign new_n2222_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[17]/P0001  : ~\u3_u0_mast_dout_reg[17]/P0001 ;
  assign \wb0s_data_o[18]_pad  = (\wb1m_data_i[18]_pad  & new_n2129_) | (~new_n2224_ & new_n1393_ & ~new_n2129_);
  assign new_n2224_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[18]/P0001  : ~\u3_u0_mast_dout_reg[18]/P0001 ;
  assign \wb0s_data_o[19]_pad  = (\wb1m_data_i[19]_pad  & new_n2129_) | (~new_n2226_ & new_n1393_ & ~new_n2129_);
  assign new_n2226_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[19]/P0001  : ~\u3_u0_mast_dout_reg[19]/P0001 ;
  assign \wb0s_data_o[1]_pad  = new_n2228_ | (new_n2129_ & \wb1m_data_i[1]_pad );
  assign new_n2228_ = ~new_n2129_ & (new_n1393_ ? ~new_n2229_ : \u2_tsz_cnt_reg[1]/NET0131 );
  assign new_n2229_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[1]/P0001  : ~\u3_u0_mast_dout_reg[1]/P0001 ;
  assign \wb0s_data_o[20]_pad  = (\wb1m_data_i[20]_pad  & new_n2129_) | (~new_n2231_ & new_n1393_ & ~new_n2129_);
  assign new_n2231_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[20]/P0001  : ~\u3_u0_mast_dout_reg[20]/P0001 ;
  assign \wb0s_data_o[21]_pad  = (\wb1m_data_i[21]_pad  & new_n2129_) | (~new_n2233_ & new_n1393_ & ~new_n2129_);
  assign new_n2233_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[21]/P0001  : ~\u3_u0_mast_dout_reg[21]/P0001 ;
  assign \wb0s_data_o[22]_pad  = (\wb1m_data_i[22]_pad  & new_n2129_) | (~new_n2235_ & new_n1393_ & ~new_n2129_);
  assign new_n2235_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[22]/P0001  : ~\u3_u0_mast_dout_reg[22]/P0001 ;
  assign \wb0s_data_o[23]_pad  = (\wb1m_data_i[23]_pad  & new_n2129_) | (~new_n2237_ & new_n1393_ & ~new_n2129_);
  assign new_n2237_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[23]/P0001  : ~\u3_u0_mast_dout_reg[23]/P0001 ;
  assign \wb0s_data_o[24]_pad  = (\wb1m_data_i[24]_pad  & new_n2129_) | (~new_n2239_ & new_n1393_ & ~new_n2129_);
  assign new_n2239_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[24]/P0001  : ~\u3_u0_mast_dout_reg[24]/P0001 ;
  assign \wb0s_data_o[25]_pad  = (\wb1m_data_i[25]_pad  & new_n2129_) | (~new_n2241_ & new_n1393_ & ~new_n2129_);
  assign new_n2241_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[25]/P0001  : ~\u3_u0_mast_dout_reg[25]/P0001 ;
  assign \wb0s_data_o[26]_pad  = (\wb1m_data_i[26]_pad  & new_n2129_) | (~new_n2243_ & new_n1393_ & ~new_n2129_);
  assign new_n2243_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[26]/P0001  : ~\u3_u0_mast_dout_reg[26]/P0001 ;
  assign \wb0s_data_o[27]_pad  = (\wb1m_data_i[27]_pad  & new_n2129_) | (~new_n2245_ & new_n1393_ & ~new_n2129_);
  assign new_n2245_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[27]/P0001  : ~\u3_u0_mast_dout_reg[27]/P0001 ;
  assign \wb0s_data_o[28]_pad  = (\wb1m_data_i[28]_pad  & new_n2129_) | (~new_n2247_ & new_n1393_ & ~new_n2129_);
  assign new_n2247_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[28]/P0001  : ~\u3_u0_mast_dout_reg[28]/P0001 ;
  assign \wb0s_data_o[29]_pad  = (\wb1m_data_i[29]_pad  & new_n2129_) | (~new_n2249_ & new_n1393_ & ~new_n2129_);
  assign new_n2249_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[29]/P0001  : ~\u3_u0_mast_dout_reg[29]/P0001 ;
  assign \wb0s_data_o[2]_pad  = new_n2251_ | (new_n2129_ & \wb1m_data_i[2]_pad );
  assign new_n2251_ = ~new_n2129_ & (new_n1393_ ? ~new_n2252_ : \u2_tsz_cnt_reg[2]/NET0131 );
  assign new_n2252_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[2]/P0001  : ~\u3_u0_mast_dout_reg[2]/P0001 ;
  assign \wb0s_data_o[30]_pad  = (\wb1m_data_i[30]_pad  & new_n2129_) | (~new_n2254_ & new_n1393_ & ~new_n2129_);
  assign new_n2254_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[30]/P0001  : ~\u3_u0_mast_dout_reg[30]/P0001 ;
  assign \wb0s_data_o[31]_pad  = (\wb1m_data_i[31]_pad  & new_n2129_) | (~new_n2256_ & new_n1393_ & ~new_n2129_);
  assign new_n2256_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[31]/P0001  : ~\u3_u0_mast_dout_reg[31]/P0001 ;
  assign \wb0s_data_o[3]_pad  = new_n2258_ | (new_n2129_ & \wb1m_data_i[3]_pad );
  assign new_n2258_ = ~new_n2129_ & (new_n1393_ ? ~new_n2259_ : \u2_tsz_cnt_reg[3]/NET0131 );
  assign new_n2259_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[3]/P0001  : ~\u3_u0_mast_dout_reg[3]/P0001 ;
  assign \wb0s_data_o[4]_pad  = new_n2261_ | (new_n2129_ & \wb1m_data_i[4]_pad );
  assign new_n2261_ = ~new_n2129_ & (new_n1393_ ? ~new_n2262_ : \u2_tsz_cnt_reg[4]/NET0131 );
  assign new_n2262_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[4]/P0001  : ~\u3_u0_mast_dout_reg[4]/P0001 ;
  assign \wb0s_data_o[5]_pad  = new_n2264_ | (new_n2129_ & \wb1m_data_i[5]_pad );
  assign new_n2264_ = ~new_n2129_ & (new_n1393_ ? ~new_n2265_ : \u2_tsz_cnt_reg[5]/NET0131 );
  assign new_n2265_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[5]/P0001  : ~\u3_u0_mast_dout_reg[5]/P0001 ;
  assign \wb0s_data_o[6]_pad  = new_n2267_ | (new_n2129_ & \wb1m_data_i[6]_pad );
  assign new_n2267_ = ~new_n2129_ & (new_n1393_ ? ~new_n2268_ : \u2_tsz_cnt_reg[6]/NET0131 );
  assign new_n2268_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[6]/P0001  : ~\u3_u0_mast_dout_reg[6]/P0001 ;
  assign \wb0s_data_o[7]_pad  = new_n2270_ | (new_n2129_ & \wb1m_data_i[7]_pad );
  assign new_n2270_ = ~new_n2129_ & (new_n1393_ ? ~new_n2271_ : \u2_tsz_cnt_reg[7]/NET0131 );
  assign new_n2271_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[7]/P0001  : ~\u3_u0_mast_dout_reg[7]/P0001 ;
  assign \wb0s_data_o[8]_pad  = new_n2273_ | (new_n2129_ & \wb1m_data_i[8]_pad );
  assign new_n2273_ = ~new_n2129_ & (new_n1393_ ? ~new_n2274_ : \u2_tsz_cnt_reg[8]/NET0131 );
  assign new_n2274_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[8]/P0001  : ~\u3_u0_mast_dout_reg[8]/P0001 ;
  assign \wb0s_data_o[9]_pad  = new_n2276_ | (new_n2129_ & \wb1m_data_i[9]_pad );
  assign new_n2276_ = ~new_n2129_ & (new_n1393_ ? ~new_n2277_ : \u2_tsz_cnt_reg[9]/NET0131 );
  assign new_n2277_ = \u0_u0_ch_csr_r_reg[2]/NET0131  ? ~\u4_u0_mast_dout_reg[9]/P0001  : ~\u3_u0_mast_dout_reg[9]/P0001 ;
  assign wb1_ack_o_pad = new_n2129_ ? wb0_ack_i_pad : \u4_u1_rf_ack_reg/P0001 ;
  assign \wb1_addr_o[0]_pad  = new_n2127_ & \wb0_addr_i[0]_pad ;
  assign \wb1_addr_o[10]_pad  = new_n2127_ ? \wb0_addr_i[10]_pad  : \u2_mast1_adr_reg[10]/P0001 ;
  assign \wb1_addr_o[11]_pad  = new_n2127_ ? \wb0_addr_i[11]_pad  : \u2_mast1_adr_reg[11]/P0001 ;
  assign \wb1_addr_o[12]_pad  = new_n2127_ ? \wb0_addr_i[12]_pad  : \u2_mast1_adr_reg[12]/P0001 ;
  assign \wb1_addr_o[13]_pad  = new_n2127_ ? \wb0_addr_i[13]_pad  : \u2_mast1_adr_reg[13]/P0001 ;
  assign \wb1_addr_o[14]_pad  = new_n2127_ ? \wb0_addr_i[14]_pad  : \u2_mast1_adr_reg[14]/P0001 ;
  assign \wb1_addr_o[15]_pad  = new_n2127_ ? \wb0_addr_i[15]_pad  : \u2_mast1_adr_reg[15]/P0001 ;
  assign \wb1_addr_o[16]_pad  = new_n2127_ ? \wb0_addr_i[16]_pad  : \u2_mast1_adr_reg[16]/P0001 ;
  assign \wb1_addr_o[17]_pad  = new_n2127_ ? \wb0_addr_i[17]_pad  : \u2_mast1_adr_reg[17]/P0001 ;
  assign \wb1_addr_o[18]_pad  = new_n2127_ ? \wb0_addr_i[18]_pad  : \u2_mast1_adr_reg[18]/P0001 ;
  assign \wb1_addr_o[19]_pad  = new_n2127_ ? \wb0_addr_i[19]_pad  : \u2_mast1_adr_reg[19]/P0001 ;
  assign \wb1_addr_o[1]_pad  = new_n2127_ & \wb0_addr_i[1]_pad ;
  assign \wb1_addr_o[20]_pad  = new_n2127_ ? \wb0_addr_i[20]_pad  : \u2_mast1_adr_reg[20]/P0001 ;
  assign \wb1_addr_o[21]_pad  = new_n2127_ ? \wb0_addr_i[21]_pad  : \u2_mast1_adr_reg[21]/P0001 ;
  assign \wb1_addr_o[22]_pad  = new_n2127_ ? \wb0_addr_i[22]_pad  : \u2_mast1_adr_reg[22]/P0001 ;
  assign \wb1_addr_o[23]_pad  = new_n2127_ ? \wb0_addr_i[23]_pad  : \u2_mast1_adr_reg[23]/P0001 ;
  assign \wb1_addr_o[24]_pad  = new_n2127_ ? \wb0_addr_i[24]_pad  : \u2_mast1_adr_reg[24]/P0001 ;
  assign \wb1_addr_o[25]_pad  = new_n2127_ ? \wb0_addr_i[25]_pad  : \u2_mast1_adr_reg[25]/P0001 ;
  assign \wb1_addr_o[26]_pad  = new_n2127_ ? \wb0_addr_i[26]_pad  : \u2_mast1_adr_reg[26]/P0001 ;
  assign \wb1_addr_o[27]_pad  = new_n2127_ ? \wb0_addr_i[27]_pad  : \u2_mast1_adr_reg[27]/P0001 ;
  assign \wb1_addr_o[28]_pad  = (\u2_mast1_adr_reg[28]/P0001  & (new_n2099_ | ~wb0_cyc_i_pad)) | (\wb0_addr_i[28]_pad  & wb0_cyc_i_pad);
  assign \wb1_addr_o[29]_pad  = (\u2_mast1_adr_reg[29]/P0001  & (new_n2099_ | ~wb0_cyc_i_pad)) | (\wb0_addr_i[29]_pad  & wb0_cyc_i_pad);
  assign \wb1_addr_o[2]_pad  = new_n2127_ ? \wb0_addr_i[2]_pad  : \u2_mast1_adr_reg[2]/P0001 ;
  assign \wb1_addr_o[30]_pad  = (\u2_mast1_adr_reg[30]/P0001  & (new_n2099_ | ~wb0_cyc_i_pad)) | (\wb0_addr_i[30]_pad  & wb0_cyc_i_pad);
  assign \wb1_addr_o[31]_pad  = (\u2_mast1_adr_reg[31]/P0001  & (new_n2099_ | ~wb0_cyc_i_pad)) | (\wb0_addr_i[31]_pad  & wb0_cyc_i_pad);
  assign \wb1_addr_o[3]_pad  = new_n2127_ ? \wb0_addr_i[3]_pad  : \u2_mast1_adr_reg[3]/P0001 ;
  assign \wb1_addr_o[4]_pad  = new_n2127_ ? \wb0_addr_i[4]_pad  : \u2_mast1_adr_reg[4]/P0001 ;
  assign \wb1_addr_o[5]_pad  = new_n2127_ ? \wb0_addr_i[5]_pad  : \u2_mast1_adr_reg[5]/P0001 ;
  assign \wb1_addr_o[6]_pad  = new_n2127_ ? \wb0_addr_i[6]_pad  : \u2_mast1_adr_reg[6]/P0001 ;
  assign \wb1_addr_o[7]_pad  = new_n2127_ ? \wb0_addr_i[7]_pad  : \u2_mast1_adr_reg[7]/P0001 ;
  assign \wb1_addr_o[8]_pad  = new_n2127_ ? \wb0_addr_i[8]_pad  : \u2_mast1_adr_reg[8]/P0001 ;
  assign \wb1_addr_o[9]_pad  = new_n2127_ ? \wb0_addr_i[9]_pad  : \u2_mast1_adr_reg[9]/P0001 ;
  assign wb1_cyc_o_pad = new_n2127_ | \u4_u0_mast_cyc_reg/P0001 ;
  assign wb1_err_o_pad = new_n2129_ & wb0_err_i_pad;
  assign wb1_rty_o_pad = new_n2129_ & wb0_rty_i_pad;
  assign \wb1_sel_o[0]_pad  = \wb0_sel_i[0]_pad  | ~new_n2127_;
  assign \wb1_sel_o[1]_pad  = \wb0_sel_i[1]_pad  | ~new_n2127_;
  assign \wb1_sel_o[2]_pad  = \wb0_sel_i[2]_pad  | ~new_n2127_;
  assign \wb1_sel_o[3]_pad  = \wb0_sel_i[3]_pad  | ~new_n2127_;
  assign wb1_stb_o_pad = new_n2127_ ? wb0_stb_i_pad : \u4_u0_mast_stb_reg/P0001 ;
  assign wb1_we_o_pad = new_n2127_ ? wb0_we_i_pad : \u4_u0_mast_we_r_reg/P0001 ;
  assign \wb1m_data_o[0]_pad  = new_n2129_ & \wb0s_data_i[0]_pad ;
  assign \wb1m_data_o[10]_pad  = new_n2129_ & \wb0s_data_i[10]_pad ;
  assign \wb1m_data_o[11]_pad  = new_n2129_ & \wb0s_data_i[11]_pad ;
  assign \wb1m_data_o[12]_pad  = new_n2129_ & \wb0s_data_i[12]_pad ;
  assign \wb1m_data_o[13]_pad  = new_n2129_ & \wb0s_data_i[13]_pad ;
  assign \wb1m_data_o[14]_pad  = new_n2129_ & \wb0s_data_i[14]_pad ;
  assign \wb1m_data_o[15]_pad  = new_n2129_ & \wb0s_data_i[15]_pad ;
  assign \wb1m_data_o[16]_pad  = new_n2129_ & \wb0s_data_i[16]_pad ;
  assign \wb1m_data_o[17]_pad  = new_n2129_ & \wb0s_data_i[17]_pad ;
  assign \wb1m_data_o[18]_pad  = new_n2129_ & \wb0s_data_i[18]_pad ;
  assign \wb1m_data_o[19]_pad  = new_n2129_ & \wb0s_data_i[19]_pad ;
  assign \wb1m_data_o[1]_pad  = new_n2129_ & \wb0s_data_i[1]_pad ;
  assign \wb1m_data_o[20]_pad  = new_n2129_ & \wb0s_data_i[20]_pad ;
  assign \wb1m_data_o[21]_pad  = new_n2129_ & \wb0s_data_i[21]_pad ;
  assign \wb1m_data_o[22]_pad  = new_n2129_ & \wb0s_data_i[22]_pad ;
  assign \wb1m_data_o[23]_pad  = new_n2129_ & \wb0s_data_i[23]_pad ;
  assign \wb1m_data_o[24]_pad  = new_n2129_ & \wb0s_data_i[24]_pad ;
  assign \wb1m_data_o[25]_pad  = new_n2129_ & \wb0s_data_i[25]_pad ;
  assign \wb1m_data_o[26]_pad  = new_n2129_ & \wb0s_data_i[26]_pad ;
  assign \wb1m_data_o[27]_pad  = new_n2129_ & \wb0s_data_i[27]_pad ;
  assign \wb1m_data_o[28]_pad  = new_n2129_ & \wb0s_data_i[28]_pad ;
  assign \wb1m_data_o[29]_pad  = new_n2129_ & \wb0s_data_i[29]_pad ;
  assign \wb1m_data_o[2]_pad  = new_n2129_ & \wb0s_data_i[2]_pad ;
  assign \wb1m_data_o[30]_pad  = new_n2129_ & \wb0s_data_i[30]_pad ;
  assign \wb1m_data_o[31]_pad  = new_n2129_ & \wb0s_data_i[31]_pad ;
  assign \wb1m_data_o[3]_pad  = new_n2129_ & \wb0s_data_i[3]_pad ;
  assign \wb1m_data_o[4]_pad  = new_n2129_ & \wb0s_data_i[4]_pad ;
  assign \wb1m_data_o[5]_pad  = new_n2129_ & \wb0s_data_i[5]_pad ;
  assign \wb1m_data_o[6]_pad  = new_n2129_ & \wb0s_data_i[6]_pad ;
  assign \wb1m_data_o[7]_pad  = new_n2129_ & \wb0s_data_i[7]_pad ;
  assign \wb1m_data_o[8]_pad  = new_n2129_ & \wb0s_data_i[8]_pad ;
  assign \wb1m_data_o[9]_pad  = new_n2129_ & \wb0s_data_i[9]_pad ;
  assign \wb1s_data_o[0]_pad  = new_n2127_ ? \wb0m_data_i[0]_pad  : ~new_n2204_;
  assign \wb1s_data_o[10]_pad  = new_n2127_ ? \wb0m_data_i[10]_pad  : ~new_n2207_;
  assign \wb1s_data_o[11]_pad  = new_n2127_ ? \wb0m_data_i[11]_pad  : ~new_n2210_;
  assign \wb1s_data_o[12]_pad  = new_n2127_ ? \wb0m_data_i[12]_pad  : ~new_n2212_;
  assign \wb1s_data_o[13]_pad  = new_n2127_ ? \wb0m_data_i[13]_pad  : ~new_n2214_;
  assign \wb1s_data_o[14]_pad  = new_n2127_ ? \wb0m_data_i[14]_pad  : ~new_n2216_;
  assign \wb1s_data_o[15]_pad  = new_n2127_ ? \wb0m_data_i[15]_pad  : ~new_n2218_;
  assign \wb1s_data_o[16]_pad  = new_n2127_ ? \wb0m_data_i[16]_pad  : ~new_n2220_;
  assign \wb1s_data_o[17]_pad  = new_n2127_ ? \wb0m_data_i[17]_pad  : ~new_n2222_;
  assign \wb1s_data_o[18]_pad  = new_n2127_ ? \wb0m_data_i[18]_pad  : ~new_n2224_;
  assign \wb1s_data_o[19]_pad  = new_n2127_ ? \wb0m_data_i[19]_pad  : ~new_n2226_;
  assign \wb1s_data_o[1]_pad  = new_n2127_ ? \wb0m_data_i[1]_pad  : ~new_n2229_;
  assign \wb1s_data_o[20]_pad  = new_n2127_ ? \wb0m_data_i[20]_pad  : ~new_n2231_;
  assign \wb1s_data_o[21]_pad  = new_n2127_ ? \wb0m_data_i[21]_pad  : ~new_n2233_;
  assign \wb1s_data_o[22]_pad  = new_n2127_ ? \wb0m_data_i[22]_pad  : ~new_n2235_;
  assign \wb1s_data_o[23]_pad  = new_n2127_ ? \wb0m_data_i[23]_pad  : ~new_n2237_;
  assign \wb1s_data_o[24]_pad  = new_n2127_ ? \wb0m_data_i[24]_pad  : ~new_n2239_;
  assign \wb1s_data_o[25]_pad  = new_n2127_ ? \wb0m_data_i[25]_pad  : ~new_n2241_;
  assign \wb1s_data_o[26]_pad  = new_n2127_ ? \wb0m_data_i[26]_pad  : ~new_n2243_;
  assign \wb1s_data_o[27]_pad  = new_n2127_ ? \wb0m_data_i[27]_pad  : ~new_n2245_;
  assign \wb1s_data_o[28]_pad  = new_n2127_ ? \wb0m_data_i[28]_pad  : ~new_n2247_;
  assign \wb1s_data_o[29]_pad  = new_n2127_ ? \wb0m_data_i[29]_pad  : ~new_n2249_;
  assign \wb1s_data_o[2]_pad  = new_n2127_ ? \wb0m_data_i[2]_pad  : ~new_n2252_;
  assign \wb1s_data_o[30]_pad  = new_n2127_ ? \wb0m_data_i[30]_pad  : ~new_n2254_;
  assign \wb1s_data_o[31]_pad  = new_n2127_ ? \wb0m_data_i[31]_pad  : ~new_n2256_;
  assign \wb1s_data_o[3]_pad  = new_n2127_ ? \wb0m_data_i[3]_pad  : ~new_n2259_;
  assign \wb1s_data_o[4]_pad  = new_n2127_ ? \wb0m_data_i[4]_pad  : ~new_n2262_;
  assign \wb1s_data_o[5]_pad  = new_n2127_ ? \wb0m_data_i[5]_pad  : ~new_n2265_;
  assign \wb1s_data_o[6]_pad  = new_n2127_ ? \wb0m_data_i[6]_pad  : ~new_n2268_;
  assign \wb1s_data_o[7]_pad  = new_n2127_ ? \wb0m_data_i[7]_pad  : ~new_n2271_;
  assign \wb1s_data_o[8]_pad  = new_n2127_ ? \wb0m_data_i[8]_pad  : ~new_n2274_;
  assign \wb1s_data_o[9]_pad  = new_n2127_ ? \wb0m_data_i[9]_pad  : ~new_n2277_;
  assign _al_n0 = 1'b0;
  assign _al_n1 = 1'b1;
  assign \u2_adr0_cnt_reg[0]/P0000  = ~\u2_adr0_cnt_reg[0]/P0001 ;
  assign \u2_adr1_cnt_reg[0]/P0000  = ~\u2_adr1_cnt_reg[0]/P0001 ;
endmodule


