Library IEEE;
use ieee.std_logic_1164.all;

entity mux10v1_Nbit_test is
	generic (
		n : integer := 10
	);
end entity;

architecture archi_mux10v1_Nbit_test of mux10v1_Nbit_test is
	component mux10v1_Nbit is
		generic (
			n : integer := 10
		);
		PORT ( 
			din, g, r0, r1, r2, r3, r4, r5, r6, r7: IN STD_LOGIC_vector(n-1 downto 0);
			sel : in std_logic_vector(3 downto 0);
			s : OUT STD_LOGIC_vector(n-1 downto 0)
		);
	end component;
	
	signal din_s, g_s, r0_s, r1_s, r2_s, r3_s, r4_s, r5_s, r6_s, r7_s : STD_LOGIC_vector(n-1 downto 0);
	signal sel_s : std_logic_vector(3 downto 0);
	signal s_s : STD_LOGIC_vector(n-1 downto 0);
	
	begin
		mux10v1_Nbit_1 : mux10v1_Nbit
			generic map (
				n => 10
			)
			port map (
				din => din_s,
				g => g_s,
				r0 => r0_s,
				r1 => r1_s,
				r2 => r2_s,
				r3 => r3_s,
				r4 => r4_s,
				r5 => r5_s,
				r6 => r6_s,
				r7 => r7_s,
				sel => sel_s,
				s => s_s
			);
			
		process
			begin
				din_s <= "0000000000";
				g_s <= "0000000001";
				r0_s <= "0000000010";
				r1_s <= "0000000011";
				r2_s <= "0000000100";
				r3_s <= "0000000101";
				r4_s <= "0000000110";
				r5_s <= "0000000111";
				r6_s <= "0000001000";
				r7_s <= "0000001001";
				
				sel_s <= "0000";
				
				wait for 20 ns;
				sel_s <= "0001";
				
				wait for 20 ns;
				sel_s <= "0010";
				
				wait for 20 ns;
				sel_s <= "0011";
				
				wait for 20 ns;
				sel_s <= "0100";
				
				wait for 20 ns;
				sel_s <= "0101";
				
				wait for 20 ns;
				sel_s <= "0111";
				
				wait for 20 ns;
				sel_s <= "1000";
				
				wait for 20 ns;
				sel_s <= "1001";
				
				wait for 20 ns;
				sel_s <= "1010";
				
				wait;
		end process;
	
			
end architecture;