<stg><name>calcHaarPattern_xy</name>


<trans_list>

<trans id="916" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:19  %box_0_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_3_read)

]]></Node>
<StgValue><ssdm name="box_0_3_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:20  %box_0_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_2_read)

]]></Node>
<StgValue><ssdm name="box_0_2_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:21  %box_0_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_1_read)

]]></Node>
<StgValue><ssdm name="box_0_1_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:22  %box_0_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_0_read)

]]></Node>
<StgValue><ssdm name="box_0_0_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:28  %tmp_s = call fastcc i32 @__hls_fptosi_float_i(float %box_0_2_read_1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:31  %tmp_52 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_3_read_1)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="32">
<![CDATA[
branch51:32  %tmp_248 = trunc i32 %tmp_52 to i29

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:103  %tmp_58 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_0_read_1)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:151  %tmp_62 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_1_read_1)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="32">
<![CDATA[
branch51:152  %tmp_267 = trunc i32 %tmp_62 to i29

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch51:0  %cOffset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %cOffset)

]]></Node>
<StgValue><ssdm name="cOffset_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch51:1  %rOffset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %rOffset)

]]></Node>
<StgValue><ssdm name="rOffset_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:14  %box_1_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_3_read)

]]></Node>
<StgValue><ssdm name="box_1_3_read_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:15  %box_1_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_2_read)

]]></Node>
<StgValue><ssdm name="box_1_2_read_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:16  %box_1_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_1_read)

]]></Node>
<StgValue><ssdm name="box_1_1_read_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:17  %box_1_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_0_read)

]]></Node>
<StgValue><ssdm name="box_1_0_read_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="5">
<![CDATA[
branch51:23  %rOffset_cast = sext i5 %rOffset_read to i10

]]></Node>
<StgValue><ssdm name="rOffset_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="11">
<![CDATA[
branch51:24  %cOffset_cast = zext i11 %cOffset_read to i32

]]></Node>
<StgValue><ssdm name="cOffset_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="10">
<![CDATA[
branch51:26  %tmp = zext i10 %rOffset_cast to i29

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="10">
<![CDATA[
branch51:27  %tmp_cast = zext i10 %rOffset_cast to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:29  %tmp_50 = add nsw i32 %cOffset_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
branch51:30  %tmp_51 = sext i32 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch51:33  %tmp_49 = add i11 %tmp_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="11">
<![CDATA[
branch51:34  %tmp_49_cast = zext i11 %tmp_49 to i29

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:35  %tmp_53 = add i29 %tmp_248, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:36  %tmp_55 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_53, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:37  %Hi_assign = add nsw i32 %tmp_55, -1

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:38  %tmp_56 = add i29 %tmp, %tmp_248

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="29">
<![CDATA[
branch51:39  %tmp_249 = trunc i29 %tmp_56 to i5

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:40  %Lo_assign = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_56, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:41  %tmp_250 = icmp ugt i32 %Lo_assign, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
branch51:42  %tmp_251 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_249, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
branch51:43  %tmp_252 = trunc i32 %Hi_assign to i8

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:46  %tmp_255 = sub i8 -81, %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:58  %sumBuf_0_addr = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_0_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="10">
<![CDATA[
branch51:59  %sumBuf_0_load = load i32* %sumBuf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:60  %sumBuf_1_addr = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
branch51:61  %sumBuf_1_load = load i32* %sumBuf_1_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:62  %sumBuf_2_addr = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_2_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
branch51:63  %sumBuf_2_load = load i32* %sumBuf_2_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:64  %sumBuf_3_addr = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
branch51:65  %sumBuf_3_load = load i32* %sumBuf_3_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:66  %sumBuf_4_addr = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_4_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
branch51:67  %sumBuf_4_load = load i32* %sumBuf_4_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:68  %sumBuf_5_addr = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_5_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
branch51:69  %sumBuf_5_load = load i32* %sumBuf_5_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:70  %sumBuf_6_addr = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_6_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
branch51:71  %sumBuf_6_load = load i32* %sumBuf_6_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:72  %sumBuf_7_addr = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_7_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
branch51:73  %sumBuf_7_load = load i32* %sumBuf_7_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:74  %sumBuf_8_addr = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_8_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
branch51:75  %sumBuf_8_load = load i32* %sumBuf_8_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:76  %sumBuf_9_addr = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_9_addr"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
branch51:77  %sumBuf_9_load = load i32* %sumBuf_9_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:78  %sumBuf_10_addr = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_10_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
branch51:79  %sumBuf_10_load = load i32* %sumBuf_10_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:80  %sumBuf_11_addr = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_11_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
branch51:81  %sumBuf_11_load = load i32* %sumBuf_11_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:82  %sumBuf_12_addr = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_12_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
branch51:83  %sumBuf_12_load = load i32* %sumBuf_12_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:84  %sumBuf_13_addr = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_13_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
branch51:85  %sumBuf_13_load = load i32* %sumBuf_13_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:86  %sumBuf_14_addr = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_14_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
branch51:87  %sumBuf_14_load = load i32* %sumBuf_14_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:88  %sumBuf_15_addr = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_15_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
branch51:89  %sumBuf_15_load = load i32* %sumBuf_15_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:90  %sumBuf_16_addr = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_16_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
branch51:91  %sumBuf_16_load = load i32* %sumBuf_16_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:92  %sumBuf_17_addr = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_17_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
branch51:93  %sumBuf_17_load = load i32* %sumBuf_17_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:94  %sumBuf_18_addr = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_18_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
branch51:95  %sumBuf_18_load = load i32* %sumBuf_18_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:96  %sumBuf_19_addr = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_19_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
branch51:97  %sumBuf_19_load = load i32* %sumBuf_19_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:98  %sumBuf_20_addr = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_20_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
branch51:99  %sumBuf_20_load = load i32* %sumBuf_20_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:100  %sumBuf_21_addr = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sumBuf_21_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
branch51:101  %sumBuf_21_load = load i32* %sumBuf_21_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:104  %tmp_59 = add nsw i32 %cOffset_cast, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
branch51:105  %tmp_60 = sext i32 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:106  %sumBuf_0_addr_1 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_0_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
branch51:107  %sumBuf_0_load_1 = load i32* %sumBuf_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:108  %sumBuf_1_addr_1 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_1_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
branch51:109  %sumBuf_1_load_1 = load i32* %sumBuf_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:110  %sumBuf_2_addr_1 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_2_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
branch51:111  %sumBuf_2_load_1 = load i32* %sumBuf_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:112  %sumBuf_3_addr_1 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_3_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
branch51:113  %sumBuf_3_load_1 = load i32* %sumBuf_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:114  %sumBuf_4_addr_1 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_4_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
branch51:115  %sumBuf_4_load_1 = load i32* %sumBuf_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:116  %sumBuf_5_addr_1 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_5_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
branch51:117  %sumBuf_5_load_1 = load i32* %sumBuf_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:118  %sumBuf_6_addr_1 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_6_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
branch51:119  %sumBuf_6_load_1 = load i32* %sumBuf_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:120  %sumBuf_7_addr_1 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_7_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
branch51:121  %sumBuf_7_load_1 = load i32* %sumBuf_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:122  %sumBuf_8_addr_1 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_8_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
branch51:123  %sumBuf_8_load_1 = load i32* %sumBuf_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:124  %sumBuf_9_addr_1 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_9_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
branch51:125  %sumBuf_9_load_1 = load i32* %sumBuf_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:126  %sumBuf_10_addr_1 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_10_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
branch51:127  %sumBuf_10_load_1 = load i32* %sumBuf_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:128  %sumBuf_11_addr_1 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_11_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
branch51:129  %sumBuf_11_load_1 = load i32* %sumBuf_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:130  %sumBuf_12_addr_1 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_12_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
branch51:131  %sumBuf_12_load_1 = load i32* %sumBuf_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:132  %sumBuf_13_addr_1 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_13_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
branch51:133  %sumBuf_13_load_1 = load i32* %sumBuf_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:134  %sumBuf_14_addr_1 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_14_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
branch51:135  %sumBuf_14_load_1 = load i32* %sumBuf_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:136  %sumBuf_15_addr_1 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_15_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
branch51:137  %sumBuf_15_load_1 = load i32* %sumBuf_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:138  %sumBuf_16_addr_1 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_16_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
branch51:139  %sumBuf_16_load_1 = load i32* %sumBuf_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:140  %sumBuf_17_addr_1 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_17_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
branch51:141  %sumBuf_17_load_1 = load i32* %sumBuf_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:142  %sumBuf_18_addr_1 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_18_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
branch51:143  %sumBuf_18_load_1 = load i32* %sumBuf_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:144  %sumBuf_19_addr_1 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_19_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
branch51:145  %sumBuf_19_load_1 = load i32* %sumBuf_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:146  %sumBuf_20_addr_1 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_20_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
branch51:147  %sumBuf_20_load_1 = load i32* %sumBuf_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:148  %sumBuf_21_addr_1 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="sumBuf_21_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
branch51:149  %sumBuf_21_load_1 = load i32* %sumBuf_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:153  %tmp_63 = add i29 %tmp_267, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:154  %tmp_65 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_63, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:155  %Hi_assign_2 = add nsw i32 %tmp_65, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_2"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:156  %tmp_66 = add i29 %tmp, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="29">
<![CDATA[
branch51:157  %tmp_268 = trunc i29 %tmp_66 to i5

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:158  %Lo_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_66, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_2"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:159  %tmp_269 = icmp ugt i32 %Lo_assign_2, %Hi_assign_2

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
branch51:160  %tmp_270 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_268, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="32">
<![CDATA[
branch51:161  %tmp_271 = trunc i32 %Hi_assign_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:164  %tmp_274 = sub i8 -81, %tmp_270

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:184  %tmp_110_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_2_read_1)

]]></Node>
<StgValue><ssdm name="tmp_110_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:187  %tmp_113_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_3_read_1)

]]></Node>
<StgValue><ssdm name="tmp_113_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="29" op_0_bw="32">
<![CDATA[
branch51:188  %tmp_286 = trunc i32 %tmp_113_1 to i29

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:257  %tmp_119_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_0_read_1)

]]></Node>
<StgValue><ssdm name="tmp_119_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:305  %tmp_131_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_1_read_1)

]]></Node>
<StgValue><ssdm name="tmp_131_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="29" op_0_bw="32">
<![CDATA[
branch51:306  %tmp_305 = trunc i32 %tmp_131_1 to i29

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:2  %sumBufIndex_V_read = call i176 @_ssdm_op_Read.ap_auto.i176(i176 %sumBufIndex_V)

]]></Node>
<StgValue><ssdm name="sumBufIndex_V_read"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:9  %box_2_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_3_read)

]]></Node>
<StgValue><ssdm name="box_2_3_read_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:10  %box_2_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_2_read)

]]></Node>
<StgValue><ssdm name="box_2_2_read_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:11  %box_2_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_1_read)

]]></Node>
<StgValue><ssdm name="box_2_1_read_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:12  %box_2_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_0_read)

]]></Node>
<StgValue><ssdm name="box_2_0_read_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:44  %tmp_253 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:45  %tmp_254 = sub i8 %tmp_251, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:47  %tmp_256 = sub i8 %tmp_252, %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:48  %tmp_257 = select i1 %tmp_250, i8 %tmp_254, i8 %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
branch51:49  %tmp_258 = select i1 %tmp_250, i176 %tmp_253, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:50  %tmp_259 = select i1 %tmp_250, i8 %tmp_255, i8 %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:51  %tmp_260 = sub i8 -81, %tmp_257

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="176" op_0_bw="8">
<![CDATA[
branch51:52  %tmp_261 = zext i8 %tmp_259 to i176

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="176" op_0_bw="8">
<![CDATA[
branch51:53  %tmp_262 = zext i8 %tmp_260 to i176

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:54  %tmp_263 = lshr i176 %tmp_258, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:55  %tmp_264 = lshr i176 -1, %tmp_262

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:56  %tmp_265 = and i176 %tmp_263, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="176">
<![CDATA[
branch51:57  %tmp_266 = trunc i176 %tmp_265 to i5

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="10">
<![CDATA[
branch51:59  %sumBuf_0_load = load i32* %sumBuf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
branch51:61  %sumBuf_1_load = load i32* %sumBuf_1_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
branch51:63  %sumBuf_2_load = load i32* %sumBuf_2_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
branch51:65  %sumBuf_3_load = load i32* %sumBuf_3_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
branch51:67  %sumBuf_4_load = load i32* %sumBuf_4_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
branch51:69  %sumBuf_5_load = load i32* %sumBuf_5_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
branch51:71  %sumBuf_6_load = load i32* %sumBuf_6_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
branch51:73  %sumBuf_7_load = load i32* %sumBuf_7_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
branch51:75  %sumBuf_8_load = load i32* %sumBuf_8_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
branch51:77  %sumBuf_9_load = load i32* %sumBuf_9_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
branch51:79  %sumBuf_10_load = load i32* %sumBuf_10_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
branch51:81  %sumBuf_11_load = load i32* %sumBuf_11_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
branch51:83  %sumBuf_12_load = load i32* %sumBuf_12_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
branch51:85  %sumBuf_13_load = load i32* %sumBuf_13_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
branch51:87  %sumBuf_14_load = load i32* %sumBuf_14_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
branch51:89  %sumBuf_15_load = load i32* %sumBuf_15_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
branch51:91  %sumBuf_16_load = load i32* %sumBuf_16_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
branch51:93  %sumBuf_17_load = load i32* %sumBuf_17_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
branch51:95  %sumBuf_18_load = load i32* %sumBuf_18_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
branch51:97  %sumBuf_19_load = load i32* %sumBuf_19_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
branch51:99  %sumBuf_20_load = load i32* %sumBuf_20_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
branch51:101  %sumBuf_21_load = load i32* %sumBuf_21_addr, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:102  %tmp_203 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load, i32 %sumBuf_1_load, i32 %sumBuf_2_load, i32 %sumBuf_3_load, i32 %sumBuf_4_load, i32 %sumBuf_5_load, i32 %sumBuf_6_load, i32 %sumBuf_7_load, i32 %sumBuf_8_load, i32 %sumBuf_9_load, i32 %sumBuf_10_load, i32 %sumBuf_11_load, i32 %sumBuf_12_load, i32 %sumBuf_13_load, i32 %sumBuf_14_load, i32 %sumBuf_15_load, i32 %sumBuf_16_load, i32 %sumBuf_17_load, i32 %sumBuf_18_load, i32 %sumBuf_19_load, i32 %sumBuf_20_load, i32 %sumBuf_21_load, i5 %tmp_266)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
branch51:107  %sumBuf_0_load_1 = load i32* %sumBuf_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_1"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="10">
<![CDATA[
branch51:109  %sumBuf_1_load_1 = load i32* %sumBuf_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
branch51:111  %sumBuf_2_load_1 = load i32* %sumBuf_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
branch51:113  %sumBuf_3_load_1 = load i32* %sumBuf_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
branch51:115  %sumBuf_4_load_1 = load i32* %sumBuf_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
branch51:117  %sumBuf_5_load_1 = load i32* %sumBuf_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
branch51:119  %sumBuf_6_load_1 = load i32* %sumBuf_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="10">
<![CDATA[
branch51:121  %sumBuf_7_load_1 = load i32* %sumBuf_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
branch51:123  %sumBuf_8_load_1 = load i32* %sumBuf_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
branch51:125  %sumBuf_9_load_1 = load i32* %sumBuf_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
branch51:127  %sumBuf_10_load_1 = load i32* %sumBuf_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_1"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
branch51:129  %sumBuf_11_load_1 = load i32* %sumBuf_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
branch51:131  %sumBuf_12_load_1 = load i32* %sumBuf_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_1"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="10">
<![CDATA[
branch51:133  %sumBuf_13_load_1 = load i32* %sumBuf_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_1"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
branch51:135  %sumBuf_14_load_1 = load i32* %sumBuf_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_1"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
branch51:137  %sumBuf_15_load_1 = load i32* %sumBuf_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_1"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
branch51:139  %sumBuf_16_load_1 = load i32* %sumBuf_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_1"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="10">
<![CDATA[
branch51:141  %sumBuf_17_load_1 = load i32* %sumBuf_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_1"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
branch51:143  %sumBuf_18_load_1 = load i32* %sumBuf_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_1"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="10">
<![CDATA[
branch51:145  %sumBuf_19_load_1 = load i32* %sumBuf_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_1"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
branch51:147  %sumBuf_20_load_1 = load i32* %sumBuf_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_1"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
branch51:149  %sumBuf_21_load_1 = load i32* %sumBuf_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_1"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:150  %tmp_204 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_1, i32 %sumBuf_1_load_1, i32 %sumBuf_2_load_1, i32 %sumBuf_3_load_1, i32 %sumBuf_4_load_1, i32 %sumBuf_5_load_1, i32 %sumBuf_6_load_1, i32 %sumBuf_7_load_1, i32 %sumBuf_8_load_1, i32 %sumBuf_9_load_1, i32 %sumBuf_10_load_1, i32 %sumBuf_11_load_1, i32 %sumBuf_12_load_1, i32 %sumBuf_13_load_1, i32 %sumBuf_14_load_1, i32 %sumBuf_15_load_1, i32 %sumBuf_16_load_1, i32 %sumBuf_17_load_1, i32 %sumBuf_18_load_1, i32 %sumBuf_19_load_1, i32 %sumBuf_20_load_1, i32 %sumBuf_21_load_1, i5 %tmp_266)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:162  %tmp_272 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:163  %tmp_273 = sub i8 %tmp_270, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:165  %tmp_275 = sub i8 %tmp_271, %tmp_270

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:166  %tmp_276 = select i1 %tmp_269, i8 %tmp_273, i8 %tmp_275

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
branch51:167  %tmp_277 = select i1 %tmp_269, i176 %tmp_272, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:168  %tmp_278 = select i1 %tmp_269, i8 %tmp_274, i8 %tmp_270

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:169  %tmp_279 = sub i8 -81, %tmp_276

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="176" op_0_bw="8">
<![CDATA[
branch51:170  %tmp_280 = zext i8 %tmp_278 to i176

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="176" op_0_bw="8">
<![CDATA[
branch51:171  %tmp_281 = zext i8 %tmp_279 to i176

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:172  %tmp_282 = lshr i176 %tmp_277, %tmp_280

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:173  %tmp_283 = lshr i176 -1, %tmp_281

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:174  %tmp_284 = and i176 %tmp_282, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="176">
<![CDATA[
branch51:175  %tmp_285 = trunc i176 %tmp_284 to i5

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:176  %tmp_205 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load, i32 %sumBuf_1_load, i32 %sumBuf_2_load, i32 %sumBuf_3_load, i32 %sumBuf_4_load, i32 %sumBuf_5_load, i32 %sumBuf_6_load, i32 %sumBuf_7_load, i32 %sumBuf_8_load, i32 %sumBuf_9_load, i32 %sumBuf_10_load, i32 %sumBuf_11_load, i32 %sumBuf_12_load, i32 %sumBuf_13_load, i32 %sumBuf_14_load, i32 %sumBuf_15_load, i32 %sumBuf_16_load, i32 %sumBuf_17_load, i32 %sumBuf_18_load, i32 %sumBuf_19_load, i32 %sumBuf_20_load, i32 %sumBuf_21_load, i5 %tmp_285)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:177  %tmp_206 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_1, i32 %sumBuf_1_load_1, i32 %sumBuf_2_load_1, i32 %sumBuf_3_load_1, i32 %sumBuf_4_load_1, i32 %sumBuf_5_load_1, i32 %sumBuf_6_load_1, i32 %sumBuf_7_load_1, i32 %sumBuf_8_load_1, i32 %sumBuf_9_load_1, i32 %sumBuf_10_load_1, i32 %sumBuf_11_load_1, i32 %sumBuf_12_load_1, i32 %sumBuf_13_load_1, i32 %sumBuf_14_load_1, i32 %sumBuf_15_load_1, i32 %sumBuf_16_load_1, i32 %sumBuf_17_load_1, i32 %sumBuf_18_load_1, i32 %sumBuf_19_load_1, i32 %sumBuf_20_load_1, i32 %sumBuf_21_load_1, i5 %tmp_285)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:185  %tmp_111_1 = add nsw i32 %cOffset_cast, %tmp_110_1

]]></Node>
<StgValue><ssdm name="tmp_111_1"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
branch51:186  %tmp_112_1 = sext i32 %tmp_111_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:189  %tmp_11425_1 = add i29 %tmp_286, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_11425_1"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:190  %tmp_115_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11425_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_115_1"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:191  %Hi_assign_s = add nsw i32 %tmp_115_1, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_s"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:192  %tmp_11723_1 = add i29 %tmp, %tmp_286

]]></Node>
<StgValue><ssdm name="tmp_11723_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="29">
<![CDATA[
branch51:193  %tmp_287 = trunc i29 %tmp_11723_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:194  %Lo_assign_s = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11723_1, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_s"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:195  %tmp_288 = icmp ugt i32 %Lo_assign_s, %Hi_assign_s

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
branch51:196  %tmp_289 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_287, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="32">
<![CDATA[
branch51:197  %tmp_290 = trunc i32 %Hi_assign_s to i8

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:200  %tmp_293 = sub i8 -81, %tmp_289

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:212  %sumBuf_0_addr_2 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_0_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
branch51:213  %sumBuf_0_load_2 = load i32* %sumBuf_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:214  %sumBuf_1_addr_2 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_1_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
branch51:215  %sumBuf_1_load_2 = load i32* %sumBuf_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_2"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:216  %sumBuf_2_addr_2 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_2_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
branch51:217  %sumBuf_2_load_2 = load i32* %sumBuf_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_2"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:218  %sumBuf_3_addr_2 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_3_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
branch51:219  %sumBuf_3_load_2 = load i32* %sumBuf_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_2"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:220  %sumBuf_4_addr_2 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_4_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
branch51:221  %sumBuf_4_load_2 = load i32* %sumBuf_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_2"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:222  %sumBuf_5_addr_2 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_5_addr_2"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="10">
<![CDATA[
branch51:223  %sumBuf_5_load_2 = load i32* %sumBuf_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_2"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:224  %sumBuf_6_addr_2 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_6_addr_2"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
branch51:225  %sumBuf_6_load_2 = load i32* %sumBuf_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_2"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:226  %sumBuf_7_addr_2 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_7_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
branch51:227  %sumBuf_7_load_2 = load i32* %sumBuf_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_2"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:228  %sumBuf_8_addr_2 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_8_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
branch51:229  %sumBuf_8_load_2 = load i32* %sumBuf_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_2"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:230  %sumBuf_9_addr_2 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_9_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
branch51:231  %sumBuf_9_load_2 = load i32* %sumBuf_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_2"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:232  %sumBuf_10_addr_2 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_10_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
branch51:233  %sumBuf_10_load_2 = load i32* %sumBuf_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_2"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:234  %sumBuf_11_addr_2 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_11_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
branch51:235  %sumBuf_11_load_2 = load i32* %sumBuf_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_2"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:236  %sumBuf_12_addr_2 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_12_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="10">
<![CDATA[
branch51:237  %sumBuf_12_load_2 = load i32* %sumBuf_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_2"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:238  %sumBuf_13_addr_2 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_13_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
branch51:239  %sumBuf_13_load_2 = load i32* %sumBuf_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_2"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:240  %sumBuf_14_addr_2 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_14_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="10">
<![CDATA[
branch51:241  %sumBuf_14_load_2 = load i32* %sumBuf_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_2"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:242  %sumBuf_15_addr_2 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_15_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10">
<![CDATA[
branch51:243  %sumBuf_15_load_2 = load i32* %sumBuf_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_2"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:244  %sumBuf_16_addr_2 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_16_addr_2"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
branch51:245  %sumBuf_16_load_2 = load i32* %sumBuf_16_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_2"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:246  %sumBuf_17_addr_2 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_17_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
branch51:247  %sumBuf_17_load_2 = load i32* %sumBuf_17_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_2"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:248  %sumBuf_18_addr_2 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_18_addr_2"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="10">
<![CDATA[
branch51:249  %sumBuf_18_load_2 = load i32* %sumBuf_18_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_2"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:250  %sumBuf_19_addr_2 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_19_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
branch51:251  %sumBuf_19_load_2 = load i32* %sumBuf_19_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_2"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:252  %sumBuf_20_addr_2 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_20_addr_2"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="10">
<![CDATA[
branch51:253  %sumBuf_20_load_2 = load i32* %sumBuf_20_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_2"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:254  %sumBuf_21_addr_2 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_112_1

]]></Node>
<StgValue><ssdm name="sumBuf_21_addr_2"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
branch51:255  %sumBuf_21_load_2 = load i32* %sumBuf_21_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_2"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:258  %tmp_120_1 = add nsw i32 %cOffset_cast, %tmp_119_1

]]></Node>
<StgValue><ssdm name="tmp_120_1"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="32">
<![CDATA[
branch51:259  %tmp_121_1 = sext i32 %tmp_120_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_1"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:260  %sumBuf_0_addr_3 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_0_addr_3"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="10">
<![CDATA[
branch51:261  %sumBuf_0_load_3 = load i32* %sumBuf_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_3"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:262  %sumBuf_1_addr_3 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_1_addr_3"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="10">
<![CDATA[
branch51:263  %sumBuf_1_load_3 = load i32* %sumBuf_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_3"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:264  %sumBuf_2_addr_3 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_2_addr_3"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
branch51:265  %sumBuf_2_load_3 = load i32* %sumBuf_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_3"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:266  %sumBuf_3_addr_3 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_3_addr_3"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="10">
<![CDATA[
branch51:267  %sumBuf_3_load_3 = load i32* %sumBuf_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_3"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:268  %sumBuf_4_addr_3 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_4_addr_3"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
branch51:269  %sumBuf_4_load_3 = load i32* %sumBuf_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_3"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:270  %sumBuf_5_addr_3 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_5_addr_3"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="10">
<![CDATA[
branch51:271  %sumBuf_5_load_3 = load i32* %sumBuf_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_3"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:272  %sumBuf_6_addr_3 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_6_addr_3"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
branch51:273  %sumBuf_6_load_3 = load i32* %sumBuf_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_3"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:274  %sumBuf_7_addr_3 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_7_addr_3"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
branch51:275  %sumBuf_7_load_3 = load i32* %sumBuf_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_3"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:276  %sumBuf_8_addr_3 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_8_addr_3"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="10">
<![CDATA[
branch51:277  %sumBuf_8_load_3 = load i32* %sumBuf_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_3"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:278  %sumBuf_9_addr_3 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_9_addr_3"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="10">
<![CDATA[
branch51:279  %sumBuf_9_load_3 = load i32* %sumBuf_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_3"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:280  %sumBuf_10_addr_3 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_10_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="10">
<![CDATA[
branch51:281  %sumBuf_10_load_3 = load i32* %sumBuf_10_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_3"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:282  %sumBuf_11_addr_3 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_11_addr_3"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
branch51:283  %sumBuf_11_load_3 = load i32* %sumBuf_11_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_3"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:284  %sumBuf_12_addr_3 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_12_addr_3"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
branch51:285  %sumBuf_12_load_3 = load i32* %sumBuf_12_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:286  %sumBuf_13_addr_3 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_13_addr_3"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
branch51:287  %sumBuf_13_load_3 = load i32* %sumBuf_13_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_3"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:288  %sumBuf_14_addr_3 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_14_addr_3"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
branch51:289  %sumBuf_14_load_3 = load i32* %sumBuf_14_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_3"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:290  %sumBuf_15_addr_3 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_15_addr_3"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="10">
<![CDATA[
branch51:291  %sumBuf_15_load_3 = load i32* %sumBuf_15_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_3"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:292  %sumBuf_16_addr_3 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_16_addr_3"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="10">
<![CDATA[
branch51:293  %sumBuf_16_load_3 = load i32* %sumBuf_16_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_3"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:294  %sumBuf_17_addr_3 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_17_addr_3"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
branch51:295  %sumBuf_17_load_3 = load i32* %sumBuf_17_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_3"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:296  %sumBuf_18_addr_3 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_18_addr_3"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="10">
<![CDATA[
branch51:297  %sumBuf_18_load_3 = load i32* %sumBuf_18_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:298  %sumBuf_19_addr_3 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_19_addr_3"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
branch51:299  %sumBuf_19_load_3 = load i32* %sumBuf_19_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_3"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:300  %sumBuf_20_addr_3 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_20_addr_3"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="10">
<![CDATA[
branch51:301  %sumBuf_20_load_3 = load i32* %sumBuf_20_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_3"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:302  %sumBuf_21_addr_3 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_121_1

]]></Node>
<StgValue><ssdm name="sumBuf_21_addr_3"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="10">
<![CDATA[
branch51:303  %sumBuf_21_load_3 = load i32* %sumBuf_21_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_3"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:307  %tmp_13217_1 = add i29 %tmp_305, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_13217_1"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:308  %tmp_133_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13217_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_133_1"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:309  %Hi_assign_2_1 = add nsw i32 %tmp_133_1, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_2_1"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:310  %tmp_13515_1 = add i29 %tmp, %tmp_305

]]></Node>
<StgValue><ssdm name="tmp_13515_1"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="29">
<![CDATA[
branch51:311  %tmp_306 = trunc i29 %tmp_13515_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:312  %Lo_assign_2_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13515_1, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_2_1"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:313  %tmp_307 = icmp ugt i32 %Lo_assign_2_1, %Hi_assign_2_1

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
branch51:314  %tmp_308 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_306, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="32">
<![CDATA[
branch51:315  %tmp_309 = trunc i32 %Hi_assign_2_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:318  %tmp_312 = sub i8 -81, %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:338  %tmp_110_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_2_read_1)

]]></Node>
<StgValue><ssdm name="tmp_110_2"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:341  %tmp_113_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_3_read_1)

]]></Node>
<StgValue><ssdm name="tmp_113_2"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="29" op_0_bw="32">
<![CDATA[
branch51:342  %tmp_324 = trunc i32 %tmp_113_2 to i29

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:411  %tmp_119_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_0_read_1)

]]></Node>
<StgValue><ssdm name="tmp_119_2"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:459  %tmp_131_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_1_read_1)

]]></Node>
<StgValue><ssdm name="tmp_131_2"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="29" op_0_bw="32">
<![CDATA[
branch51:460  %tmp_343 = trunc i32 %tmp_131_2 to i29

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:3  %box_3_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_4_read)

]]></Node>
<StgValue><ssdm name="box_3_4_read_1"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:4  %box_3_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_3_read)

]]></Node>
<StgValue><ssdm name="box_3_3_read_1"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:5  %box_3_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_2_read)

]]></Node>
<StgValue><ssdm name="box_3_2_read_1"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:6  %box_3_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_1_read)

]]></Node>
<StgValue><ssdm name="box_3_1_read_1"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:7  %box_3_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_3_0_read)

]]></Node>
<StgValue><ssdm name="box_3_0_read_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:8  %box_2_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_4_read)

]]></Node>
<StgValue><ssdm name="box_2_4_read_1"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:13  %box_1_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_4_read)

]]></Node>
<StgValue><ssdm name="box_1_4_read_1"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:18  %box_0_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_4_read)

]]></Node>
<StgValue><ssdm name="box_0_4_read_1"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:178  %tmp_68 = sub i32 %tmp_203, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:179  %tmp_69 = sub i32 %tmp_68, %tmp_205

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:180  %tmp_70 = add i32 %tmp_206, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:198  %tmp_291 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_288" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:199  %tmp_292 = sub i8 %tmp_289, %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:201  %tmp_294 = sub i8 %tmp_290, %tmp_289

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:202  %tmp_295 = select i1 %tmp_288, i8 %tmp_292, i8 %tmp_294

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
branch51:203  %tmp_296 = select i1 %tmp_288, i176 %tmp_291, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:204  %tmp_297 = select i1 %tmp_288, i8 %tmp_293, i8 %tmp_289

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:205  %tmp_298 = sub i8 -81, %tmp_295

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="176" op_0_bw="8">
<![CDATA[
branch51:206  %tmp_299 = zext i8 %tmp_297 to i176

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="176" op_0_bw="8">
<![CDATA[
branch51:207  %tmp_300 = zext i8 %tmp_298 to i176

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:208  %tmp_301 = lshr i176 %tmp_296, %tmp_299

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:209  %tmp_302 = lshr i176 -1, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:210  %tmp_303 = and i176 %tmp_301, %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="176">
<![CDATA[
branch51:211  %tmp_304 = trunc i176 %tmp_303 to i5

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="10">
<![CDATA[
branch51:213  %sumBuf_0_load_2 = load i32* %sumBuf_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_2"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
branch51:215  %sumBuf_1_load_2 = load i32* %sumBuf_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_2"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
branch51:217  %sumBuf_2_load_2 = load i32* %sumBuf_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_2"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
branch51:219  %sumBuf_3_load_2 = load i32* %sumBuf_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_2"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
branch51:221  %sumBuf_4_load_2 = load i32* %sumBuf_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_2"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="10">
<![CDATA[
branch51:223  %sumBuf_5_load_2 = load i32* %sumBuf_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_2"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="10">
<![CDATA[
branch51:225  %sumBuf_6_load_2 = load i32* %sumBuf_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_2"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
branch51:227  %sumBuf_7_load_2 = load i32* %sumBuf_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_2"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
branch51:229  %sumBuf_8_load_2 = load i32* %sumBuf_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_2"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="10">
<![CDATA[
branch51:231  %sumBuf_9_load_2 = load i32* %sumBuf_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_2"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
branch51:233  %sumBuf_10_load_2 = load i32* %sumBuf_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_2"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
branch51:235  %sumBuf_11_load_2 = load i32* %sumBuf_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_2"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="10">
<![CDATA[
branch51:237  %sumBuf_12_load_2 = load i32* %sumBuf_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_2"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
branch51:239  %sumBuf_13_load_2 = load i32* %sumBuf_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_2"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="10">
<![CDATA[
branch51:241  %sumBuf_14_load_2 = load i32* %sumBuf_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_2"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="10">
<![CDATA[
branch51:243  %sumBuf_15_load_2 = load i32* %sumBuf_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_2"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="10">
<![CDATA[
branch51:245  %sumBuf_16_load_2 = load i32* %sumBuf_16_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_2"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
branch51:247  %sumBuf_17_load_2 = load i32* %sumBuf_17_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_2"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="10">
<![CDATA[
branch51:249  %sumBuf_18_load_2 = load i32* %sumBuf_18_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_2"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
branch51:251  %sumBuf_19_load_2 = load i32* %sumBuf_19_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_2"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="10">
<![CDATA[
branch51:253  %sumBuf_20_load_2 = load i32* %sumBuf_20_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_2"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
branch51:255  %sumBuf_21_load_2 = load i32* %sumBuf_21_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_2"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:256  %tmp_207 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_2, i32 %sumBuf_1_load_2, i32 %sumBuf_2_load_2, i32 %sumBuf_3_load_2, i32 %sumBuf_4_load_2, i32 %sumBuf_5_load_2, i32 %sumBuf_6_load_2, i32 %sumBuf_7_load_2, i32 %sumBuf_8_load_2, i32 %sumBuf_9_load_2, i32 %sumBuf_10_load_2, i32 %sumBuf_11_load_2, i32 %sumBuf_12_load_2, i32 %sumBuf_13_load_2, i32 %sumBuf_14_load_2, i32 %sumBuf_15_load_2, i32 %sumBuf_16_load_2, i32 %sumBuf_17_load_2, i32 %sumBuf_18_load_2, i32 %sumBuf_19_load_2, i32 %sumBuf_20_load_2, i32 %sumBuf_21_load_2, i5 %tmp_304)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="10">
<![CDATA[
branch51:261  %sumBuf_0_load_3 = load i32* %sumBuf_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_3"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="10">
<![CDATA[
branch51:263  %sumBuf_1_load_3 = load i32* %sumBuf_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_3"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
branch51:265  %sumBuf_2_load_3 = load i32* %sumBuf_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_3"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="10">
<![CDATA[
branch51:267  %sumBuf_3_load_3 = load i32* %sumBuf_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_3"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="10">
<![CDATA[
branch51:269  %sumBuf_4_load_3 = load i32* %sumBuf_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_3"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="10">
<![CDATA[
branch51:271  %sumBuf_5_load_3 = load i32* %sumBuf_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_3"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
branch51:273  %sumBuf_6_load_3 = load i32* %sumBuf_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_3"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
branch51:275  %sumBuf_7_load_3 = load i32* %sumBuf_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_3"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="10">
<![CDATA[
branch51:277  %sumBuf_8_load_3 = load i32* %sumBuf_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_3"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="10">
<![CDATA[
branch51:279  %sumBuf_9_load_3 = load i32* %sumBuf_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_3"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="10">
<![CDATA[
branch51:281  %sumBuf_10_load_3 = load i32* %sumBuf_10_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_3"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
branch51:283  %sumBuf_11_load_3 = load i32* %sumBuf_11_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_3"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
branch51:285  %sumBuf_12_load_3 = load i32* %sumBuf_12_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_3"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
branch51:287  %sumBuf_13_load_3 = load i32* %sumBuf_13_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_3"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="10">
<![CDATA[
branch51:289  %sumBuf_14_load_3 = load i32* %sumBuf_14_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_3"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="10">
<![CDATA[
branch51:291  %sumBuf_15_load_3 = load i32* %sumBuf_15_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_3"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="10">
<![CDATA[
branch51:293  %sumBuf_16_load_3 = load i32* %sumBuf_16_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_3"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="10">
<![CDATA[
branch51:295  %sumBuf_17_load_3 = load i32* %sumBuf_17_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_3"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="10">
<![CDATA[
branch51:297  %sumBuf_18_load_3 = load i32* %sumBuf_18_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_3"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
branch51:299  %sumBuf_19_load_3 = load i32* %sumBuf_19_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_3"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="10">
<![CDATA[
branch51:301  %sumBuf_20_load_3 = load i32* %sumBuf_20_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_3"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="10">
<![CDATA[
branch51:303  %sumBuf_21_load_3 = load i32* %sumBuf_21_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_3"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:304  %tmp_208 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_3, i32 %sumBuf_1_load_3, i32 %sumBuf_2_load_3, i32 %sumBuf_3_load_3, i32 %sumBuf_4_load_3, i32 %sumBuf_5_load_3, i32 %sumBuf_6_load_3, i32 %sumBuf_7_load_3, i32 %sumBuf_8_load_3, i32 %sumBuf_9_load_3, i32 %sumBuf_10_load_3, i32 %sumBuf_11_load_3, i32 %sumBuf_12_load_3, i32 %sumBuf_13_load_3, i32 %sumBuf_14_load_3, i32 %sumBuf_15_load_3, i32 %sumBuf_16_load_3, i32 %sumBuf_17_load_3, i32 %sumBuf_18_load_3, i32 %sumBuf_19_load_3, i32 %sumBuf_20_load_3, i32 %sumBuf_21_load_3, i5 %tmp_304)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_307" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:316  %tmp_310 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_307" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:317  %tmp_311 = sub i8 %tmp_308, %tmp_309

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_307" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:319  %tmp_313 = sub i8 %tmp_309, %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:320  %tmp_314 = select i1 %tmp_307, i8 %tmp_311, i8 %tmp_313

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
branch51:321  %tmp_315 = select i1 %tmp_307, i176 %tmp_310, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:322  %tmp_316 = select i1 %tmp_307, i8 %tmp_312, i8 %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:323  %tmp_317 = sub i8 -81, %tmp_314

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="176" op_0_bw="8">
<![CDATA[
branch51:324  %tmp_318 = zext i8 %tmp_316 to i176

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="176" op_0_bw="8">
<![CDATA[
branch51:325  %tmp_319 = zext i8 %tmp_317 to i176

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:326  %tmp_320 = lshr i176 %tmp_315, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:327  %tmp_321 = lshr i176 -1, %tmp_319

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:328  %tmp_322 = and i176 %tmp_320, %tmp_321

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="176">
<![CDATA[
branch51:329  %tmp_323 = trunc i176 %tmp_322 to i5

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:330  %tmp_209 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_2, i32 %sumBuf_1_load_2, i32 %sumBuf_2_load_2, i32 %sumBuf_3_load_2, i32 %sumBuf_4_load_2, i32 %sumBuf_5_load_2, i32 %sumBuf_6_load_2, i32 %sumBuf_7_load_2, i32 %sumBuf_8_load_2, i32 %sumBuf_9_load_2, i32 %sumBuf_10_load_2, i32 %sumBuf_11_load_2, i32 %sumBuf_12_load_2, i32 %sumBuf_13_load_2, i32 %sumBuf_14_load_2, i32 %sumBuf_15_load_2, i32 %sumBuf_16_load_2, i32 %sumBuf_17_load_2, i32 %sumBuf_18_load_2, i32 %sumBuf_19_load_2, i32 %sumBuf_20_load_2, i32 %sumBuf_21_load_2, i5 %tmp_323)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:331  %tmp_210 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_3, i32 %sumBuf_1_load_3, i32 %sumBuf_2_load_3, i32 %sumBuf_3_load_3, i32 %sumBuf_4_load_3, i32 %sumBuf_5_load_3, i32 %sumBuf_6_load_3, i32 %sumBuf_7_load_3, i32 %sumBuf_8_load_3, i32 %sumBuf_9_load_3, i32 %sumBuf_10_load_3, i32 %sumBuf_11_load_3, i32 %sumBuf_12_load_3, i32 %sumBuf_13_load_3, i32 %sumBuf_14_load_3, i32 %sumBuf_15_load_3, i32 %sumBuf_16_load_3, i32 %sumBuf_17_load_3, i32 %sumBuf_18_load_3, i32 %sumBuf_19_load_3, i32 %sumBuf_20_load_3, i32 %sumBuf_21_load_3, i5 %tmp_323)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:339  %tmp_111_2 = add nsw i32 %cOffset_cast, %tmp_110_2

]]></Node>
<StgValue><ssdm name="tmp_111_2"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="32">
<![CDATA[
branch51:340  %tmp_112_2 = sext i32 %tmp_111_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_2"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:343  %tmp_11425_2 = add i29 %tmp_324, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_11425_2"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:344  %tmp_115_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11425_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_115_2"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:345  %Hi_assign_4 = add nsw i32 %tmp_115_2, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_4"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:346  %tmp_11723_2 = add i29 %tmp, %tmp_324

]]></Node>
<StgValue><ssdm name="tmp_11723_2"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="29">
<![CDATA[
branch51:347  %tmp_325 = trunc i29 %tmp_11723_2 to i5

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:348  %Lo_assign_4 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11723_2, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_4"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:349  %tmp_326 = icmp ugt i32 %Lo_assign_4, %Hi_assign_4

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
branch51:350  %tmp_327 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_325, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="32">
<![CDATA[
branch51:351  %tmp_328 = trunc i32 %Hi_assign_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:354  %tmp_331 = sub i8 -81, %tmp_327

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:366  %sumBuf_0_addr_4 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_0_addr_4"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="10">
<![CDATA[
branch51:367  %sumBuf_0_load_4 = load i32* %sumBuf_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_4"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:368  %sumBuf_1_addr_4 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_1_addr_4"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
branch51:369  %sumBuf_1_load_4 = load i32* %sumBuf_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_4"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:370  %sumBuf_2_addr_4 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_2_addr_4"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="10">
<![CDATA[
branch51:371  %sumBuf_2_load_4 = load i32* %sumBuf_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_4"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:372  %sumBuf_3_addr_4 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_3_addr_4"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10">
<![CDATA[
branch51:373  %sumBuf_3_load_4 = load i32* %sumBuf_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_4"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:374  %sumBuf_4_addr_4 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_4_addr_4"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="10">
<![CDATA[
branch51:375  %sumBuf_4_load_4 = load i32* %sumBuf_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_4"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:376  %sumBuf_5_addr_4 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_5_addr_4"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="10">
<![CDATA[
branch51:377  %sumBuf_5_load_4 = load i32* %sumBuf_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_4"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:378  %sumBuf_6_addr_4 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_6_addr_4"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="10">
<![CDATA[
branch51:379  %sumBuf_6_load_4 = load i32* %sumBuf_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_4"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:380  %sumBuf_7_addr_4 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_7_addr_4"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="10">
<![CDATA[
branch51:381  %sumBuf_7_load_4 = load i32* %sumBuf_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_4"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:382  %sumBuf_8_addr_4 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_8_addr_4"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="10">
<![CDATA[
branch51:383  %sumBuf_8_load_4 = load i32* %sumBuf_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_4"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:384  %sumBuf_9_addr_4 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_9_addr_4"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="10">
<![CDATA[
branch51:385  %sumBuf_9_load_4 = load i32* %sumBuf_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_4"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:386  %sumBuf_10_addr_4 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_10_addr_4"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="10">
<![CDATA[
branch51:387  %sumBuf_10_load_4 = load i32* %sumBuf_10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_4"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:388  %sumBuf_11_addr_4 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_11_addr_4"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="10">
<![CDATA[
branch51:389  %sumBuf_11_load_4 = load i32* %sumBuf_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_4"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:390  %sumBuf_12_addr_4 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_12_addr_4"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="10">
<![CDATA[
branch51:391  %sumBuf_12_load_4 = load i32* %sumBuf_12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_4"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:392  %sumBuf_13_addr_4 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_13_addr_4"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="10">
<![CDATA[
branch51:393  %sumBuf_13_load_4 = load i32* %sumBuf_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_4"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:394  %sumBuf_14_addr_4 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_14_addr_4"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="10">
<![CDATA[
branch51:395  %sumBuf_14_load_4 = load i32* %sumBuf_14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_4"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:396  %sumBuf_15_addr_4 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_15_addr_4"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="10">
<![CDATA[
branch51:397  %sumBuf_15_load_4 = load i32* %sumBuf_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_4"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:398  %sumBuf_16_addr_4 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_16_addr_4"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="10">
<![CDATA[
branch51:399  %sumBuf_16_load_4 = load i32* %sumBuf_16_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_4"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:400  %sumBuf_17_addr_4 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_17_addr_4"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="10">
<![CDATA[
branch51:401  %sumBuf_17_load_4 = load i32* %sumBuf_17_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_4"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:402  %sumBuf_18_addr_4 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_18_addr_4"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="10">
<![CDATA[
branch51:403  %sumBuf_18_load_4 = load i32* %sumBuf_18_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_4"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:404  %sumBuf_19_addr_4 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_19_addr_4"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="10">
<![CDATA[
branch51:405  %sumBuf_19_load_4 = load i32* %sumBuf_19_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_4"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:406  %sumBuf_20_addr_4 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_20_addr_4"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="10">
<![CDATA[
branch51:407  %sumBuf_20_load_4 = load i32* %sumBuf_20_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_4"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:408  %sumBuf_21_addr_4 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_112_2

]]></Node>
<StgValue><ssdm name="sumBuf_21_addr_4"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="10">
<![CDATA[
branch51:409  %sumBuf_21_load_4 = load i32* %sumBuf_21_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_4"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:412  %tmp_120_2 = add nsw i32 %cOffset_cast, %tmp_119_2

]]></Node>
<StgValue><ssdm name="tmp_120_2"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="32">
<![CDATA[
branch51:413  %tmp_121_2 = sext i32 %tmp_120_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_2"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:414  %sumBuf_0_addr_5 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_0_addr_5"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="10">
<![CDATA[
branch51:415  %sumBuf_0_load_5 = load i32* %sumBuf_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_5"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:416  %sumBuf_1_addr_5 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_1_addr_5"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="10">
<![CDATA[
branch51:417  %sumBuf_1_load_5 = load i32* %sumBuf_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_5"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:418  %sumBuf_2_addr_5 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_2_addr_5"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="10">
<![CDATA[
branch51:419  %sumBuf_2_load_5 = load i32* %sumBuf_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_5"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:420  %sumBuf_3_addr_5 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_3_addr_5"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
branch51:421  %sumBuf_3_load_5 = load i32* %sumBuf_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_5"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:422  %sumBuf_4_addr_5 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_4_addr_5"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
branch51:423  %sumBuf_4_load_5 = load i32* %sumBuf_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_5"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:424  %sumBuf_5_addr_5 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_5_addr_5"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
branch51:425  %sumBuf_5_load_5 = load i32* %sumBuf_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_5"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:426  %sumBuf_6_addr_5 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_6_addr_5"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="10">
<![CDATA[
branch51:427  %sumBuf_6_load_5 = load i32* %sumBuf_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_5"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:428  %sumBuf_7_addr_5 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_7_addr_5"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
branch51:429  %sumBuf_7_load_5 = load i32* %sumBuf_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_5"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:430  %sumBuf_8_addr_5 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_8_addr_5"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="10">
<![CDATA[
branch51:431  %sumBuf_8_load_5 = load i32* %sumBuf_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_5"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:432  %sumBuf_9_addr_5 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_9_addr_5"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
branch51:433  %sumBuf_9_load_5 = load i32* %sumBuf_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_5"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:434  %sumBuf_10_addr_5 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_10_addr_5"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="10">
<![CDATA[
branch51:435  %sumBuf_10_load_5 = load i32* %sumBuf_10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_5"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:436  %sumBuf_11_addr_5 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_11_addr_5"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="10">
<![CDATA[
branch51:437  %sumBuf_11_load_5 = load i32* %sumBuf_11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_5"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:438  %sumBuf_12_addr_5 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_12_addr_5"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="10">
<![CDATA[
branch51:439  %sumBuf_12_load_5 = load i32* %sumBuf_12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_5"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:440  %sumBuf_13_addr_5 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_13_addr_5"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="10">
<![CDATA[
branch51:441  %sumBuf_13_load_5 = load i32* %sumBuf_13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_5"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:442  %sumBuf_14_addr_5 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_14_addr_5"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="10">
<![CDATA[
branch51:443  %sumBuf_14_load_5 = load i32* %sumBuf_14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_5"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:444  %sumBuf_15_addr_5 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_15_addr_5"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="10">
<![CDATA[
branch51:445  %sumBuf_15_load_5 = load i32* %sumBuf_15_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_5"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:446  %sumBuf_16_addr_5 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_16_addr_5"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="10">
<![CDATA[
branch51:447  %sumBuf_16_load_5 = load i32* %sumBuf_16_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_5"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:448  %sumBuf_17_addr_5 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_17_addr_5"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="10">
<![CDATA[
branch51:449  %sumBuf_17_load_5 = load i32* %sumBuf_17_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_5"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:450  %sumBuf_18_addr_5 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_18_addr_5"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="10">
<![CDATA[
branch51:451  %sumBuf_18_load_5 = load i32* %sumBuf_18_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_5"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:452  %sumBuf_19_addr_5 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_19_addr_5"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="10">
<![CDATA[
branch51:453  %sumBuf_19_load_5 = load i32* %sumBuf_19_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_5"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:454  %sumBuf_20_addr_5 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_20_addr_5"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="10">
<![CDATA[
branch51:455  %sumBuf_20_load_5 = load i32* %sumBuf_20_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_5"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:456  %sumBuf_21_addr_5 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_121_2

]]></Node>
<StgValue><ssdm name="sumBuf_21_addr_5"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="10">
<![CDATA[
branch51:457  %sumBuf_21_load_5 = load i32* %sumBuf_21_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_5"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:461  %tmp_13217_2 = add i29 %tmp_343, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_13217_2"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:462  %tmp_133_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13217_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_133_2"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:463  %Hi_assign_2_2 = add nsw i32 %tmp_133_2, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_2_2"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:464  %tmp_13515_2 = add i29 %tmp, %tmp_343

]]></Node>
<StgValue><ssdm name="tmp_13515_2"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="29">
<![CDATA[
branch51:465  %tmp_344 = trunc i29 %tmp_13515_2 to i5

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:466  %Lo_assign_2_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13515_2, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_2_2"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:467  %tmp_345 = icmp ugt i32 %Lo_assign_2_2, %Hi_assign_2_2

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
branch51:468  %tmp_346 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_344, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="32">
<![CDATA[
branch51:469  %tmp_347 = trunc i32 %Hi_assign_2_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:472  %tmp_350 = sub i8 -81, %tmp_346

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:492  %tmp_110_3 = call fastcc i32 @__hls_fptosi_float_i(float %box_3_2_read_1)

]]></Node>
<StgValue><ssdm name="tmp_110_3"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:495  %tmp_113_3 = call fastcc i32 @__hls_fptosi_float_i(float %box_3_3_read_1)

]]></Node>
<StgValue><ssdm name="tmp_113_3"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="29" op_0_bw="32">
<![CDATA[
branch51:496  %tmp_362 = trunc i32 %tmp_113_3 to i29

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:565  %tmp_119_3 = call fastcc i32 @__hls_fptosi_float_i(float %box_3_0_read_1)

]]></Node>
<StgValue><ssdm name="tmp_119_3"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:613  %tmp_131_3 = call fastcc i32 @__hls_fptosi_float_i(float %box_3_1_read_1)

]]></Node>
<StgValue><ssdm name="tmp_131_3"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="29" op_0_bw="32">
<![CDATA[
branch51:614  %tmp_381 = trunc i32 %tmp_131_3 to i29

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="571" st_id="5" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
branch51:181  %tmp_71 = sitofp i32 %tmp_70 to float

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:332  %tmp_146_1 = sub i32 %tmp_207, %tmp_208

]]></Node>
<StgValue><ssdm name="tmp_146_1"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:333  %tmp_147_1 = sub i32 %tmp_146_1, %tmp_209

]]></Node>
<StgValue><ssdm name="tmp_147_1"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:334  %tmp_148_1 = add i32 %tmp_210, %tmp_147_1

]]></Node>
<StgValue><ssdm name="tmp_148_1"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:352  %tmp_329 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:353  %tmp_330 = sub i8 %tmp_327, %tmp_328

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_326" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:355  %tmp_332 = sub i8 %tmp_328, %tmp_327

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:356  %tmp_333 = select i1 %tmp_326, i8 %tmp_330, i8 %tmp_332

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
branch51:357  %tmp_334 = select i1 %tmp_326, i176 %tmp_329, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:358  %tmp_335 = select i1 %tmp_326, i8 %tmp_331, i8 %tmp_327

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:359  %tmp_336 = sub i8 -81, %tmp_333

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="176" op_0_bw="8">
<![CDATA[
branch51:360  %tmp_337 = zext i8 %tmp_335 to i176

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="176" op_0_bw="8">
<![CDATA[
branch51:361  %tmp_338 = zext i8 %tmp_336 to i176

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:362  %tmp_339 = lshr i176 %tmp_334, %tmp_337

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:363  %tmp_340 = lshr i176 -1, %tmp_338

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:364  %tmp_341 = and i176 %tmp_339, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="176">
<![CDATA[
branch51:365  %tmp_342 = trunc i176 %tmp_341 to i5

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="10">
<![CDATA[
branch51:367  %sumBuf_0_load_4 = load i32* %sumBuf_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_4"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="10">
<![CDATA[
branch51:369  %sumBuf_1_load_4 = load i32* %sumBuf_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_4"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="10">
<![CDATA[
branch51:371  %sumBuf_2_load_4 = load i32* %sumBuf_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_4"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="10">
<![CDATA[
branch51:373  %sumBuf_3_load_4 = load i32* %sumBuf_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_4"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="10">
<![CDATA[
branch51:375  %sumBuf_4_load_4 = load i32* %sumBuf_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_4"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="10">
<![CDATA[
branch51:377  %sumBuf_5_load_4 = load i32* %sumBuf_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_4"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="10">
<![CDATA[
branch51:379  %sumBuf_6_load_4 = load i32* %sumBuf_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_4"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="10">
<![CDATA[
branch51:381  %sumBuf_7_load_4 = load i32* %sumBuf_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_4"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="10">
<![CDATA[
branch51:383  %sumBuf_8_load_4 = load i32* %sumBuf_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_4"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="10">
<![CDATA[
branch51:385  %sumBuf_9_load_4 = load i32* %sumBuf_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_4"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="10">
<![CDATA[
branch51:387  %sumBuf_10_load_4 = load i32* %sumBuf_10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_4"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="10">
<![CDATA[
branch51:389  %sumBuf_11_load_4 = load i32* %sumBuf_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_4"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="10">
<![CDATA[
branch51:391  %sumBuf_12_load_4 = load i32* %sumBuf_12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_4"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="10">
<![CDATA[
branch51:393  %sumBuf_13_load_4 = load i32* %sumBuf_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_4"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="10">
<![CDATA[
branch51:395  %sumBuf_14_load_4 = load i32* %sumBuf_14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_4"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="10">
<![CDATA[
branch51:397  %sumBuf_15_load_4 = load i32* %sumBuf_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_4"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="10">
<![CDATA[
branch51:399  %sumBuf_16_load_4 = load i32* %sumBuf_16_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_4"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="10">
<![CDATA[
branch51:401  %sumBuf_17_load_4 = load i32* %sumBuf_17_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_4"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="10">
<![CDATA[
branch51:403  %sumBuf_18_load_4 = load i32* %sumBuf_18_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_4"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="10">
<![CDATA[
branch51:405  %sumBuf_19_load_4 = load i32* %sumBuf_19_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_4"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="10">
<![CDATA[
branch51:407  %sumBuf_20_load_4 = load i32* %sumBuf_20_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_4"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="10">
<![CDATA[
branch51:409  %sumBuf_21_load_4 = load i32* %sumBuf_21_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_4"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:410  %tmp_211 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_4, i32 %sumBuf_1_load_4, i32 %sumBuf_2_load_4, i32 %sumBuf_3_load_4, i32 %sumBuf_4_load_4, i32 %sumBuf_5_load_4, i32 %sumBuf_6_load_4, i32 %sumBuf_7_load_4, i32 %sumBuf_8_load_4, i32 %sumBuf_9_load_4, i32 %sumBuf_10_load_4, i32 %sumBuf_11_load_4, i32 %sumBuf_12_load_4, i32 %sumBuf_13_load_4, i32 %sumBuf_14_load_4, i32 %sumBuf_15_load_4, i32 %sumBuf_16_load_4, i32 %sumBuf_17_load_4, i32 %sumBuf_18_load_4, i32 %sumBuf_19_load_4, i32 %sumBuf_20_load_4, i32 %sumBuf_21_load_4, i5 %tmp_342)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="10">
<![CDATA[
branch51:415  %sumBuf_0_load_5 = load i32* %sumBuf_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_5"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="10">
<![CDATA[
branch51:417  %sumBuf_1_load_5 = load i32* %sumBuf_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_5"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="10">
<![CDATA[
branch51:419  %sumBuf_2_load_5 = load i32* %sumBuf_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_5"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="10">
<![CDATA[
branch51:421  %sumBuf_3_load_5 = load i32* %sumBuf_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_5"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="10">
<![CDATA[
branch51:423  %sumBuf_4_load_5 = load i32* %sumBuf_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_5"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="10">
<![CDATA[
branch51:425  %sumBuf_5_load_5 = load i32* %sumBuf_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_5"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="10">
<![CDATA[
branch51:427  %sumBuf_6_load_5 = load i32* %sumBuf_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_5"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
branch51:429  %sumBuf_7_load_5 = load i32* %sumBuf_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_5"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="10">
<![CDATA[
branch51:431  %sumBuf_8_load_5 = load i32* %sumBuf_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_5"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="10">
<![CDATA[
branch51:433  %sumBuf_9_load_5 = load i32* %sumBuf_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_5"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="10">
<![CDATA[
branch51:435  %sumBuf_10_load_5 = load i32* %sumBuf_10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_5"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="10">
<![CDATA[
branch51:437  %sumBuf_11_load_5 = load i32* %sumBuf_11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_5"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="10">
<![CDATA[
branch51:439  %sumBuf_12_load_5 = load i32* %sumBuf_12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_5"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="10">
<![CDATA[
branch51:441  %sumBuf_13_load_5 = load i32* %sumBuf_13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_5"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="10">
<![CDATA[
branch51:443  %sumBuf_14_load_5 = load i32* %sumBuf_14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_5"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="10">
<![CDATA[
branch51:445  %sumBuf_15_load_5 = load i32* %sumBuf_15_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_5"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="10">
<![CDATA[
branch51:447  %sumBuf_16_load_5 = load i32* %sumBuf_16_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_5"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="10">
<![CDATA[
branch51:449  %sumBuf_17_load_5 = load i32* %sumBuf_17_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_5"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="10">
<![CDATA[
branch51:451  %sumBuf_18_load_5 = load i32* %sumBuf_18_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_5"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="10">
<![CDATA[
branch51:453  %sumBuf_19_load_5 = load i32* %sumBuf_19_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_5"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="10">
<![CDATA[
branch51:455  %sumBuf_20_load_5 = load i32* %sumBuf_20_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_5"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="10">
<![CDATA[
branch51:457  %sumBuf_21_load_5 = load i32* %sumBuf_21_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_5"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:458  %tmp_212 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_5, i32 %sumBuf_1_load_5, i32 %sumBuf_2_load_5, i32 %sumBuf_3_load_5, i32 %sumBuf_4_load_5, i32 %sumBuf_5_load_5, i32 %sumBuf_6_load_5, i32 %sumBuf_7_load_5, i32 %sumBuf_8_load_5, i32 %sumBuf_9_load_5, i32 %sumBuf_10_load_5, i32 %sumBuf_11_load_5, i32 %sumBuf_12_load_5, i32 %sumBuf_13_load_5, i32 %sumBuf_14_load_5, i32 %sumBuf_15_load_5, i32 %sumBuf_16_load_5, i32 %sumBuf_17_load_5, i32 %sumBuf_18_load_5, i32 %sumBuf_19_load_5, i32 %sumBuf_20_load_5, i32 %sumBuf_21_load_5, i5 %tmp_342)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:470  %tmp_348 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:471  %tmp_349 = sub i8 %tmp_346, %tmp_347

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:473  %tmp_351 = sub i8 %tmp_347, %tmp_346

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:474  %tmp_352 = select i1 %tmp_345, i8 %tmp_349, i8 %tmp_351

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
branch51:475  %tmp_353 = select i1 %tmp_345, i176 %tmp_348, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:476  %tmp_354 = select i1 %tmp_345, i8 %tmp_350, i8 %tmp_346

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:477  %tmp_355 = sub i8 -81, %tmp_352

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="176" op_0_bw="8">
<![CDATA[
branch51:478  %tmp_356 = zext i8 %tmp_354 to i176

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="176" op_0_bw="8">
<![CDATA[
branch51:479  %tmp_357 = zext i8 %tmp_355 to i176

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:480  %tmp_358 = lshr i176 %tmp_353, %tmp_356

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:481  %tmp_359 = lshr i176 -1, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:482  %tmp_360 = and i176 %tmp_358, %tmp_359

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="176">
<![CDATA[
branch51:483  %tmp_361 = trunc i176 %tmp_360 to i5

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:484  %tmp_213 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_4, i32 %sumBuf_1_load_4, i32 %sumBuf_2_load_4, i32 %sumBuf_3_load_4, i32 %sumBuf_4_load_4, i32 %sumBuf_5_load_4, i32 %sumBuf_6_load_4, i32 %sumBuf_7_load_4, i32 %sumBuf_8_load_4, i32 %sumBuf_9_load_4, i32 %sumBuf_10_load_4, i32 %sumBuf_11_load_4, i32 %sumBuf_12_load_4, i32 %sumBuf_13_load_4, i32 %sumBuf_14_load_4, i32 %sumBuf_15_load_4, i32 %sumBuf_16_load_4, i32 %sumBuf_17_load_4, i32 %sumBuf_18_load_4, i32 %sumBuf_19_load_4, i32 %sumBuf_20_load_4, i32 %sumBuf_21_load_4, i5 %tmp_361)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:485  %tmp_214 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_5, i32 %sumBuf_1_load_5, i32 %sumBuf_2_load_5, i32 %sumBuf_3_load_5, i32 %sumBuf_4_load_5, i32 %sumBuf_5_load_5, i32 %sumBuf_6_load_5, i32 %sumBuf_7_load_5, i32 %sumBuf_8_load_5, i32 %sumBuf_9_load_5, i32 %sumBuf_10_load_5, i32 %sumBuf_11_load_5, i32 %sumBuf_12_load_5, i32 %sumBuf_13_load_5, i32 %sumBuf_14_load_5, i32 %sumBuf_15_load_5, i32 %sumBuf_16_load_5, i32 %sumBuf_17_load_5, i32 %sumBuf_18_load_5, i32 %sumBuf_19_load_5, i32 %sumBuf_20_load_5, i32 %sumBuf_21_load_5, i5 %tmp_361)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:493  %tmp_111_3 = add nsw i32 %cOffset_cast, %tmp_110_3

]]></Node>
<StgValue><ssdm name="tmp_111_3"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="32">
<![CDATA[
branch51:494  %tmp_112_3 = sext i32 %tmp_111_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_3"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:497  %tmp_11425_3 = add i29 %tmp_362, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_11425_3"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:498  %tmp_115_3 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11425_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_115_3"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:499  %Hi_assign_5 = add nsw i32 %tmp_115_3, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_5"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:500  %tmp_11723_3 = add i29 %tmp, %tmp_362

]]></Node>
<StgValue><ssdm name="tmp_11723_3"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="29">
<![CDATA[
branch51:501  %tmp_363 = trunc i29 %tmp_11723_3 to i5

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:502  %Lo_assign_5 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_11723_3, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_5"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:503  %tmp_364 = icmp ugt i32 %Lo_assign_5, %Hi_assign_5

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
branch51:504  %tmp_365 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_363, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="32">
<![CDATA[
branch51:505  %tmp_366 = trunc i32 %Hi_assign_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:508  %tmp_369 = sub i8 -81, %tmp_365

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:520  %sumBuf_0_addr_6 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_0_addr_6"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="10">
<![CDATA[
branch51:521  %sumBuf_0_load_6 = load i32* %sumBuf_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_6"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:522  %sumBuf_1_addr_6 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_1_addr_6"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="10">
<![CDATA[
branch51:523  %sumBuf_1_load_6 = load i32* %sumBuf_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_6"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:524  %sumBuf_2_addr_6 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_2_addr_6"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="10">
<![CDATA[
branch51:525  %sumBuf_2_load_6 = load i32* %sumBuf_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_6"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:526  %sumBuf_3_addr_6 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_3_addr_6"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="10">
<![CDATA[
branch51:527  %sumBuf_3_load_6 = load i32* %sumBuf_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_6"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:528  %sumBuf_4_addr_6 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_4_addr_6"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="10">
<![CDATA[
branch51:529  %sumBuf_4_load_6 = load i32* %sumBuf_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_6"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:530  %sumBuf_5_addr_6 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_5_addr_6"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="10">
<![CDATA[
branch51:531  %sumBuf_5_load_6 = load i32* %sumBuf_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_6"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:532  %sumBuf_6_addr_6 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_6_addr_6"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="10">
<![CDATA[
branch51:533  %sumBuf_6_load_6 = load i32* %sumBuf_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_6"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:534  %sumBuf_7_addr_6 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_7_addr_6"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="10">
<![CDATA[
branch51:535  %sumBuf_7_load_6 = load i32* %sumBuf_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_6"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:536  %sumBuf_8_addr_6 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_8_addr_6"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="10">
<![CDATA[
branch51:537  %sumBuf_8_load_6 = load i32* %sumBuf_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_6"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:538  %sumBuf_9_addr_6 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_9_addr_6"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="10">
<![CDATA[
branch51:539  %sumBuf_9_load_6 = load i32* %sumBuf_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_6"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:540  %sumBuf_10_addr_6 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_10_addr_6"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="10">
<![CDATA[
branch51:541  %sumBuf_10_load_6 = load i32* %sumBuf_10_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_6"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:542  %sumBuf_11_addr_6 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_11_addr_6"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="10">
<![CDATA[
branch51:543  %sumBuf_11_load_6 = load i32* %sumBuf_11_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_6"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:544  %sumBuf_12_addr_6 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_12_addr_6"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="10">
<![CDATA[
branch51:545  %sumBuf_12_load_6 = load i32* %sumBuf_12_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_6"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:546  %sumBuf_13_addr_6 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_13_addr_6"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="10">
<![CDATA[
branch51:547  %sumBuf_13_load_6 = load i32* %sumBuf_13_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_6"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:548  %sumBuf_14_addr_6 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_14_addr_6"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="10">
<![CDATA[
branch51:549  %sumBuf_14_load_6 = load i32* %sumBuf_14_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_6"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:550  %sumBuf_15_addr_6 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_15_addr_6"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="10">
<![CDATA[
branch51:551  %sumBuf_15_load_6 = load i32* %sumBuf_15_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_6"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:552  %sumBuf_16_addr_6 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_16_addr_6"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="10">
<![CDATA[
branch51:553  %sumBuf_16_load_6 = load i32* %sumBuf_16_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_6"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:554  %sumBuf_17_addr_6 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_17_addr_6"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="10">
<![CDATA[
branch51:555  %sumBuf_17_load_6 = load i32* %sumBuf_17_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_6"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:556  %sumBuf_18_addr_6 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_18_addr_6"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="10">
<![CDATA[
branch51:557  %sumBuf_18_load_6 = load i32* %sumBuf_18_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_6"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:558  %sumBuf_19_addr_6 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_19_addr_6"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="10">
<![CDATA[
branch51:559  %sumBuf_19_load_6 = load i32* %sumBuf_19_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_6"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:560  %sumBuf_20_addr_6 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_20_addr_6"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="10">
<![CDATA[
branch51:561  %sumBuf_20_load_6 = load i32* %sumBuf_20_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_6"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:562  %sumBuf_21_addr_6 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_112_3

]]></Node>
<StgValue><ssdm name="sumBuf_21_addr_6"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="10">
<![CDATA[
branch51:563  %sumBuf_21_load_6 = load i32* %sumBuf_21_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_6"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:566  %tmp_120_3 = add nsw i32 %cOffset_cast, %tmp_119_3

]]></Node>
<StgValue><ssdm name="tmp_120_3"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="32">
<![CDATA[
branch51:567  %tmp_121_3 = sext i32 %tmp_120_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_3"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:568  %sumBuf_0_addr_7 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_0_addr_7"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="10">
<![CDATA[
branch51:569  %sumBuf_0_load_7 = load i32* %sumBuf_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_7"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:570  %sumBuf_1_addr_7 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_1_addr_7"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="10">
<![CDATA[
branch51:571  %sumBuf_1_load_7 = load i32* %sumBuf_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_7"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:572  %sumBuf_2_addr_7 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_2_addr_7"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="10">
<![CDATA[
branch51:573  %sumBuf_2_load_7 = load i32* %sumBuf_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_7"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:574  %sumBuf_3_addr_7 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_3_addr_7"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="10">
<![CDATA[
branch51:575  %sumBuf_3_load_7 = load i32* %sumBuf_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_7"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:576  %sumBuf_4_addr_7 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_4_addr_7"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="10">
<![CDATA[
branch51:577  %sumBuf_4_load_7 = load i32* %sumBuf_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_7"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:578  %sumBuf_5_addr_7 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_5_addr_7"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="10">
<![CDATA[
branch51:579  %sumBuf_5_load_7 = load i32* %sumBuf_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_7"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:580  %sumBuf_6_addr_7 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_6_addr_7"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="10">
<![CDATA[
branch51:581  %sumBuf_6_load_7 = load i32* %sumBuf_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_7"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:582  %sumBuf_7_addr_7 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_7_addr_7"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
branch51:583  %sumBuf_7_load_7 = load i32* %sumBuf_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_7"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:584  %sumBuf_8_addr_7 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_8_addr_7"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="10">
<![CDATA[
branch51:585  %sumBuf_8_load_7 = load i32* %sumBuf_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_7"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:586  %sumBuf_9_addr_7 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_9_addr_7"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="10">
<![CDATA[
branch51:587  %sumBuf_9_load_7 = load i32* %sumBuf_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_7"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:588  %sumBuf_10_addr_7 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_10_addr_7"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="10">
<![CDATA[
branch51:589  %sumBuf_10_load_7 = load i32* %sumBuf_10_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_7"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:590  %sumBuf_11_addr_7 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_11_addr_7"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="10">
<![CDATA[
branch51:591  %sumBuf_11_load_7 = load i32* %sumBuf_11_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_7"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:592  %sumBuf_12_addr_7 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_12_addr_7"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="10">
<![CDATA[
branch51:593  %sumBuf_12_load_7 = load i32* %sumBuf_12_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_7"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:594  %sumBuf_13_addr_7 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_13_addr_7"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="10">
<![CDATA[
branch51:595  %sumBuf_13_load_7 = load i32* %sumBuf_13_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_7"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:596  %sumBuf_14_addr_7 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_14_addr_7"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="10">
<![CDATA[
branch51:597  %sumBuf_14_load_7 = load i32* %sumBuf_14_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_7"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:598  %sumBuf_15_addr_7 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_15_addr_7"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="10">
<![CDATA[
branch51:599  %sumBuf_15_load_7 = load i32* %sumBuf_15_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_7"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:600  %sumBuf_16_addr_7 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_16_addr_7"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="10">
<![CDATA[
branch51:601  %sumBuf_16_load_7 = load i32* %sumBuf_16_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_7"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:602  %sumBuf_17_addr_7 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_17_addr_7"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="10">
<![CDATA[
branch51:603  %sumBuf_17_load_7 = load i32* %sumBuf_17_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_7"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:604  %sumBuf_18_addr_7 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_18_addr_7"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="10">
<![CDATA[
branch51:605  %sumBuf_18_load_7 = load i32* %sumBuf_18_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_7"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:606  %sumBuf_19_addr_7 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_19_addr_7"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="10">
<![CDATA[
branch51:607  %sumBuf_19_load_7 = load i32* %sumBuf_19_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_7"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:608  %sumBuf_20_addr_7 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_20_addr_7"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="10">
<![CDATA[
branch51:609  %sumBuf_20_load_7 = load i32* %sumBuf_20_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_7"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:610  %sumBuf_21_addr_7 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_121_3

]]></Node>
<StgValue><ssdm name="sumBuf_21_addr_7"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="10">
<![CDATA[
branch51:611  %sumBuf_21_load_7 = load i32* %sumBuf_21_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_7"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:615  %tmp_13217_3 = add i29 %tmp_381, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="tmp_13217_3"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:616  %tmp_133_3 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13217_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_133_3"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:617  %Hi_assign_2_3 = add nsw i32 %tmp_133_3, -1

]]></Node>
<StgValue><ssdm name="Hi_assign_2_3"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
branch51:618  %tmp_13515_3 = add i29 %tmp, %tmp_381

]]></Node>
<StgValue><ssdm name="tmp_13515_3"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="5" op_0_bw="29">
<![CDATA[
branch51:619  %tmp_382 = trunc i29 %tmp_13515_3 to i5

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
branch51:620  %Lo_assign_2_3 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_13515_3, i3 0)

]]></Node>
<StgValue><ssdm name="Lo_assign_2_3"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:621  %tmp_383 = icmp ugt i32 %Lo_assign_2_3, %Hi_assign_2_3

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
branch51:622  %tmp_384 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_382, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="32">
<![CDATA[
branch51:623  %tmp_385 = trunc i32 %Hi_assign_2_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:626  %tmp_388 = sub i8 -81, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="761" st_id="6" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
branch51:181  %tmp_71 = sitofp i32 %tmp_70 to float

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
branch51:335  %tmp_149_1 = sitofp i32 %tmp_148_1 to float

]]></Node>
<StgValue><ssdm name="tmp_149_1"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:486  %tmp_146_2 = sub i32 %tmp_211, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_146_2"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:487  %tmp_147_2 = sub i32 %tmp_146_2, %tmp_213

]]></Node>
<StgValue><ssdm name="tmp_147_2"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:488  %tmp_148_2 = add i32 %tmp_214, %tmp_147_2

]]></Node>
<StgValue><ssdm name="tmp_148_2"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:506  %tmp_367 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:507  %tmp_368 = sub i8 %tmp_365, %tmp_366

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:509  %tmp_370 = sub i8 %tmp_366, %tmp_365

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:510  %tmp_371 = select i1 %tmp_364, i8 %tmp_368, i8 %tmp_370

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
branch51:511  %tmp_372 = select i1 %tmp_364, i176 %tmp_367, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:512  %tmp_373 = select i1 %tmp_364, i8 %tmp_369, i8 %tmp_365

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:513  %tmp_374 = sub i8 -81, %tmp_371

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="176" op_0_bw="8">
<![CDATA[
branch51:514  %tmp_375 = zext i8 %tmp_373 to i176

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="176" op_0_bw="8">
<![CDATA[
branch51:515  %tmp_376 = zext i8 %tmp_374 to i176

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:516  %tmp_377 = lshr i176 %tmp_372, %tmp_375

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:517  %tmp_378 = lshr i176 -1, %tmp_376

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:518  %tmp_379 = and i176 %tmp_377, %tmp_378

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="176">
<![CDATA[
branch51:519  %tmp_380 = trunc i176 %tmp_379 to i5

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="10">
<![CDATA[
branch51:521  %sumBuf_0_load_6 = load i32* %sumBuf_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_6"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="10">
<![CDATA[
branch51:523  %sumBuf_1_load_6 = load i32* %sumBuf_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_6"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="10">
<![CDATA[
branch51:525  %sumBuf_2_load_6 = load i32* %sumBuf_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_6"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="10">
<![CDATA[
branch51:527  %sumBuf_3_load_6 = load i32* %sumBuf_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_6"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="10">
<![CDATA[
branch51:529  %sumBuf_4_load_6 = load i32* %sumBuf_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_6"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="10">
<![CDATA[
branch51:531  %sumBuf_5_load_6 = load i32* %sumBuf_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_6"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="10">
<![CDATA[
branch51:533  %sumBuf_6_load_6 = load i32* %sumBuf_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_6"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="10">
<![CDATA[
branch51:535  %sumBuf_7_load_6 = load i32* %sumBuf_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_6"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="10">
<![CDATA[
branch51:537  %sumBuf_8_load_6 = load i32* %sumBuf_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_6"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="10">
<![CDATA[
branch51:539  %sumBuf_9_load_6 = load i32* %sumBuf_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_6"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="10">
<![CDATA[
branch51:541  %sumBuf_10_load_6 = load i32* %sumBuf_10_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_6"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="10">
<![CDATA[
branch51:543  %sumBuf_11_load_6 = load i32* %sumBuf_11_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_6"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="10">
<![CDATA[
branch51:545  %sumBuf_12_load_6 = load i32* %sumBuf_12_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_6"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="10">
<![CDATA[
branch51:547  %sumBuf_13_load_6 = load i32* %sumBuf_13_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_6"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="10">
<![CDATA[
branch51:549  %sumBuf_14_load_6 = load i32* %sumBuf_14_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_6"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="10">
<![CDATA[
branch51:551  %sumBuf_15_load_6 = load i32* %sumBuf_15_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_6"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="10">
<![CDATA[
branch51:553  %sumBuf_16_load_6 = load i32* %sumBuf_16_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_6"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="10">
<![CDATA[
branch51:555  %sumBuf_17_load_6 = load i32* %sumBuf_17_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_6"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="10">
<![CDATA[
branch51:557  %sumBuf_18_load_6 = load i32* %sumBuf_18_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_6"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="10">
<![CDATA[
branch51:559  %sumBuf_19_load_6 = load i32* %sumBuf_19_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_6"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="10">
<![CDATA[
branch51:561  %sumBuf_20_load_6 = load i32* %sumBuf_20_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_6"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="10">
<![CDATA[
branch51:563  %sumBuf_21_load_6 = load i32* %sumBuf_21_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_6"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:564  %tmp_215 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_6, i32 %sumBuf_1_load_6, i32 %sumBuf_2_load_6, i32 %sumBuf_3_load_6, i32 %sumBuf_4_load_6, i32 %sumBuf_5_load_6, i32 %sumBuf_6_load_6, i32 %sumBuf_7_load_6, i32 %sumBuf_8_load_6, i32 %sumBuf_9_load_6, i32 %sumBuf_10_load_6, i32 %sumBuf_11_load_6, i32 %sumBuf_12_load_6, i32 %sumBuf_13_load_6, i32 %sumBuf_14_load_6, i32 %sumBuf_15_load_6, i32 %sumBuf_16_load_6, i32 %sumBuf_17_load_6, i32 %sumBuf_18_load_6, i32 %sumBuf_19_load_6, i32 %sumBuf_20_load_6, i32 %sumBuf_21_load_6, i5 %tmp_380)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="10">
<![CDATA[
branch51:569  %sumBuf_0_load_7 = load i32* %sumBuf_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_0_load_7"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="10">
<![CDATA[
branch51:571  %sumBuf_1_load_7 = load i32* %sumBuf_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_1_load_7"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="10">
<![CDATA[
branch51:573  %sumBuf_2_load_7 = load i32* %sumBuf_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_2_load_7"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="10">
<![CDATA[
branch51:575  %sumBuf_3_load_7 = load i32* %sumBuf_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_3_load_7"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="10">
<![CDATA[
branch51:577  %sumBuf_4_load_7 = load i32* %sumBuf_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_4_load_7"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="10">
<![CDATA[
branch51:579  %sumBuf_5_load_7 = load i32* %sumBuf_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_5_load_7"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="10">
<![CDATA[
branch51:581  %sumBuf_6_load_7 = load i32* %sumBuf_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_6_load_7"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
branch51:583  %sumBuf_7_load_7 = load i32* %sumBuf_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_7_load_7"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="10">
<![CDATA[
branch51:585  %sumBuf_8_load_7 = load i32* %sumBuf_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_8_load_7"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="10">
<![CDATA[
branch51:587  %sumBuf_9_load_7 = load i32* %sumBuf_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_9_load_7"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="10">
<![CDATA[
branch51:589  %sumBuf_10_load_7 = load i32* %sumBuf_10_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_10_load_7"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="10">
<![CDATA[
branch51:591  %sumBuf_11_load_7 = load i32* %sumBuf_11_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_11_load_7"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="10">
<![CDATA[
branch51:593  %sumBuf_12_load_7 = load i32* %sumBuf_12_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_12_load_7"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="10">
<![CDATA[
branch51:595  %sumBuf_13_load_7 = load i32* %sumBuf_13_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_13_load_7"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="10">
<![CDATA[
branch51:597  %sumBuf_14_load_7 = load i32* %sumBuf_14_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_14_load_7"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="10">
<![CDATA[
branch51:599  %sumBuf_15_load_7 = load i32* %sumBuf_15_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_15_load_7"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="10">
<![CDATA[
branch51:601  %sumBuf_16_load_7 = load i32* %sumBuf_16_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_16_load_7"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="10">
<![CDATA[
branch51:603  %sumBuf_17_load_7 = load i32* %sumBuf_17_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_17_load_7"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="10">
<![CDATA[
branch51:605  %sumBuf_18_load_7 = load i32* %sumBuf_18_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_18_load_7"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="10">
<![CDATA[
branch51:607  %sumBuf_19_load_7 = load i32* %sumBuf_19_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_19_load_7"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="10">
<![CDATA[
branch51:609  %sumBuf_20_load_7 = load i32* %sumBuf_20_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_20_load_7"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="10">
<![CDATA[
branch51:611  %sumBuf_21_load_7 = load i32* %sumBuf_21_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sumBuf_21_load_7"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:612  %tmp_216 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_7, i32 %sumBuf_1_load_7, i32 %sumBuf_2_load_7, i32 %sumBuf_3_load_7, i32 %sumBuf_4_load_7, i32 %sumBuf_5_load_7, i32 %sumBuf_6_load_7, i32 %sumBuf_7_load_7, i32 %sumBuf_8_load_7, i32 %sumBuf_9_load_7, i32 %sumBuf_10_load_7, i32 %sumBuf_11_load_7, i32 %sumBuf_12_load_7, i32 %sumBuf_13_load_7, i32 %sumBuf_14_load_7, i32 %sumBuf_15_load_7, i32 %sumBuf_16_load_7, i32 %sumBuf_17_load_7, i32 %sumBuf_18_load_7, i32 %sumBuf_19_load_7, i32 %sumBuf_20_load_7, i32 %sumBuf_21_load_7, i5 %tmp_380)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch51:624  %tmp_386 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:625  %tmp_387 = sub i8 %tmp_384, %tmp_385

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:627  %tmp_389 = sub i8 %tmp_385, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:628  %tmp_390 = select i1 %tmp_383, i8 %tmp_387, i8 %tmp_389

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
branch51:629  %tmp_391 = select i1 %tmp_383, i176 %tmp_386, i176 %sumBufIndex_V_read

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch51:630  %tmp_392 = select i1 %tmp_383, i8 %tmp_388, i8 %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:631  %tmp_393 = sub i8 -81, %tmp_390

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="176" op_0_bw="8">
<![CDATA[
branch51:632  %tmp_394 = zext i8 %tmp_392 to i176

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="176" op_0_bw="8">
<![CDATA[
branch51:633  %tmp_395 = zext i8 %tmp_393 to i176

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:634  %tmp_396 = lshr i176 %tmp_391, %tmp_394

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:635  %tmp_397 = lshr i176 -1, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
branch51:636  %tmp_398 = and i176 %tmp_396, %tmp_397

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="176">
<![CDATA[
branch51:637  %tmp_399 = trunc i176 %tmp_398 to i5

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:638  %tmp_217 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_6, i32 %sumBuf_1_load_6, i32 %sumBuf_2_load_6, i32 %sumBuf_3_load_6, i32 %sumBuf_4_load_6, i32 %sumBuf_5_load_6, i32 %sumBuf_6_load_6, i32 %sumBuf_7_load_6, i32 %sumBuf_8_load_6, i32 %sumBuf_9_load_6, i32 %sumBuf_10_load_6, i32 %sumBuf_11_load_6, i32 %sumBuf_12_load_6, i32 %sumBuf_13_load_6, i32 %sumBuf_14_load_6, i32 %sumBuf_15_load_6, i32 %sumBuf_16_load_6, i32 %sumBuf_17_load_6, i32 %sumBuf_18_load_6, i32 %sumBuf_19_load_6, i32 %sumBuf_20_load_6, i32 %sumBuf_21_load_6, i5 %tmp_399)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="5">
<![CDATA[
branch51:639  %tmp_218 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_7, i32 %sumBuf_1_load_7, i32 %sumBuf_2_load_7, i32 %sumBuf_3_load_7, i32 %sumBuf_4_load_7, i32 %sumBuf_5_load_7, i32 %sumBuf_6_load_7, i32 %sumBuf_7_load_7, i32 %sumBuf_8_load_7, i32 %sumBuf_9_load_7, i32 %sumBuf_10_load_7, i32 %sumBuf_11_load_7, i32 %sumBuf_12_load_7, i32 %sumBuf_13_load_7, i32 %sumBuf_14_load_7, i32 %sumBuf_15_load_7, i32 %sumBuf_16_load_7, i32 %sumBuf_17_load_7, i32 %sumBuf_18_load_7, i32 %sumBuf_19_load_7, i32 %sumBuf_20_load_7, i32 %sumBuf_21_load_7, i5 %tmp_399)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="840" st_id="7" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
branch51:181  %tmp_71 = sitofp i32 %tmp_70 to float

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
branch51:335  %tmp_149_1 = sitofp i32 %tmp_148_1 to float

]]></Node>
<StgValue><ssdm name="tmp_149_1"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32">
<![CDATA[
branch51:489  %tmp_149_2 = sitofp i32 %tmp_148_2 to float

]]></Node>
<StgValue><ssdm name="tmp_149_2"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:640  %tmp_146_3 = sub i32 %tmp_215, %tmp_216

]]></Node>
<StgValue><ssdm name="tmp_146_3"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:641  %tmp_147_3 = sub i32 %tmp_146_3, %tmp_217

]]></Node>
<StgValue><ssdm name="tmp_147_3"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:642  %tmp_148_3 = add i32 %tmp_218, %tmp_147_3

]]></Node>
<StgValue><ssdm name="tmp_148_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="846" st_id="8" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
branch51:181  %tmp_71 = sitofp i32 %tmp_70 to float

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
branch51:335  %tmp_149_1 = sitofp i32 %tmp_148_1 to float

]]></Node>
<StgValue><ssdm name="tmp_149_1"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32">
<![CDATA[
branch51:489  %tmp_149_2 = sitofp i32 %tmp_148_2 to float

]]></Node>
<StgValue><ssdm name="tmp_149_2"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32">
<![CDATA[
branch51:643  %tmp_149_3 = sitofp i32 %tmp_148_3 to float

]]></Node>
<StgValue><ssdm name="tmp_149_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="850" st_id="9" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:182  %tmp_72 = fmul float %tmp_71, %box_0_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
branch51:335  %tmp_149_1 = sitofp i32 %tmp_148_1 to float

]]></Node>
<StgValue><ssdm name="tmp_149_1"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32">
<![CDATA[
branch51:489  %tmp_149_2 = sitofp i32 %tmp_148_2 to float

]]></Node>
<StgValue><ssdm name="tmp_149_2"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32">
<![CDATA[
branch51:643  %tmp_149_3 = sitofp i32 %tmp_148_3 to float

]]></Node>
<StgValue><ssdm name="tmp_149_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="854" st_id="10" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:182  %tmp_72 = fmul float %tmp_71, %box_0_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:336  %tmp_150_1 = fmul float %tmp_149_1, %box_1_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_1"/></StgValue>
</operation>

<operation id="856" st_id="10" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32">
<![CDATA[
branch51:489  %tmp_149_2 = sitofp i32 %tmp_148_2 to float

]]></Node>
<StgValue><ssdm name="tmp_149_2"/></StgValue>
</operation>

<operation id="857" st_id="10" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32">
<![CDATA[
branch51:643  %tmp_149_3 = sitofp i32 %tmp_148_3 to float

]]></Node>
<StgValue><ssdm name="tmp_149_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="858" st_id="11" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:182  %tmp_72 = fmul float %tmp_71, %box_0_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="859" st_id="11" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:336  %tmp_150_1 = fmul float %tmp_149_1, %box_1_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_1"/></StgValue>
</operation>

<operation id="860" st_id="11" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:490  %tmp_150_2 = fmul float %tmp_149_2, %box_2_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_2"/></StgValue>
</operation>

<operation id="861" st_id="11" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32">
<![CDATA[
branch51:643  %tmp_149_3 = sitofp i32 %tmp_148_3 to float

]]></Node>
<StgValue><ssdm name="tmp_149_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="862" st_id="12" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:183  %d_1 = fadd float %tmp_72, 0.000000e+00

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:336  %tmp_150_1 = fmul float %tmp_149_1, %box_1_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_1"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:490  %tmp_150_2 = fmul float %tmp_149_2, %box_2_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_2"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:644  %tmp_150_3 = fmul float %tmp_149_3, %box_3_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="866" st_id="13" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:183  %d_1 = fadd float %tmp_72, 0.000000e+00

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="867" st_id="13" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:490  %tmp_150_2 = fmul float %tmp_149_2, %box_2_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_2"/></StgValue>
</operation>

<operation id="868" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:644  %tmp_150_3 = fmul float %tmp_149_3, %box_3_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="869" st_id="14" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:183  %d_1 = fadd float %tmp_72, 0.000000e+00

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:644  %tmp_150_3 = fmul float %tmp_149_3, %box_3_4_read_1

]]></Node>
<StgValue><ssdm name="tmp_150_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="871" st_id="15" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:183  %d_1 = fadd float %tmp_72, 0.000000e+00

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">
</state>

<state id="17" st_id="17">

<operation id="872" st_id="17" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:337  %d_1_1 = fadd float %d_1, %tmp_150_1

]]></Node>
<StgValue><ssdm name="d_1_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="873" st_id="18" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:337  %d_1_1 = fadd float %d_1, %tmp_150_1

]]></Node>
<StgValue><ssdm name="d_1_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="874" st_id="19" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:337  %d_1_1 = fadd float %d_1, %tmp_150_1

]]></Node>
<StgValue><ssdm name="d_1_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="875" st_id="20" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:337  %d_1_1 = fadd float %d_1, %tmp_150_1

]]></Node>
<StgValue><ssdm name="d_1_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">
</state>

<state id="22" st_id="22">

<operation id="876" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:491  %d_1_2 = fadd float %d_1_1, %tmp_150_2

]]></Node>
<StgValue><ssdm name="d_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="877" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:491  %d_1_2 = fadd float %d_1_1, %tmp_150_2

]]></Node>
<StgValue><ssdm name="d_1_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="878" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:491  %d_1_2 = fadd float %d_1_1, %tmp_150_2

]]></Node>
<StgValue><ssdm name="d_1_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="879" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:491  %d_1_2 = fadd float %d_1_1, %tmp_150_2

]]></Node>
<StgValue><ssdm name="d_1_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">
</state>

<state id="27" st_id="27">

<operation id="880" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:645  %d_1_3 = fadd float %d_1_2, %tmp_150_3

]]></Node>
<StgValue><ssdm name="d_1_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="881" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:645  %d_1_3 = fadd float %d_1_2, %tmp_150_3

]]></Node>
<StgValue><ssdm name="d_1_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="882" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:645  %d_1_3 = fadd float %d_1_2, %tmp_150_3

]]></Node>
<StgValue><ssdm name="d_1_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="883" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch51:25  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:645  %d_1_3 = fadd float %d_1_2, %tmp_150_3

]]></Node>
<StgValue><ssdm name="d_1_3"/></StgValue>
</operation>

<operation id="885" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32">
<![CDATA[
branch51:646  ret float %d_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
