#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct  9 15:36:55 2024
# Process ID: 9788
# Current directory: D:/VerlilogCode/ComputerStructure/exp1/MultInput
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6668 D:\VerlilogCode\ComputerStructure\exp1\MultInput\MultInput.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp1/MultInput/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp1/MultInput\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp1/MultInput/MultInput.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: Multinput
WARNING: [Synth 8-2611] redeclaration of ansi port x is not allowed [D:/VerlilogCode/ComputerStructure/exp1/MultInput/MultInput.srcs/sources_1/new/Multinput.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 865.059 ; gain = 75.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multinput' [D:/VerlilogCode/ComputerStructure/exp1/MultInput/MultInput.srcs/sources_1/new/Multinput.v:23]
INFO: [Synth 8-256] done synthesizing module 'Multinput' (1#1) [D:/VerlilogCode/ComputerStructure/exp1/MultInput/MultInput.srcs/sources_1/new/Multinput.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 896.273 ; gain = 106.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 896.273 ; gain = 106.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1262.395 ; gain = 472.367
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1262.395 ; gain = 472.367
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 15:39:23 2024...
