proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0, uint64 a4_0, uint64 b0_0, uint64 b1_0, uint64 b2_0, uint64 b3_0, uint64 b4_0) =
{ true && and [a0_0 <u 2251799813718016@64, a1_0 <u 2251799813718016@64, a2_0 <u 2251799813718016@64, a3_0 <u 2251799813718016@64, a4_0 <u 2251799813718016@64, b0_0 <u 2251799813718016@64, b1_0 <u 2251799813718016@64, b2_0 <u 2251799813718016@64, b3_0 <u 2251799813718016@64, b4_0 <u 2251799813718016@64] }
mulj v66_1 b0_0 a0_0;
mulj v71_1 a0_0 b1_0;
mulj v76_1 a0_0 b2_0;
mulj v81_1 a0_0 b3_0;
mulj v86_1 a0_0 b4_0;
mul v61_1 b4_0 19@uint64;
mulj v51_1 v61_1 a1_0;
add v117_1 v51_1 v66_1;
add v52_1 0@uint128 v117_1;
mulj v53_1 a1_0 b0_0;
add v116_1 v53_1 v71_1;
add v54_1 0@uint128 v116_1;
mulj v55_1 a1_0 b1_0;
add v113_1 v55_1 v76_1;
add v56_1 0@uint128 v113_1;
mulj v57_1 a1_0 b2_0;
add v114_1 v57_1 v81_1;
add v58_1 0@uint128 v114_1;
mulj v59_1 a1_0 b3_0;
add v115_1 v59_1 v86_1;
add v60_1 0@uint128 v115_1;
mul v48_1 b3_0 19@uint64;
mulj v38_1 v48_1 a2_0;
add v39_1 v38_1 v52_1;
mulj v40_1 a2_0 v61_1;
add v41_1 v40_1 v54_1;
mulj v42_1 a2_0 b0_0;
add v43_1 v42_1 v56_1;
mulj v44_1 a2_0 b1_0;
add v45_1 v44_1 v58_1;
mulj v46_1 a2_0 b2_0;
add v47_1 v46_1 v60_1;
mul v35_1 b2_0 19@uint64;
mulj v25_1 v35_1 a3_0;
add v26_1 v25_1 v39_1;
mulj v27_1 a3_0 v48_1;
add v28_1 v27_1 v41_1;
mulj v29_1 a3_0 v61_1;
add v30_1 v29_1 v43_1;
mulj v31_1 a3_0 b0_0;
add v32_1 v31_1 v45_1;
mulj v33_1 a3_0 b1_0;
add v34_1 v33_1 v47_1;
mul v22_1 b1_0 19@uint64;
mulj v12_1 v22_1 a4_0;
add v13_1 v12_1 v26_1;
mulj v14_1 a4_0 v35_1;
add v15_1 v14_1 v28_1;
mulj v16_1 a4_0 v48_1;
add v17_1 v16_1 v30_1;
mulj v18_1 a4_0 v61_1;
add v19_1 v18_1 v32_1;
mulj v20_1 a4_0 b0_0;
add v21_1 v20_1 v34_1;
cast v28_2@uint64 v13_1;
and r029_1@uint64 v28_2 2251799813685247@uint64;
split c30_1 tmp_to_use_1 v13_1 51;
vpc tmp_to_use_p_1@uint64 tmp_to_use_1;
assume tmp_to_use_p_1 = r029_1 && true;
vpc v31_2@uint128 r029_1;
add v32_2 v15_1 c30_1;
cast v34_2@uint64 v32_2;
and r035_1@uint64 v34_2 2251799813685247@uint64;
split c36_1 tmp_to_use_2 v32_2 51;
vpc tmp_to_use_p_2@uint64 tmp_to_use_2;
assume tmp_to_use_p_2 = r035_1 && true;
add v38_2 v17_1 c36_1;
cast v40_2@uint64 v38_2;
and r041_1@uint64 v40_2 2251799813685247@uint64;
split c42_1 tmp_to_use_3 v38_2 51;
vpc tmp_to_use_p_3@uint64 tmp_to_use_3;
assume tmp_to_use_p_3 = r041_1 && true;
add v44_2 v19_1 c42_1;
cast v46_2@uint64 v44_2;
and r047_1@uint64 v46_2 2251799813685247@uint64;
split c48_1 tmp_to_use_4 v44_2 51;
vpc tmp_to_use_p_4@uint64 tmp_to_use_4;
assume tmp_to_use_p_4 = r047_1 && true;
add v50_1 v21_1 c48_1;
and b4_10_1@uint128 v50_1 2251799813685247@uint128;
split v11_1 tmp_to_use_5 v50_1 51;
assume tmp_to_use_5 = b4_10_1 && true;
and v12_2@uint128 v11_1 18446744073709551615@uint128;
assume v12_2 = v11_1 && true;
mul v13_2 v12_2 19@uint128;
add b0_14_1 v13_2 v31_2;
vpc v15_2@uint64 b0_14_1;
vpc v22_2@uint64 b4_10_1;
and i0_23_1@uint64 v15_2 2251799813685247@uint64;
split v24_1 tmp_to_use_6 v15_2 51;
vpc tmp_to_use_p_5@uint64 tmp_to_use_6;
assume tmp_to_use_p_5 = i0_23_1 && true;
add i1_25_1 v24_1 r035_1;
{ i0_23_1 + (i1_25_1 * 2251799813685248) + (r041_1 * 5070602400912917605986812821504) + (r047_1 * 11417981541647679048466287755595961091061972992) + (v22_2 * 25711008708143844408671393477458601640355247900524685364822016) = (a0_0 + (a1_0 * 2251799813685248) + (a2_0 * 5070602400912917605986812821504) + (a3_0 * 11417981541647679048466287755595961091061972992) + (a4_0 * 25711008708143844408671393477458601640355247900524685364822016)) * (b0_0 + (b1_0 * 2251799813685248) + (b2_0 * 5070602400912917605986812821504) + (b3_0 * 11417981541647679048466287755595961091061972992) + (b4_0 * 25711008708143844408671393477458601640355247900524685364822016)) (mod 57896044618658097711785492504343953926634992332820282019728792003956564819968 - 19) && and [tmp_to_use_p_1 = r029_1, tmp_to_use_p_2 = r035_1, tmp_to_use_p_3 = r041_1, tmp_to_use_p_4 = r047_1, tmp_to_use_5 = b4_10_1, v12_2 = v11_1, tmp_to_use_p_5 = i0_23_1, i0_23_1 <u 2251799813718016@64, i1_25_1 <u 2251799813718016@64, r041_1 <u 2251799813718016@64, r047_1 <u 2251799813718016@64, v22_2 <u 2251799813718016@64] }