// Seed: 513594155
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output supply1 id_3,
    output id_4
    , id_6,
    output logic id_5
);
  assign id_4 = id_2;
  always #1 begin
    id_3[1 : 1] <= 1;
  end
  real id_7;
endmodule
