[connectivity]
sp=sbl7_1_opt_accel_1.img_update_0_sm2_08_read_pipe0:DDR[0]
sp=sbl7_1_opt_accel_1.sbl7_1_update_0_sm1_06_write_pipe0:DDR[1]
