// Seed: 46962062
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 _id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire [id_2  - "" : -1] id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_5,
      id_4,
      id_5,
      id_6,
      id_6,
      id_4,
      id_7
  );
  timeprecision 1ps;
endmodule
