<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: QuadSPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_quad_s_p_i___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">QuadSPI_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___quad_s_p_i___peripheral___access___layer.html">QuadSPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>QuadSPI - Register Layout Typedef.  
 <a href="struct_quad_s_p_i___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a></td></tr>
<tr class="memdesc:a27af4e9f888f0b7b1e8da7e002d98798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module Configuration Register, offset: 0x0.  <a href="struct_quad_s_p_i___type.html#a27af4e9f888f0b7b1e8da7e002d98798">More...</a><br /></td></tr>
<tr class="separator:a27af4e9f888f0b7b1e8da7e002d98798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71277aaa40be4473ac2521981f273bd3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a71277aaa40be4473ac2521981f273bd3">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a71277aaa40be4473ac2521981f273bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c2e34e50a69aba53ffcf9e010cfd49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a29c2e34e50a69aba53ffcf9e010cfd49">IPCR</a></td></tr>
<tr class="memdesc:a29c2e34e50a69aba53ffcf9e010cfd49"><td class="mdescLeft">&#160;</td><td class="mdescRight">IP Configuration Register, offset: 0x8.  <a href="struct_quad_s_p_i___type.html#a29c2e34e50a69aba53ffcf9e010cfd49">More...</a><br /></td></tr>
<tr class="separator:a29c2e34e50a69aba53ffcf9e010cfd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713463b1bba38a853b9704103f321c32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a713463b1bba38a853b9704103f321c32">FLSHCR</a></td></tr>
<tr class="memdesc:a713463b1bba38a853b9704103f321c32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Configuration Register, offset: 0xC.  <a href="struct_quad_s_p_i___type.html#a713463b1bba38a853b9704103f321c32">More...</a><br /></td></tr>
<tr class="separator:a713463b1bba38a853b9704103f321c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac07722cb6c5e496743ec3bfef91be09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#aac07722cb6c5e496743ec3bfef91be09">BUF0CR</a></td></tr>
<tr class="memdesc:aac07722cb6c5e496743ec3bfef91be09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer0 Configuration Register, offset: 0x10.  <a href="struct_quad_s_p_i___type.html#aac07722cb6c5e496743ec3bfef91be09">More...</a><br /></td></tr>
<tr class="separator:aac07722cb6c5e496743ec3bfef91be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740e5ff7e82afe8901314f50c8b33062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a740e5ff7e82afe8901314f50c8b33062">BUF1CR</a></td></tr>
<tr class="memdesc:a740e5ff7e82afe8901314f50c8b33062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer1 Configuration Register, offset: 0x14.  <a href="struct_quad_s_p_i___type.html#a740e5ff7e82afe8901314f50c8b33062">More...</a><br /></td></tr>
<tr class="separator:a740e5ff7e82afe8901314f50c8b33062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8232388f9bab8b281c47428fd42b94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a8e8232388f9bab8b281c47428fd42b94">BUF2CR</a></td></tr>
<tr class="memdesc:a8e8232388f9bab8b281c47428fd42b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer2 Configuration Register, offset: 0x18.  <a href="struct_quad_s_p_i___type.html#a8e8232388f9bab8b281c47428fd42b94">More...</a><br /></td></tr>
<tr class="separator:a8e8232388f9bab8b281c47428fd42b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82669bc8f24d975a6b62a25379e1fcc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a82669bc8f24d975a6b62a25379e1fcc7">BUF3CR</a></td></tr>
<tr class="memdesc:a82669bc8f24d975a6b62a25379e1fcc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer3 Configuration Register, offset: 0x1C.  <a href="struct_quad_s_p_i___type.html#a82669bc8f24d975a6b62a25379e1fcc7">More...</a><br /></td></tr>
<tr class="separator:a82669bc8f24d975a6b62a25379e1fcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef092002994271603812dc1b2a4b5705"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#aef092002994271603812dc1b2a4b5705">BFGENCR</a></td></tr>
<tr class="memdesc:aef092002994271603812dc1b2a4b5705"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer Generic Configuration Register, offset: 0x20.  <a href="struct_quad_s_p_i___type.html#aef092002994271603812dc1b2a4b5705">More...</a><br /></td></tr>
<tr class="separator:aef092002994271603812dc1b2a4b5705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f83cb8aefb1d24fb6e5a4b31c981688"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a4f83cb8aefb1d24fb6e5a4b31c981688">SOCCR</a></td></tr>
<tr class="memdesc:a4f83cb8aefb1d24fb6e5a4b31c981688"><td class="mdescLeft">&#160;</td><td class="mdescRight">SOC Configuration Register, offset: 0x24.  <a href="struct_quad_s_p_i___type.html#a4f83cb8aefb1d24fb6e5a4b31c981688">More...</a><br /></td></tr>
<tr class="separator:a4f83cb8aefb1d24fb6e5a4b31c981688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93401f2965e0fe1e343d6ea380b624e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#ae93401f2965e0fe1e343d6ea380b624e">RESERVED_1</a> [8]</td></tr>
<tr class="separator:ae93401f2965e0fe1e343d6ea380b624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb19c5fe0d22c2239b652317e8217860"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#afb19c5fe0d22c2239b652317e8217860">BUF0IND</a></td></tr>
<tr class="memdesc:afb19c5fe0d22c2239b652317e8217860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer0 Top Index Register, offset: 0x30.  <a href="struct_quad_s_p_i___type.html#afb19c5fe0d22c2239b652317e8217860">More...</a><br /></td></tr>
<tr class="separator:afb19c5fe0d22c2239b652317e8217860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ff08274dc11210cbbc388e24b54b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#af4ff08274dc11210cbbc388e24b54b09">BUF1IND</a></td></tr>
<tr class="memdesc:af4ff08274dc11210cbbc388e24b54b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer1 Top Index Register, offset: 0x34.  <a href="struct_quad_s_p_i___type.html#af4ff08274dc11210cbbc388e24b54b09">More...</a><br /></td></tr>
<tr class="separator:af4ff08274dc11210cbbc388e24b54b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e82dada541676a467cf8921d469b35b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a0e82dada541676a467cf8921d469b35b">BUF2IND</a></td></tr>
<tr class="memdesc:a0e82dada541676a467cf8921d469b35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer2 Top Index Register, offset: 0x38.  <a href="struct_quad_s_p_i___type.html#a0e82dada541676a467cf8921d469b35b">More...</a><br /></td></tr>
<tr class="separator:a0e82dada541676a467cf8921d469b35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000a335ab535ba2f054f1e09197cfb1b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a000a335ab535ba2f054f1e09197cfb1b">RESERVED_2</a> [196]</td></tr>
<tr class="separator:a000a335ab535ba2f054f1e09197cfb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d11f7919bae3d7e871a83e99728cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a94d11f7919bae3d7e871a83e99728cc4">SFAR</a></td></tr>
<tr class="memdesc:a94d11f7919bae3d7e871a83e99728cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Flash Address Register, offset: 0x100.  <a href="struct_quad_s_p_i___type.html#a94d11f7919bae3d7e871a83e99728cc4">More...</a><br /></td></tr>
<tr class="separator:a94d11f7919bae3d7e871a83e99728cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb9d84ec06a747a7a10d41fdede6571"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a4bb9d84ec06a747a7a10d41fdede6571">SFACR</a></td></tr>
<tr class="memdesc:a4bb9d84ec06a747a7a10d41fdede6571"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Flash Address Configuration Register, offset: 0x104.  <a href="struct_quad_s_p_i___type.html#a4bb9d84ec06a747a7a10d41fdede6571">More...</a><br /></td></tr>
<tr class="separator:a4bb9d84ec06a747a7a10d41fdede6571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad969d65fa03d3b7940bbc4250b773893"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a></td></tr>
<tr class="memdesc:ad969d65fa03d3b7940bbc4250b773893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling Register, offset: 0x108.  <a href="struct_quad_s_p_i___type.html#ad969d65fa03d3b7940bbc4250b773893">More...</a><br /></td></tr>
<tr class="separator:ad969d65fa03d3b7940bbc4250b773893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab21c4de8b826937bdc4f524824d12492"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#ab21c4de8b826937bdc4f524824d12492">RBSR</a></td></tr>
<tr class="memdesc:ab21c4de8b826937bdc4f524824d12492"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Buffer Status Register, offset: 0x10C.  <a href="struct_quad_s_p_i___type.html#ab21c4de8b826937bdc4f524824d12492">More...</a><br /></td></tr>
<tr class="separator:ab21c4de8b826937bdc4f524824d12492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63b98cef2a9060b8678b8211cd4dbf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#ab63b98cef2a9060b8678b8211cd4dbf5">RBCT</a></td></tr>
<tr class="memdesc:ab63b98cef2a9060b8678b8211cd4dbf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Buffer Control Register, offset: 0x110.  <a href="struct_quad_s_p_i___type.html#ab63b98cef2a9060b8678b8211cd4dbf5">More...</a><br /></td></tr>
<tr class="separator:ab63b98cef2a9060b8678b8211cd4dbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207fbf7d1daca5c4a3112e0930c37c6c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a207fbf7d1daca5c4a3112e0930c37c6c">RESERVED_3</a> [60]</td></tr>
<tr class="separator:a207fbf7d1daca5c4a3112e0930c37c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317a09338fb729351cb811b77570d744"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a317a09338fb729351cb811b77570d744">TBSR</a></td></tr>
<tr class="memdesc:a317a09338fb729351cb811b77570d744"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX Buffer Status Register, offset: 0x150.  <a href="struct_quad_s_p_i___type.html#a317a09338fb729351cb811b77570d744">More...</a><br /></td></tr>
<tr class="separator:a317a09338fb729351cb811b77570d744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2783f3ad21d493de30d1e89345672b57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a2783f3ad21d493de30d1e89345672b57">TBDR</a></td></tr>
<tr class="memdesc:a2783f3ad21d493de30d1e89345672b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX Buffer Data Register, offset: 0x154.  <a href="struct_quad_s_p_i___type.html#a2783f3ad21d493de30d1e89345672b57">More...</a><br /></td></tr>
<tr class="separator:a2783f3ad21d493de30d1e89345672b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539c585da9c0bb04750b7b88c803e2c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a539c585da9c0bb04750b7b88c803e2c8">TBCT</a></td></tr>
<tr class="memdesc:a539c585da9c0bb04750b7b88c803e2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Buffer Control Register, offset: 0x158.  <a href="struct_quad_s_p_i___type.html#a539c585da9c0bb04750b7b88c803e2c8">More...</a><br /></td></tr>
<tr class="separator:a539c585da9c0bb04750b7b88c803e2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e5f09c578d8d5c138b41a1e740df3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#aa4e5f09c578d8d5c138b41a1e740df3f">SR</a></td></tr>
<tr class="memdesc:aa4e5f09c578d8d5c138b41a1e740df3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register, offset: 0x15C.  <a href="struct_quad_s_p_i___type.html#aa4e5f09c578d8d5c138b41a1e740df3f">More...</a><br /></td></tr>
<tr class="separator:aa4e5f09c578d8d5c138b41a1e740df3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa983d09317647cfa05ad9f3b672684"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a7fa983d09317647cfa05ad9f3b672684">FR</a></td></tr>
<tr class="memdesc:a7fa983d09317647cfa05ad9f3b672684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag Register, offset: 0x160.  <a href="struct_quad_s_p_i___type.html#a7fa983d09317647cfa05ad9f3b672684">More...</a><br /></td></tr>
<tr class="separator:a7fa983d09317647cfa05ad9f3b672684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10ae0d821edec8a6cf1bf982a307b91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#ad10ae0d821edec8a6cf1bf982a307b91">RSER</a></td></tr>
<tr class="memdesc:ad10ae0d821edec8a6cf1bf982a307b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt and DMA Request Select and Enable Register, offset: 0x164.  <a href="struct_quad_s_p_i___type.html#ad10ae0d821edec8a6cf1bf982a307b91">More...</a><br /></td></tr>
<tr class="separator:ad10ae0d821edec8a6cf1bf982a307b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818413b1bacf1d552cd2d8a4cc54adc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a818413b1bacf1d552cd2d8a4cc54adc5">SPNDST</a></td></tr>
<tr class="memdesc:a818413b1bacf1d552cd2d8a4cc54adc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence Suspend Status Register, offset: 0x168.  <a href="struct_quad_s_p_i___type.html#a818413b1bacf1d552cd2d8a4cc54adc5">More...</a><br /></td></tr>
<tr class="separator:a818413b1bacf1d552cd2d8a4cc54adc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb064f2c641f1cf0568f291196cbe65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#aceb064f2c641f1cf0568f291196cbe65">SPTRCLR</a></td></tr>
<tr class="memdesc:aceb064f2c641f1cf0568f291196cbe65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence Pointer Clear Register, offset: 0x16C.  <a href="struct_quad_s_p_i___type.html#aceb064f2c641f1cf0568f291196cbe65">More...</a><br /></td></tr>
<tr class="separator:aceb064f2c641f1cf0568f291196cbe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942227c181b38371ccaf6ec4e7bc5abc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a942227c181b38371ccaf6ec4e7bc5abc">RESERVED_4</a> [16]</td></tr>
<tr class="separator:a942227c181b38371ccaf6ec4e7bc5abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66806d4b9cc2c08679e8c3793dde8e98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a66806d4b9cc2c08679e8c3793dde8e98">SFA1AD</a></td></tr>
<tr class="memdesc:a66806d4b9cc2c08679e8c3793dde8e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Flash A1 Top Address, offset: 0x180.  <a href="struct_quad_s_p_i___type.html#a66806d4b9cc2c08679e8c3793dde8e98">More...</a><br /></td></tr>
<tr class="separator:a66806d4b9cc2c08679e8c3793dde8e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3fd06abaf0966e38e743b70b42dfe52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#ad3fd06abaf0966e38e743b70b42dfe52">SFA2AD</a></td></tr>
<tr class="memdesc:ad3fd06abaf0966e38e743b70b42dfe52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Flash A2 Top Address, offset: 0x184.  <a href="struct_quad_s_p_i___type.html#ad3fd06abaf0966e38e743b70b42dfe52">More...</a><br /></td></tr>
<tr class="separator:ad3fd06abaf0966e38e743b70b42dfe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b7d3809700bb3250a62e4a1cfeac57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a12b7d3809700bb3250a62e4a1cfeac57">SFB1AD</a></td></tr>
<tr class="memdesc:a12b7d3809700bb3250a62e4a1cfeac57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Flash B1 Top Address, offset: 0x188.  <a href="struct_quad_s_p_i___type.html#a12b7d3809700bb3250a62e4a1cfeac57">More...</a><br /></td></tr>
<tr class="separator:a12b7d3809700bb3250a62e4a1cfeac57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552956d8d58657a42fe4776f8930af57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a552956d8d58657a42fe4776f8930af57">SFB2AD</a></td></tr>
<tr class="memdesc:a552956d8d58657a42fe4776f8930af57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Flash B2 Top Address, offset: 0x18C.  <a href="struct_quad_s_p_i___type.html#a552956d8d58657a42fe4776f8930af57">More...</a><br /></td></tr>
<tr class="separator:a552956d8d58657a42fe4776f8930af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeac32bdfe61fc8653452cd4bd965b59"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#abeac32bdfe61fc8653452cd4bd965b59">RESERVED_5</a> [112]</td></tr>
<tr class="separator:abeac32bdfe61fc8653452cd4bd965b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e0a7c106eaa2206459f3a0ae93b8eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#aa8e0a7c106eaa2206459f3a0ae93b8eb">RBDR</a> [<a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646">QuadSPI_RBDR_COUNT</a>]</td></tr>
<tr class="memdesc:aa8e0a7c106eaa2206459f3a0ae93b8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Buffer Data Register, array offset: 0x200, array step: 0x4.  <a href="struct_quad_s_p_i___type.html#aa8e0a7c106eaa2206459f3a0ae93b8eb">More...</a><br /></td></tr>
<tr class="separator:aa8e0a7c106eaa2206459f3a0ae93b8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dae032f63bdd8b2a1c5a5239c91a778"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a9dae032f63bdd8b2a1c5a5239c91a778">RESERVED_6</a> [128]</td></tr>
<tr class="separator:a9dae032f63bdd8b2a1c5a5239c91a778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858ea37c3a1d2780859d011cd24173a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a858ea37c3a1d2780859d011cd24173a1">LUTKEY</a></td></tr>
<tr class="memdesc:a858ea37c3a1d2780859d011cd24173a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LUT Key Register, offset: 0x300.  <a href="struct_quad_s_p_i___type.html#a858ea37c3a1d2780859d011cd24173a1">More...</a><br /></td></tr>
<tr class="separator:a858ea37c3a1d2780859d011cd24173a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61a160ad0d5e1b3c0313bac63dc262bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a61a160ad0d5e1b3c0313bac63dc262bf">LCKCR</a></td></tr>
<tr class="memdesc:a61a160ad0d5e1b3c0313bac63dc262bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LUT Lock Configuration Register, offset: 0x304.  <a href="struct_quad_s_p_i___type.html#a61a160ad0d5e1b3c0313bac63dc262bf">More...</a><br /></td></tr>
<tr class="separator:a61a160ad0d5e1b3c0313bac63dc262bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b20077cb489a03a63f81865ee6ea403"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#a3b20077cb489a03a63f81865ee6ea403">RESERVED_7</a> [8]</td></tr>
<tr class="separator:a3b20077cb489a03a63f81865ee6ea403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab887214a6375c3ddb6d12d42ed618ae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_quad_s_p_i___type.html#ab887214a6375c3ddb6d12d42ed618ae4">LUT</a> [<a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#ga587da3c2e407f7c87dd247d003e9518b">QuadSPI_LUT_COUNT</a>]</td></tr>
<tr class="memdesc:ab887214a6375c3ddb6d12d42ed618ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look-up Table register, array offset: 0x310, array step: 0x4.  <a href="struct_quad_s_p_i___type.html#ab887214a6375c3ddb6d12d42ed618ae4">More...</a><br /></td></tr>
<tr class="separator:ab887214a6375c3ddb6d12d42ed618ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>QuadSPI - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aef092002994271603812dc1b2a4b5705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef092002994271603812dc1b2a4b5705">&#9670;&nbsp;</a></span>BFGENCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFGENCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer Generic Configuration Register, offset: 0x20. </p>

</div>
</div>
<a id="aac07722cb6c5e496743ec3bfef91be09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac07722cb6c5e496743ec3bfef91be09">&#9670;&nbsp;</a></span>BUF0CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BUF0CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer0 Configuration Register, offset: 0x10. </p>

</div>
</div>
<a id="afb19c5fe0d22c2239b652317e8217860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb19c5fe0d22c2239b652317e8217860">&#9670;&nbsp;</a></span>BUF0IND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BUF0IND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer0 Top Index Register, offset: 0x30. </p>

</div>
</div>
<a id="a740e5ff7e82afe8901314f50c8b33062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740e5ff7e82afe8901314f50c8b33062">&#9670;&nbsp;</a></span>BUF1CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BUF1CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer1 Configuration Register, offset: 0x14. </p>

</div>
</div>
<a id="af4ff08274dc11210cbbc388e24b54b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ff08274dc11210cbbc388e24b54b09">&#9670;&nbsp;</a></span>BUF1IND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BUF1IND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer1 Top Index Register, offset: 0x34. </p>

</div>
</div>
<a id="a8e8232388f9bab8b281c47428fd42b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8232388f9bab8b281c47428fd42b94">&#9670;&nbsp;</a></span>BUF2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BUF2CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer2 Configuration Register, offset: 0x18. </p>

</div>
</div>
<a id="a0e82dada541676a467cf8921d469b35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e82dada541676a467cf8921d469b35b">&#9670;&nbsp;</a></span>BUF2IND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BUF2IND</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer2 Top Index Register, offset: 0x38. </p>

</div>
</div>
<a id="a82669bc8f24d975a6b62a25379e1fcc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82669bc8f24d975a6b62a25379e1fcc7">&#9670;&nbsp;</a></span>BUF3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BUF3CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Buffer3 Configuration Register, offset: 0x1C. </p>

</div>
</div>
<a id="a713463b1bba38a853b9704103f321c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713463b1bba38a853b9704103f321c32">&#9670;&nbsp;</a></span>FLSHCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLSHCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash Configuration Register, offset: 0xC. </p>

</div>
</div>
<a id="a7fa983d09317647cfa05ad9f3b672684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fa983d09317647cfa05ad9f3b672684">&#9670;&nbsp;</a></span>FR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag Register, offset: 0x160. </p>

</div>
</div>
<a id="a29c2e34e50a69aba53ffcf9e010cfd49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c2e34e50a69aba53ffcf9e010cfd49">&#9670;&nbsp;</a></span>IPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IP Configuration Register, offset: 0x8. </p>

</div>
</div>
<a id="a61a160ad0d5e1b3c0313bac63dc262bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61a160ad0d5e1b3c0313bac63dc262bf">&#9670;&nbsp;</a></span>LCKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LUT Lock Configuration Register, offset: 0x304. </p>

</div>
</div>
<a id="ab887214a6375c3ddb6d12d42ed618ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab887214a6375c3ddb6d12d42ed618ae4">&#9670;&nbsp;</a></span>LUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LUT[<a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#ga587da3c2e407f7c87dd247d003e9518b">QuadSPI_LUT_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Look-up Table register, array offset: 0x310, array step: 0x4. </p>

</div>
</div>
<a id="a858ea37c3a1d2780859d011cd24173a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a858ea37c3a1d2780859d011cd24173a1">&#9670;&nbsp;</a></span>LUTKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LUTKEY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LUT Key Register, offset: 0x300. </p>

</div>
</div>
<a id="a27af4e9f888f0b7b1e8da7e002d98798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27af4e9f888f0b7b1e8da7e002d98798">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module Configuration Register, offset: 0x0. </p>

</div>
</div>
<a id="ab63b98cef2a9060b8678b8211cd4dbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63b98cef2a9060b8678b8211cd4dbf5">&#9670;&nbsp;</a></span>RBCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBCT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX Buffer Control Register, offset: 0x110. </p>

</div>
</div>
<a id="aa8e0a7c106eaa2206459f3a0ae93b8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e0a7c106eaa2206459f3a0ae93b8eb">&#9670;&nbsp;</a></span>RBDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RBDR[<a class="el" href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646">QuadSPI_RBDR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX Buffer Data Register, array offset: 0x200, array step: 0x4. </p>

</div>
</div>
<a id="ab21c4de8b826937bdc4f524824d12492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab21c4de8b826937bdc4f524824d12492">&#9670;&nbsp;</a></span>RBSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RBSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX Buffer Status Register, offset: 0x10C. </p>

</div>
</div>
<a id="a71277aaa40be4473ac2521981f273bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71277aaa40be4473ac2521981f273bd3">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93401f2965e0fe1e343d6ea380b624e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93401f2965e0fe1e343d6ea380b624e">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a000a335ab535ba2f054f1e09197cfb1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a000a335ab535ba2f054f1e09197cfb1b">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[196]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a207fbf7d1daca5c4a3112e0930c37c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a207fbf7d1daca5c4a3112e0930c37c6c">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[60]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942227c181b38371ccaf6ec4e7bc5abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942227c181b38371ccaf6ec4e7bc5abc">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeac32bdfe61fc8653452cd4bd965b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeac32bdfe61fc8653452cd4bd965b59">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[112]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dae032f63bdd8b2a1c5a5239c91a778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dae032f63bdd8b2a1c5a5239c91a778">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[128]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b20077cb489a03a63f81865ee6ea403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b20077cb489a03a63f81865ee6ea403">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad10ae0d821edec8a6cf1bf982a307b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10ae0d821edec8a6cf1bf982a307b91">&#9670;&nbsp;</a></span>RSER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt and DMA Request Select and Enable Register, offset: 0x164. </p>

</div>
</div>
<a id="a66806d4b9cc2c08679e8c3793dde8e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66806d4b9cc2c08679e8c3793dde8e98">&#9670;&nbsp;</a></span>SFA1AD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFA1AD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Flash A1 Top Address, offset: 0x180. </p>

</div>
</div>
<a id="ad3fd06abaf0966e38e743b70b42dfe52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3fd06abaf0966e38e743b70b42dfe52">&#9670;&nbsp;</a></span>SFA2AD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFA2AD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Flash A2 Top Address, offset: 0x184. </p>

</div>
</div>
<a id="a4bb9d84ec06a747a7a10d41fdede6571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb9d84ec06a747a7a10d41fdede6571">&#9670;&nbsp;</a></span>SFACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Flash Address Configuration Register, offset: 0x104. </p>

</div>
</div>
<a id="a94d11f7919bae3d7e871a83e99728cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d11f7919bae3d7e871a83e99728cc4">&#9670;&nbsp;</a></span>SFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Flash Address Register, offset: 0x100. </p>

</div>
</div>
<a id="a12b7d3809700bb3250a62e4a1cfeac57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b7d3809700bb3250a62e4a1cfeac57">&#9670;&nbsp;</a></span>SFB1AD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFB1AD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Flash B1 Top Address, offset: 0x188. </p>

</div>
</div>
<a id="a552956d8d58657a42fe4776f8930af57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552956d8d58657a42fe4776f8930af57">&#9670;&nbsp;</a></span>SFB2AD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFB2AD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Flash B2 Top Address, offset: 0x18C. </p>

</div>
</div>
<a id="ad969d65fa03d3b7940bbc4250b773893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad969d65fa03d3b7940bbc4250b773893">&#9670;&nbsp;</a></span>SMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling Register, offset: 0x108. </p>

</div>
</div>
<a id="a4f83cb8aefb1d24fb6e5a4b31c981688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f83cb8aefb1d24fb6e5a4b31c981688">&#9670;&nbsp;</a></span>SOCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SOC Configuration Register, offset: 0x24. </p>

</div>
</div>
<a id="a818413b1bacf1d552cd2d8a4cc54adc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818413b1bacf1d552cd2d8a4cc54adc5">&#9670;&nbsp;</a></span>SPNDST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SPNDST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sequence Suspend Status Register, offset: 0x168. </p>

</div>
</div>
<a id="aceb064f2c641f1cf0568f291196cbe65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb064f2c641f1cf0568f291196cbe65">&#9670;&nbsp;</a></span>SPTRCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SPTRCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sequence Pointer Clear Register, offset: 0x16C. </p>

</div>
</div>
<a id="aa4e5f09c578d8d5c138b41a1e740df3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e5f09c578d8d5c138b41a1e740df3f">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status Register, offset: 0x15C. </p>

</div>
</div>
<a id="a539c585da9c0bb04750b7b88c803e2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539c585da9c0bb04750b7b88c803e2c8">&#9670;&nbsp;</a></span>TBCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TBCT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Buffer Control Register, offset: 0x158. </p>

</div>
</div>
<a id="a2783f3ad21d493de30d1e89345672b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2783f3ad21d493de30d1e89345672b57">&#9670;&nbsp;</a></span>TBDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TBDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX Buffer Data Register, offset: 0x154. </p>

</div>
</div>
<a id="a317a09338fb729351cb811b77570d744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317a09338fb729351cb811b77570d744">&#9670;&nbsp;</a></span>TBSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TBSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX Buffer Status Register, offset: 0x150. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
