
stream_Buffer
#############

This module implements a generic buffer (FIFO) for the
:doc:`PoC.Stream </References/Interfaces/Stream>` protocol. It is generic in
``DATA_BITS`` and in ``META_BITS`` as well as in FIFO depths for data and
meta information.



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/bus/stream/stream_Buffer.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 44-74

Source file: `bus/stream/stream_Buffer.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/bus/stream/stream_Buffer.vhdl>`_


	 