<profile>

<section name = "Vitis HLS Report for 'sobel_hls'" level="0">
<item name = "Date">Fri Nov  8 22:16:22 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sobel_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.641 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9842, 9842, 98.420 us, 98.420 us, 9843, 9843, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sobel_hls_Pipeline_1_fu_98">sobel_hls_Pipeline_1, 2502, 2502, 25.020 us, 25.020 us, 2502, 2502, no</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104">sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, 2510, 2510, 25.100 us, 25.100 us, 2510, 2510, no</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125">sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, 2317, 2317, 23.170 us, 23.170 us, 2317, 2317, no</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139">sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8, 2505, 2505, 25.050 us, 25.050 us, 2505, 2505, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 1111, 2608, -</column>
<column name="Memory">11, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 464, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">3, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_sobel_hls_Pipeline_1_fu_98">sobel_hls_Pipeline_1, 0, 0, 14, 65, 0</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104">sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, 0, 0, 444, 492, 0</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125">sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, 0, 1, 604, 1847, 0</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139">sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8, 0, 1, 49, 204, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="frame_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="frame_1_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="frame_2_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="frame_3_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="frame_4_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="frame_5_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="frame_6_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="frame_7_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="frame_8_U">frame_RAM_AUTO_1R1W, 1, 0, 0, 0, 289, 8, 1, 2312</column>
<column name="output_U">output_RAM_AUTO_1R1W, 2, 0, 0, 0, 2500, 8, 1, 20000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_M_AXIS_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="S_AXIS_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="frame_1_address0">14, 3, 9, 27</column>
<column name="frame_1_ce0">14, 3, 1, 3</column>
<column name="frame_1_we0">9, 2, 1, 2</column>
<column name="frame_2_address0">14, 3, 9, 27</column>
<column name="frame_2_ce0">14, 3, 1, 3</column>
<column name="frame_2_we0">9, 2, 1, 2</column>
<column name="frame_3_address0">14, 3, 9, 27</column>
<column name="frame_3_ce0">14, 3, 1, 3</column>
<column name="frame_3_we0">9, 2, 1, 2</column>
<column name="frame_4_address0">14, 3, 9, 27</column>
<column name="frame_4_ce0">14, 3, 1, 3</column>
<column name="frame_4_we0">9, 2, 1, 2</column>
<column name="frame_5_address0">14, 3, 9, 27</column>
<column name="frame_5_ce0">14, 3, 1, 3</column>
<column name="frame_5_we0">9, 2, 1, 2</column>
<column name="frame_6_address0">14, 3, 9, 27</column>
<column name="frame_6_ce0">14, 3, 1, 3</column>
<column name="frame_6_we0">9, 2, 1, 2</column>
<column name="frame_7_address0">14, 3, 9, 27</column>
<column name="frame_7_ce0">14, 3, 1, 3</column>
<column name="frame_7_we0">9, 2, 1, 2</column>
<column name="frame_8_address0">14, 3, 9, 27</column>
<column name="frame_8_ce0">14, 3, 1, 3</column>
<column name="frame_8_we0">9, 2, 1, 2</column>
<column name="frame_address0">14, 3, 9, 27</column>
<column name="frame_ce0">14, 3, 1, 3</column>
<column name="frame_we0">9, 2, 1, 2</column>
<column name="output_address0">20, 4, 12, 48</column>
<column name="output_ce0">20, 4, 1, 4</column>
<column name="output_d0">14, 3, 8, 24</column>
<column name="output_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, sobel_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, sobel_hls, return value</column>
<column name="S_AXIS_TDATA">in, 32, axis, S_AXIS_V_data_V, pointer</column>
<column name="S_AXIS_TVALID">in, 1, axis, S_AXIS_V_last_V, pointer</column>
<column name="S_AXIS_TREADY">out, 1, axis, S_AXIS_V_last_V, pointer</column>
<column name="S_AXIS_TLAST">in, 1, axis, S_AXIS_V_last_V, pointer</column>
<column name="S_AXIS_TKEEP">in, 4, axis, S_AXIS_V_keep_V, pointer</column>
<column name="S_AXIS_TSTRB">in, 4, axis, S_AXIS_V_strb_V, pointer</column>
<column name="M_AXIS_TDATA">out, 32, axis, M_AXIS_V_data_V, pointer</column>
<column name="M_AXIS_TVALID">out, 1, axis, M_AXIS_V_last_V, pointer</column>
<column name="M_AXIS_TREADY">in, 1, axis, M_AXIS_V_last_V, pointer</column>
<column name="M_AXIS_TLAST">out, 1, axis, M_AXIS_V_last_V, pointer</column>
<column name="M_AXIS_TKEEP">out, 4, axis, M_AXIS_V_keep_V, pointer</column>
<column name="M_AXIS_TSTRB">out, 4, axis, M_AXIS_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
