/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [13:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [31:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(in_data[80] | celloutsig_0_6z[9]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z | celloutsig_1_3z[3]);
  assign celloutsig_1_16z = ~(celloutsig_1_10z | in_data[180]);
  assign celloutsig_0_4z = _00_ | celloutsig_0_2z;
  assign celloutsig_0_13z = in_data[28:26] + { celloutsig_0_6z[21:20], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_10z, celloutsig_0_11z } + { celloutsig_0_13z[0], celloutsig_0_10z, celloutsig_0_14z };
  reg [13:0] _09_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _09_ <= 14'h0000;
    else _09_ <= { celloutsig_0_1z[10:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[13:12], _01_, _02_[7:6], _00_, _02_[4:0] } = _09_;
  assign celloutsig_1_18z = celloutsig_1_12z[7:4] == { celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_1_17z = { in_data[136:116], celloutsig_1_15z, celloutsig_1_15z } === in_data[185:163];
  assign celloutsig_0_10z = { in_data[32], celloutsig_0_8z, celloutsig_0_2z } <= { in_data[81], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_17z & ~(celloutsig_1_18z);
  assign celloutsig_0_5z = { _02_[12], _01_ } % { 1'h1, _01_[0], _02_[7:6], _00_ };
  assign celloutsig_1_5z = celloutsig_1_1z[2:0] * celloutsig_1_4z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_4z[9:6], celloutsig_1_6z, celloutsig_1_5z } * { celloutsig_1_0z[6:1], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_6z = celloutsig_0_0z ? { celloutsig_0_5z[4:2], celloutsig_0_4z, celloutsig_0_1z, _02_[13:12], _01_, _02_[7:6], _00_, _02_[4:0] } : { in_data[93:76], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[18] ? in_data[40:27] : { in_data[15:3], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_8z ? { _01_[3:1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z } : { celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_13z[0] ? { celloutsig_0_6z[20:17], celloutsig_0_7z } : in_data[6:2];
  assign celloutsig_1_6z = celloutsig_1_5z[2] ? in_data[190:188] : in_data[133:131];
  assign celloutsig_1_9z = ~ { in_data[175:172], celloutsig_1_0z };
  assign celloutsig_0_0z = | in_data[89:87];
  assign celloutsig_0_8z = | { celloutsig_0_1z[6:1], celloutsig_0_0z, _02_[13:12], _01_, _02_[7:6], _00_, _02_[4:0] };
  assign celloutsig_0_9z = | { _01_[1:0], _02_[7:6], _00_, _02_[4:3], celloutsig_0_8z };
  assign celloutsig_1_15z = | celloutsig_1_11z[2:0];
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[150:142] };
  assign celloutsig_0_2z = | { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_9z[9:2], celloutsig_1_3z };
  assign celloutsig_1_3z = in_data[142:127] >> in_data[130:115];
  assign celloutsig_1_11z = { celloutsig_1_3z[10:6], celloutsig_1_6z, celloutsig_1_6z } << celloutsig_1_3z[11:1];
  assign celloutsig_1_0z = in_data[180:174] >>> in_data[178:172];
  assign celloutsig_1_4z = { in_data[189:181], celloutsig_1_2z } >>> celloutsig_1_3z[11:2];
  assign celloutsig_1_1z = celloutsig_1_0z - in_data[158:152];
  assign { _02_[11:8], _02_[5] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
