module module_0 (
    input logic [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    input logic id_4,
    output logic id_5,
    input id_6,
    input [id_5 : id_1] id_7,
    input [1 : id_4] id_8,
    output id_9,
    output id_10,
    output id_11,
    input [id_11 : id_5] id_12,
    output id_13,
    input [1 'h0 : id_12] id_14[1 'b0 : id_11],
    input [id_12  < "" : id_9] id_15,
    output logic id_16,
    output [1 : id_14] id_17,
    input id_18,
    input id_19,
    output logic [id_9 : id_18] id_20,
    output [id_14 : id_20] id_21,
    output logic id_22,
    output logic id_23,
    output logic id_24,
    input logic id_25,
    input [id_24 : 1] id_26,
    output id_27
);
  id_28 id_29 (
      .id_12(id_12 | id_25),
      .id_9 (1 || id_19),
      .id_26(id_2),
      .id_2 (id_1)
  );
endmodule
