<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1990" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1990{left:544px;top:1124px;}
#t2_1990{left:69px;top:49px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t3_1990{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_1990{left:103px;top:1124px;letter-spacing:0.1px;}
#t5_1990{left:69px;top:101px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t6_1990{left:69px;top:256px;}
#t7_1990{left:69px;top:283px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t8_1990{left:69px;top:299px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t9_1990{left:69px;top:324px;word-spacing:-3.8px;}
#ta_1990{left:69px;top:339px;}
#tb_1990{left:95px;top:347px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tc_1990{left:95px;top:364px;letter-spacing:-0.1px;word-spacing:-1.6px;}
#td_1990{left:69px;top:379px;}
#te_1990{left:95px;top:387px;word-spacing:-1.9px;}
#tf_1990{left:69px;top:402px;}
#tg_1990{left:95px;top:409px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#th_1990{left:95px;top:426px;word-spacing:-1.8px;}
#ti_1990{left:69px;top:442px;}
#tj_1990{left:95px;top:449px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tk_1990{left:95px;top:466px;}
#tl_1990{left:69px;top:481px;}
#tm_1990{left:95px;top:489px;letter-spacing:-0.1px;word-spacing:-2.2px;}
#tn_1990{left:95px;top:506px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#to_1990{left:69px;top:521px;}
#tp_1990{left:95px;top:529px;word-spacing:-1.9px;}
#tq_1990{left:95px;top:545px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tr_1990{left:69px;top:561px;}
#ts_1990{left:95px;top:568px;letter-spacing:-0.2px;word-spacing:-2px;}
#tt_1990{left:95px;top:585px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tu_1990{left:69px;top:601px;}
#tv_1990{left:95px;top:608px;letter-spacing:-0.1px;word-spacing:-2.6px;}
#tw_1990{left:95px;top:625px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tx_1990{left:69px;top:649px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ty_1990{left:69px;top:674px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tz_1990{left:69px;top:689px;}
#t10_1990{left:95px;top:697px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t11_1990{left:95px;top:714px;word-spacing:-1.7px;}
#t12_1990{left:69px;top:729px;}
#t13_1990{left:95px;top:736px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t14_1990{left:69px;top:761px;word-spacing:-2px;}
#t15_1990{left:69px;top:778px;word-spacing:-4.5px;}
#t16_1990{left:69px;top:794px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t17_1990{left:69px;top:819px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t18_1990{left:69px;top:836px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t19_1990{left:69px;top:851px;}
#t1a_1990{left:95px;top:859px;word-spacing:-1.9px;}
#t1b_1990{left:95px;top:875px;letter-spacing:-0.9px;}
#t1c_1990{left:69px;top:891px;}
#t1d_1990{left:95px;top:898px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#t1e_1990{left:69px;top:914px;}
#t1f_1990{left:95px;top:921px;word-spacing:-1.9px;}
#t1g_1990{left:69px;top:937px;}
#t1h_1990{left:95px;top:944px;word-spacing:-1.9px;}
#t1i_1990{left:69px;top:959px;}
#t1j_1990{left:95px;top:967px;word-spacing:-1.9px;}
#t1k_1990{left:95px;top:984px;}
#t1l_1990{left:69px;top:999px;}
#t1m_1990{left:95px;top:1007px;word-spacing:-2px;}
#t1n_1990{left:69px;top:1022px;}
#t1o_1990{left:95px;top:1030px;word-spacing:-4.5px;}
#t1p_1990{left:95px;top:1047px;letter-spacing:-1.3px;}
#t1q_1990{left:69px;top:1062px;}
#t1r_1990{left:95px;top:1069px;word-spacing:-1.9px;}
#t1s_1990{left:204px;top:1067px;}
#t1t_1990{left:219px;top:1069px;letter-spacing:-0.2px;word-spacing:-1.6px;}
#t1u_1990{left:74px;top:141px;letter-spacing:-0.2px;}
#t1v_1990{left:166px;top:141px;letter-spacing:-0.1px;}
#t1w_1990{left:299px;top:141px;letter-spacing:-0.1px;}
#t1x_1990{left:74px;top:163px;letter-spacing:-0.1px;}
#t1y_1990{left:74px;top:185px;}
#t1z_1990{left:166px;top:163px;letter-spacing:-0.3px;}
#t20_1990{left:299px;top:163px;letter-spacing:-0.3px;word-spacing:0.2px;}
#t21_1990{left:299px;top:185px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t22_1990{left:299px;top:202px;letter-spacing:-0.2px;word-spacing:0.3px;}

.s1_1990{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1990{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1990{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1990{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1990{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s6_1990{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s7_1990{
	FONT-SIZE: 44px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s8_1990{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s9_1990{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1990" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1990Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1990" style="-webkit-user-select: none;"><object width="935" height="1210" data="1990/1990.svg" type="image/svg+xml" id="pdf1990" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1990" class="t s1_1990">GETSEC[ENTERACCS] - Execute Authenticated Chipset Code</div>
<div id="t2_1990" class="t s2_1990">SAFER MODE EXTENSIONS REFERENCE</div>
<div id="t3_1990" class="t s1_1990">6-10</div>
<div id="t4_1990" class="t s1_1990">Vol. 2D</div>
<div id="t5_1990" class="t s3_1990">GETSEC[ENTERACCS] - Execute Authenticated Chipset Code</div>
<div id="t6_1990" class="t s4_1990">Description</div>
<div id="t7_1990" class="t s5_1990">The GETSEC[ENTERACCS] function loads, authenticates and executes an authenticated code module using an </div>
<div id="t8_1990" class="t s5_1990">Intel® TXT platform chipset's public key. The ENTERACCS leaf of GETSEC is selected with EAX set to 2 at entry.</div>
<div id="t9_1990" class="t s5_1990">There are certain restrictions enforced by the processor for the execution of the GETSEC[ENTERACCS] instruction: </div>
<div id="ta_1990" class="t s6_1990">•</div>
<div id="tb_1990" class="t s5_1990">Execution is not allowed unless the processor is in protected mode or IA-32e mode with CPL = 0 and </div>
<div id="tc_1990" class="t s5_1990">EFLAGS.VM = 0. </div>
<div id="td_1990" class="t s6_1990">•</div>
<div id="te_1990" class="t s5_1990">Processor cache must be available and not disabled, that is, CR0.CD and CR0.NW bits must be 0. </div>
<div id="tf_1990" class="t s6_1990">•</div>
<div id="tg_1990" class="t s5_1990">For processor packages containing more than one logical processor, CR0.CD is checked to ensure consistency </div>
<div id="th_1990" class="t s5_1990">between enabled logical processors. </div>
<div id="ti_1990" class="t s6_1990">•</div>
<div id="tj_1990" class="t s5_1990">For enforcing consistency of operation with numeric exception reporting using Interrupt 16, CR0.NE must be </div>
<div id="tk_1990" class="t s5_1990">set. </div>
<div id="tl_1990" class="t s6_1990">•</div>
<div id="tm_1990" class="t s5_1990">An Intel TXT-capable chipset must be present as communicated to the processor by sampling of the power-on </div>
<div id="tn_1990" class="t s5_1990">configuration capability field after reset. </div>
<div id="to_1990" class="t s6_1990">•</div>
<div id="tp_1990" class="t s5_1990">The processor can not already be in authenticated code execution mode as launched by a previous </div>
<div id="tq_1990" class="t s5_1990">GETSEC[ENTERACCS] or GETSEC[SENTER] instruction without a subsequent exiting using GETSEC[EXITAC]). </div>
<div id="tr_1990" class="t s6_1990">•</div>
<div id="ts_1990" class="t s5_1990">To avoid potential operability conflicts between modes, the processor is not allowed to execute this instruction </div>
<div id="tt_1990" class="t s5_1990">if it currently is in SMM or VMX operation. </div>
<div id="tu_1990" class="t s6_1990">•</div>
<div id="tv_1990" class="t s5_1990">To insure consistent handling of SIPI messages, the processor executing the GETSEC[ENTERACCS] instruction </div>
<div id="tw_1990" class="t s5_1990">must also be designated the BSP (boot-strap processor) as defined by IA32_APIC_BASE.BSP (Bit 8). </div>
<div id="tx_1990" class="t s5_1990">Failure to conform to the above conditions results in the processor signaling a general protection exception.</div>
<div id="ty_1990" class="t s5_1990">Prior to execution of the ENTERACCS leaf, other logical processors, i.e., RLPs, in the platform must be:</div>
<div id="tz_1990" class="t s6_1990">•</div>
<div id="t10_1990" class="t s5_1990">Idle in a wait-for-SIPI state (as initiated by an INIT assertion or through reset for non-BSP designated </div>
<div id="t11_1990" class="t s5_1990">processors), or </div>
<div id="t12_1990" class="t s6_1990">•</div>
<div id="t13_1990" class="t s5_1990">In the SENTER sleep state as initiated by a GETSEC[SENTER] from the initiating logical processor (ILP). </div>
<div id="t14_1990" class="t s5_1990">If other logical processor(s) in the same package are not idle in one of these states, execution of ENTERACCS </div>
<div id="t15_1990" class="t s5_1990">signals a general protection exception. The same requirement and action applies if the other logical processor(s) of </div>
<div id="t16_1990" class="t s5_1990">the same package do not have CR0.CD = 0. </div>
<div id="t17_1990" class="t s5_1990">A successful execution of ENTERACCS results in the ILP entering an authenticated code execution mode. Prior to </div>
<div id="t18_1990" class="t s5_1990">reaching this point, the processor performs several checks. These include: </div>
<div id="t19_1990" class="t s6_1990">•</div>
<div id="t1a_1990" class="t s5_1990">Establish and check the location and size of the specified authenticated code module to be executed by the </div>
<div id="t1b_1990" class="t s5_1990">processor.</div>
<div id="t1c_1990" class="t s6_1990">•</div>
<div id="t1d_1990" class="t s5_1990">Inhibit the ILP’s response to the external events: INIT, A20M, NMI and SMI.</div>
<div id="t1e_1990" class="t s6_1990">•</div>
<div id="t1f_1990" class="t s5_1990">Broadcast a message to enable protection of memory and I/O from other processor agents.</div>
<div id="t1g_1990" class="t s6_1990">•</div>
<div id="t1h_1990" class="t s5_1990">Load the designated code module into an authenticated code execution area.</div>
<div id="t1i_1990" class="t s6_1990">•</div>
<div id="t1j_1990" class="t s5_1990">Isolate the contents of the authenticated code execution area from further state modification by external </div>
<div id="t1k_1990" class="t s5_1990">agents.</div>
<div id="t1l_1990" class="t s6_1990">•</div>
<div id="t1m_1990" class="t s5_1990">Authenticate the authenticated code module.</div>
<div id="t1n_1990" class="t s6_1990">•</div>
<div id="t1o_1990" class="t s5_1990">Initialize the initiating logical processor state based on information contained in the authenticated code module </div>
<div id="t1p_1990" class="t s5_1990">header.</div>
<div id="t1q_1990" class="t s6_1990">•</div>
<div id="t1r_1990" class="t s5_1990">Unlock the Intel</div>
<div id="t1s_1990" class="t s7_1990">®</div>
<div id="t1t_1990" class="t s5_1990">TXT-capable chipset private configuration space and TPM locality 3 space.</div>
<div id="t1u_1990" class="t s8_1990">Opcode</div>
<div id="t1v_1990" class="t s8_1990">Instruction</div>
<div id="t1w_1990" class="t s8_1990">Description</div>
<div id="t1x_1990" class="t s9_1990">0F 37 </div>
<div id="t1y_1990" class="t s9_1990">(EAX = 2)</div>
<div id="t1z_1990" class="t s9_1990">GETSEC[ENTERACCS]</div>
<div id="t20_1990" class="t s9_1990">Enter authenticated code execution mode.</div>
<div id="t21_1990" class="t s9_1990">EBX holds the authenticated code module physical base address. ECX holds the authenticated </div>
<div id="t22_1990" class="t s9_1990">code module size (bytes).</div>

<!-- End text definitions -->


</div>
</body>
</html>
