Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul 11 17:19:22 2022
| Host         : DESKTOP-vovohao running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    93 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |           92 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           18 |
| No           | No                    | Yes                    |              92 |           15 |
| No           | Yes                   | No                     |              48 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2150 |          481 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|              Clock Signal              |                                        Enable Signal                                        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  U_cpuclk/inst/clk_div                 | U_tubedisplay/led_num                                                                       | rst_i_IBUF       |                2 |              8 |
|  U_cpuclk/inst/clk_div                 | U_tubedisplay/before_end                                                                    | rst_i_IBUF       |                5 |             46 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/led_reg[23][0]                                                         | rst_i_IBUF       |                6 |             48 |
|  mini_rv_u/U_register/x_reg[1][0]_3[0] |                                                                                             | rst_i_IBUF       |               20 |             48 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0_i_1_n_0        |                  |                8 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[18][31]_i_1_n_1                                                      | rst_i_IBUF       |               11 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[14][31]_i_1_n_1                                                      | rst_i_IBUF       |               13 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[10][31]_i_1_n_1                                                      | rst_i_IBUF       |               12 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[22][31]_i_1_n_1                                                      | rst_i_IBUF       |               12 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[24][31]_i_1_n_1                                                      | rst_i_IBUF       |               16 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[28][31]_i_1_n_1                                                      | rst_i_IBUF       |               16 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[2][31]_i_1_n_1                                                       | rst_i_IBUF       |               14 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[15][31]_i_1_n_1                                                      | rst_i_IBUF       |               15 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[17][31]_i_1_n_1                                                      | rst_i_IBUF       |                9 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[11][31]_i_1_n_1                                                      | rst_i_IBUF       |               10 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[13][31]_i_1_n_1                                                      | rst_i_IBUF       |                8 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[21][31]_i_1_n_1                                                      | rst_i_IBUF       |               15 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[12][31]_i_1_n_1                                                      | rst_i_IBUF       |               12 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[25][31]_i_1_n_1                                                      | rst_i_IBUF       |               13 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[27][31]_i_1_n_1                                                      | rst_i_IBUF       |               15 |             64 |
|  n_0_1705_BUFG                         |                                                                                             |                  |               18 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[1][31]_i_1_n_1                                                       | rst_i_IBUF       |               15 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[26][31]_i_1_n_1                                                      | rst_i_IBUF       |               15 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[29][31]_i_1_n_1                                                      | rst_i_IBUF       |               15 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[30][31]_i_1_n_1                                                      | rst_i_IBUF       |               21 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[20][31]_i_1_n_1                                                      | rst_i_IBUF       |               10 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x                                                                      | rst_i_IBUF       |               27 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[16][31]_i_1_n_1                                                      | rst_i_IBUF       |               13 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[4][31]_i_1_n_1                                                       | rst_i_IBUF       |               13 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[9][31]_i_1_n_1                                                       | rst_i_IBUF       |               23 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[8][31]_i_1_n_1                                                       | rst_i_IBUF       |               20 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[3][31]_i_1_n_1                                                       | rst_i_IBUF       |               12 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[5][31]_i_1_n_1                                                       | rst_i_IBUF       |               11 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[6][31]_i_1_n_1                                                       | rst_i_IBUF       |               13 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/E[0]                                                                   | rst_i_IBUF       |               15 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[19][31]_i_1_n_1                                                      | rst_i_IBUF       |               16 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[23][31]_i_1_n_1                                                      | rst_i_IBUF       |               18 |             64 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0_i_1_n_0        |                  |                8 |             64 |
|  U_cpuclk/inst/clk_div                 | mini_rv_u/U_register/x[7][31]_i_1_n_1                                                       | rst_i_IBUF       |               20 |             64 |
|  U_cpuclk/inst/clk_div                 |                                                                                             | rst_i_IBUF       |               15 |             92 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0     |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0    |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0     |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1_n_0  |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0       |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0   |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_0_0_i_1_n_0 |                  |               32 |            256 |
|  U_cpuclk/inst/clk_div                 | U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0   |                  |               32 |            256 |
+----------------------------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+


