$date
	Sun Oct 23 07:24:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#442677
b1101 !
1"
#442678
b1101 &
b1101 %
1$
#442679
0"
#442682
b101000 &
b101000 %
#442686
b10100 &
b10100 %
#442690
b1010 &
b1010 %
#442694
b101 &
b101 %
#442698
b10000 &
b10000 %
#442702
b1000 &
b1000 %
#442706
b100 &
b100 %
#442710
b10 &
b10 %
#442714
b1 &
b1 %
1#
#442718
b0 &
0#
b0 %
0$
#1422988
b1000 !
1"
#1422990
b1000 &
b1000 %
1$
#1422991
0"
#1422994
b100 &
b100 %
#1422998
b10 &
b10 %
#1423002
b1 &
b1 %
1#
#1423006
b0 &
0#
b0 %
0$
#2391167
b10100 !
1"
#2391170
b10100 &
b10100 %
1$
#2391171
0"
#2391174
b1010 &
b1010 %
#2391178
b101 &
b101 %
#2391182
b10000 &
b10000 %
#2391186
b1000 &
b1000 %
#2391190
b100 &
b100 %
#2391194
b10 &
b10 %
#2391198
b1 &
1#
b1 %
#2391202
b0 &
b0 %
0#
0$
#4500012
