

================================================================
== Vivado HLS Report for 'Advios'
================================================================
* Date:           Sun Oct  7 14:07:04 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        advios_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.830|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    4|    0|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (Advios_ssdm_threa) | (Advios_ssdm_threa_1)
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_second), !map !80"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !84"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !88"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !92"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %switches), !map !96"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %leds), !map !100"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @p_str, [7 x i8]* @p_str) nounwind" [./Advios.h:14]   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Advios_ssdm_threa = load i1* @Advios_ssdm_thread_M_modulate_clock, align 1" [./Advios.h:15]   --->   Operation 10 'load' 'Advios_ssdm_threa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %Advios_ssdm_threa, label %1, label %2" [./Advios.h:15]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([7 x i8]* @p_str, i32 2, [15 x i8]* @p_str9) nounwind" [./Advios.h:15]   --->   Operation 12 'specprocessdecl' <Predicate = (!Advios_ssdm_threa)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str9, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind" [./Advios.h:16]   --->   Operation 13 'specsensitive' <Predicate = (!Advios_ssdm_threa)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([15 x i8]* @p_str9, [6 x i8]* @p_str4, i1* %reset, i32 3) nounwind" [./Advios.h:17]   --->   Operation 14 'specsensitive' <Predicate = (!Advios_ssdm_threa)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Advios_ssdm_threa_1 = load i1* @Advios_ssdm_thread_M_LedControl, align 1" [./Advios.h:18]   --->   Operation 15 'load' 'Advios_ssdm_threa_1' <Predicate = (!Advios_ssdm_threa)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %Advios_ssdm_threa_1, label %3, label %4" [./Advios.h:18]   --->   Operation 16 'br' <Predicate = (!Advios_ssdm_threa)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([7 x i8]* @p_str, i32 2, [11 x i8]* @p_str14) nounwind" [./Advios.h:18]   --->   Operation 17 'specprocessdecl' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str14, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind" [./Advios.h:19]   --->   Operation 18 'specsensitive' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str14, [6 x i8]* @p_str4, i1* %reset, i32 3) nounwind" [./Advios.h:20]   --->   Operation 19 'specsensitive' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 3, [5 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind" [./Advios.h:21]   --->   Operation 20 'specport' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [6 x i8]* @p_str4, i32 0, i32 0, i1* %reset) nounwind" [./Advios.h:22]   --->   Operation 21 'specport' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str5, [5 x i8]* @p_str6, i32 0, i32 0, i4* %ctrl) nounwind" [./Advios.h:23]   --->   Operation 22 'specport' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str5, [9 x i8]* @p_str7, i32 0, i32 0, i4* %switches) nounwind" [./Advios.h:24]   --->   Operation 23 'specport' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [5 x i8]* @p_str8, i32 0, i32 0, i4* %leds) nounwind" [./Advios.h:25]   --->   Operation 24 'specport' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [11 x i8]* @p_str13, i32 1, i32 0, i1* %clk_second) nounwind" [./Advios.h:26]   --->   Operation 25 'specchannel' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [./Advios.h:17]   --->   Operation 26 'ret' <Predicate = (!Advios_ssdm_threa & !Advios_ssdm_threa_1)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.30ns)   --->   "call void @"Advios::LedControl"(i1* %clk_second, i1* %clk, i1* %reset, i4* %ctrl, i4* %switches, i4* %leds)" [./Advios.h:18]   --->   Operation 27 'call' <Predicate = (!Advios_ssdm_threa & Advios_ssdm_threa_1)> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [2/2] (0.97ns)   --->   "call void @"Advios::modulate_clock"(i1* %clk_second, i1* %clk, i1* %reset, i4* %ctrl, i4* %switches, i4* %leds)" [./Advios.h:15]   --->   Operation 28 'call' <Predicate = (Advios_ssdm_threa)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 29 [1/2] (1.73ns)   --->   "call void @"Advios::LedControl"(i1* %clk_second, i1* %clk, i1* %reset, i4* %ctrl, i4* %switches, i4* %leds)" [./Advios.h:18]   --->   Operation 29 'call' <Predicate = (!Advios_ssdm_threa)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"   --->   Operation 30 'br' <Predicate = (!Advios_ssdm_threa)> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.97ns)   --->   "call void @"Advios::modulate_clock"(i1* %clk_second, i1* %clk, i1* %reset, i4* %ctrl, i4* %switches, i4* %leds)" [./Advios.h:15]   --->   Operation 31 'call' <Predicate = (Advios_ssdm_threa)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"   --->   Operation 32 'br' <Predicate = (Advios_ssdm_threa)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "unreachable"   --->   Operation 33 'unreachable' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'call' operation (./Advios.h:18) to 'Advios::LedControl' [39]  (1.3 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'call' operation (./Advios.h:18) to 'Advios::LedControl' [39]  (1.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
