
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M-SP1
Install: /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro
OS: Debian GNU/Linux 10 (buster)
Hostname: f4bjh-dell
max virtual memory: unlimited (bytes)
max user processes: 15177
max stack size: unlimited (bytes)


Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202103synp2, Build 168R, Built Oct 12 2021 09:24:09, @4013511

Modified Files: 9
FID:  path (prevtimestamp, timestamp)
0        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v (2022-01-16 15:36:04, 2022-01-16 15:45:09)
1        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v (2022-01-16 15:36:04, 2022-01-16 15:45:09)
2        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/SgCore/OSC/2.0.101/osc_comps.v (2022-01-16 15:36:06, 2022-01-16 15:45:11)
3        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48)
4        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/CCC_0/test_system_sb_CCC_0_FCCC.v (2022-01-16 15:36:04, 2022-01-16 15:45:09)
5        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v (2022-01-16 15:36:06, 2022-01-16 15:45:10)
6        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11)
7        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb_MSS/test_system_sb_MSS.v (2022-01-16 15:36:02, 2022-01-16 15:45:06)
8        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb_MSS/test_system_sb_MSS_syn.v (2022-01-16 15:36:01, 2022-01-16 15:45:06)

*******************************************************************
Modules that may have changed as a result of file changes: 14
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v (2022-01-16 15:36:04, 2022-01-16 15:45:09) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
1        work.MSS_010.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb_MSS/test_system_sb_MSS.v (2022-01-16 15:36:02, 2022-01-16 15:45:06) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb_MSS/test_system_sb_MSS_syn.v (2022-01-16 15:36:01, 2022-01-16 15:45:06) <-- (module definition)
2        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/SgCore/OSC/2.0.101/osc_comps.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v (2022-01-16 15:36:06, 2022-01-16 15:45:10) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
3        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/SgCore/OSC/2.0.101/osc_comps.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v (2022-01-16 15:36:06, 2022-01-16 15:45:10) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
4        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/SgCore/OSC/2.0.101/osc_comps.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v (2022-01-16 15:36:06, 2022-01-16 15:45:10) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
5        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/SgCore/OSC/2.0.101/osc_comps.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v (2022-01-16 15:36:06, 2022-01-16 15:45:10) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
6        work.XTLOSC.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/SgCore/OSC/2.0.101/osc_comps.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v (2022-01-16 15:36:06, 2022-01-16 15:45:10) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
7        work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/SgCore/OSC/2.0.101/osc_comps.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v (2022-01-16 15:36:06, 2022-01-16 15:45:10) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v (2022-01-16 15:36:04, 2022-01-16 15:45:09) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v (2022-01-16 15:36:04, 2022-01-16 15:45:09) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
9        work.test_system.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (module definition)
10       work.test_system_sb.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (module definition)
11       work.test_system_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/CCC_0/test_system_sb_CCC_0_FCCC.v (2022-01-16 15:36:04, 2022-01-16 15:45:09) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
12       work.test_system_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/FABOSC_0/test_system_sb_FABOSC_0_OSC.v (2022-01-16 15:36:06, 2022-01-16 15:45:10) <-- (module definition)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
13       work.test_system_sb_MSS.verilog may have changed because the following files changed:
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system/test_system.v (2022-01-16 15:40:00, 2022-01-16 15:45:48) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb/test_system_sb.v (2022-01-16 15:36:06, 2022-01-16 15:45:11) <-- (may instantiate this module)
                        /home/f4bjh/devel/M2S010-MKR-KIT_FirstProj/component/work/test_system_sb_MSS/test_system_sb_MSS.v (2022-01-16 15:36:02, 2022-01-16 15:45:06) <-- (module definition)

*******************************************************************
Unmodified files: 5
FID:  path (timestamp)
9        /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro/lib/generic/smartfusion2.v (2021-11-09 12:14:47)
10       /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro/lib/vlog/hypermods.v (2021-11-09 12:14:49)
11       /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro/lib/vlog/scemi_objects.v (2021-11-09 12:14:49)
12       /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro/lib/vlog/scemi_pipes.svh (2021-11-09 12:14:49)
13       /home/f4bjh/microsemi/Libero_SoC_v2021.3/SynplifyPro/lib/vlog/umr_capim.v (2021-11-09 12:14:49)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
