# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial_sim_netlist.vhdl" \
"../../../../SOMvhdl.srcs/sources_1/new/serial.vhd" \
"../../../../SOMvhdl.srcs/sim_1/new/serial_test.vhd" \

# Do not sort compile order
nosort
