Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Oct 27 18:12:50 2019
| Host             : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command          : report_power -file mlp_power_routed.rpt -pb mlp_power_summary_routed.pb -rpx mlp_power_routed.rpx
| Design           : mlp
| Device           : xc7k325tffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.664        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.505        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.118 |        3 |       --- |             --- |
| Slice Logic              |     0.109 |    50119 |       --- |             --- |
|   LUT as Logic           |     0.070 |    16915 |    203800 |            8.30 |
|   CARRY4                 |     0.023 |     2182 |     50950 |            4.28 |
|   LUT as Distributed RAM |     0.010 |      972 |     64000 |            1.52 |
|   Register               |     0.005 |    27832 |    407600 |            6.83 |
|   LUT as Shift Register  |    <0.001 |       49 |     64000 |            0.08 |
|   F7/F8 Muxes            |    <0.001 |       19 |    203800 |           <0.01 |
|   Others                 |     0.000 |      122 |       --- |             --- |
| Signals                  |     0.253 |    43035 |       --- |             --- |
| DSPs                     |     0.026 |       12 |       840 |            1.43 |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     0.664 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.576 |       0.505 |      0.071 |
| Vccaux    |       1.800 |     0.028 |       0.000 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             4.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| mlp                                             |     0.505 |
|   Block_arrayctor_loop_U0                       |    <0.001 |
|   L1_activ_V_U                                  |    <0.001 |
|     mlp_L1_no_activ_V_memcore_U                 |    <0.001 |
|       mlp_L1_no_activ_V_memcore_ram_U           |    <0.001 |
|         ram_reg_0_63_0_2                        |    <0.001 |
|         ram_reg_0_63_12_14                      |    <0.001 |
|         ram_reg_0_63_15_17                      |    <0.001 |
|         ram_reg_0_63_3_5                        |    <0.001 |
|         ram_reg_0_63_6_8                        |    <0.001 |
|         ram_reg_0_63_9_11                       |    <0.001 |
|   L1_no_activ_V_U                               |    <0.001 |
|     mlp_L1_no_activ_V_memcore_U                 |    <0.001 |
|       mlp_L1_no_activ_V_memcore_ram_U           |    <0.001 |
|         ram_reg_0_63_0_2                        |    <0.001 |
|         ram_reg_0_63_12_14                      |    <0.001 |
|         ram_reg_0_63_15_17                      |    <0.001 |
|         ram_reg_0_63_3_5                        |    <0.001 |
|         ram_reg_0_63_6_8                        |    <0.001 |
|         ram_reg_0_63_9_11                       |    <0.001 |
|   L2_bias_added_V_U                             |     0.002 |
|     gen_buffer[0].mlp_L2_bias_added_V_memcore_U |    <0.001 |
|       mlp_L2_bias_added_V_memcore_ram_U         |    <0.001 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_L2_bias_added_V_memcore_U |    <0.001 |
|       mlp_L2_bias_added_V_memcore_ram_U         |    <0.001 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|   L2_out_V_U                                    |    <0.001 |
|     mlp_L2_out_V_memcore_U                      |    <0.001 |
|       mlp_L2_out_V_memcore_ram_U                |    <0.001 |
|         ram_reg_0_31_0_5                        |    <0.001 |
|         ram_reg_0_31_12_17                      |    <0.001 |
|         ram_reg_0_31_6_11                       |    <0.001 |
|   L2_out_activ_V_U                              |     0.001 |
|     mlp_L2_out_V_memcore_U                      |     0.001 |
|       mlp_L2_out_V_memcore_ram_U                |     0.001 |
|         ram_reg_0_31_0_5                        |    <0.001 |
|         ram_reg_0_31_12_17                      |    <0.001 |
|         ram_reg_0_31_6_11                       |    <0.001 |
|   add_bias_pre_L1_U0                            |     0.024 |
|     mlp_mux_832_18_2_1_U1                       |    <0.001 |
|     mlp_urem_9ns_7ns_bkb_U2                     |     0.010 |
|       mlp_urem_9ns_7ns_bkb_div_U                |     0.010 |
|         mlp_urem_9ns_7ns_bkb_div_u_0            |     0.003 |
|   add_bias_pre_L2_U0                            |    <0.001 |
|   bias_added_0_V_U                              |     0.004 |
|     gen_buffer[0].mlp_bias_added_0_V_memcore_U  |     0.002 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_bias_added_0_V_memcore_U  |     0.002 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|   bias_added_1_V_U                              |     0.005 |
|     gen_buffer[0].mlp_bias_added_0_V_memcore_U  |     0.002 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_bias_added_0_V_memcore_U  |     0.003 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.003 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|   bias_added_2_V_U                              |     0.005 |
|     gen_buffer[0].mlp_bias_added_0_V_memcore_U  |     0.002 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_bias_added_0_V_memcore_U  |     0.003 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.003 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|   bias_added_3_V_U                              |     0.005 |
|     gen_buffer[0].mlp_bias_added_0_V_memcore_U  |     0.002 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_bias_added_0_V_memcore_U  |     0.003 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.003 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|   bias_added_4_V_U                              |     0.006 |
|     gen_buffer[0].mlp_bias_added_0_V_memcore_U  |     0.002 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_bias_added_0_V_memcore_U  |     0.003 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.003 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|   bias_added_5_V_U                              |     0.006 |
|     gen_buffer[0].mlp_bias_added_0_V_memcore_U  |     0.002 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_bias_added_0_V_memcore_U  |     0.003 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.003 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|   bias_added_6_V_U                              |     0.006 |
|     gen_buffer[0].mlp_bias_added_0_V_memcore_U  |     0.002 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_bias_added_0_V_memcore_U  |     0.004 |
|       mlp_bias_added_0_V_memcore_ram_U          |     0.004 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__17                    |    <0.001 |
|         ram_reg_0_15_0_0__18                    |    <0.001 |
|         ram_reg_0_15_0_0__19                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__20                    |    <0.001 |
|         ram_reg_0_15_0_0__21                    |    <0.001 |
|         ram_reg_0_15_0_0__22                    |    <0.001 |
|         ram_reg_0_15_0_0__23                    |    <0.001 |
|         ram_reg_0_15_0_0__24                    |    <0.001 |
|         ram_reg_0_15_0_0__25                    |    <0.001 |
|         ram_reg_0_15_0_0__26                    |    <0.001 |
|         ram_reg_0_15_0_0__27                    |    <0.001 |
|         ram_reg_0_15_0_0__28                    |    <0.001 |
|         ram_reg_0_15_0_0__29                    |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__30                    |    <0.001 |
|         ram_reg_0_15_0_0__31                    |    <0.001 |
|         ram_reg_0_15_0_0__32                    |    <0.001 |
|         ram_reg_0_15_0_0__33                    |    <0.001 |
|         ram_reg_0_15_0_0__34                    |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|   bias_added_7_V_U                              |     0.004 |
|     gen_buffer[0].mlp_bias_added_7_V_memcore_U  |     0.002 |
|       mlp_bias_added_7_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|     gen_buffer[1].mlp_bias_added_7_V_memcore_U  |     0.002 |
|       mlp_bias_added_7_V_memcore_ram_U          |     0.002 |
|         ram_reg_0_15_0_0                        |    <0.001 |
|         ram_reg_0_15_0_0__0                     |    <0.001 |
|         ram_reg_0_15_0_0__1                     |    <0.001 |
|         ram_reg_0_15_0_0__10                    |    <0.001 |
|         ram_reg_0_15_0_0__11                    |    <0.001 |
|         ram_reg_0_15_0_0__12                    |    <0.001 |
|         ram_reg_0_15_0_0__13                    |    <0.001 |
|         ram_reg_0_15_0_0__14                    |    <0.001 |
|         ram_reg_0_15_0_0__15                    |    <0.001 |
|         ram_reg_0_15_0_0__16                    |    <0.001 |
|         ram_reg_0_15_0_0__2                     |    <0.001 |
|         ram_reg_0_15_0_0__3                     |    <0.001 |
|         ram_reg_0_15_0_0__4                     |    <0.001 |
|         ram_reg_0_15_0_0__5                     |    <0.001 |
|         ram_reg_0_15_0_0__6                     |    <0.001 |
|         ram_reg_0_15_0_0__7                     |    <0.001 |
|         ram_reg_0_15_0_0__8                     |    <0.001 |
|         ram_reg_0_15_0_0__9                     |    <0.001 |
|         ram_reg_0_31_0_0                        |    <0.001 |
|         ram_reg_0_31_0_0__0                     |    <0.001 |
|         ram_reg_0_31_0_0__1                     |    <0.001 |
|         ram_reg_0_31_0_0__10                    |    <0.001 |
|         ram_reg_0_31_0_0__11                    |    <0.001 |
|         ram_reg_0_31_0_0__12                    |    <0.001 |
|         ram_reg_0_31_0_0__13                    |    <0.001 |
|         ram_reg_0_31_0_0__14                    |    <0.001 |
|         ram_reg_0_31_0_0__15                    |    <0.001 |
|         ram_reg_0_31_0_0__16                    |    <0.001 |
|         ram_reg_0_31_0_0__2                     |    <0.001 |
|         ram_reg_0_31_0_0__3                     |    <0.001 |
|         ram_reg_0_31_0_0__4                     |    <0.001 |
|         ram_reg_0_31_0_0__5                     |    <0.001 |
|         ram_reg_0_31_0_0__6                     |    <0.001 |
|         ram_reg_0_31_0_0__7                     |    <0.001 |
|         ram_reg_0_31_0_0__8                     |    <0.001 |
|         ram_reg_0_31_0_0__9                     |    <0.001 |
|   classify_U0                                   |    <0.001 |
|   digit_U                                       |    <0.001 |
|     U_fifo_w32_d2_A_ram                         |    <0.001 |
|   digit_load_loc_chann_U                        |    <0.001 |
|     U_fifo_w32_d2_A_ram                         |    <0.001 |
|   mvprod_layer_1_U0                             |     0.407 |
|     mlp_mul_18s_18s_3dEe_U23                    |     0.020 |
|       mlp_mul_18s_18s_3dEe_MulnS_0_U            |     0.020 |
|     mlp_mul_18s_18s_3dEe_U24                    |     0.021 |
|       mlp_mul_18s_18s_3dEe_MulnS_0_U            |     0.021 |
|     mlp_mul_18s_18s_3dEe_U25                    |     0.020 |
|       mlp_mul_18s_18s_3dEe_MulnS_0_U            |     0.020 |
|     mlp_mul_18s_18s_3dEe_U26                    |     0.019 |
|       mlp_mul_18s_18s_3dEe_MulnS_0_U            |     0.019 |
|     mlp_mul_18s_18s_3dEe_U27                    |     0.014 |
|       mlp_mul_18s_18s_3dEe_MulnS_0_U            |     0.014 |
|     mlp_mul_18s_18s_3dEe_U28                    |     0.018 |
|       mlp_mul_18s_18s_3dEe_MulnS_0_U            |     0.018 |
|     mlp_mul_18s_18s_3dEe_U29                    |     0.019 |
|       mlp_mul_18s_18s_3dEe_MulnS_0_U            |     0.019 |
|     mlp_mul_18s_18s_3dEe_U30                    |     0.013 |
|       mlp_mul_18s_18s_3dEe_MulnS_0_U            |     0.013 |
|   mvprod_layer_2_U0                             |     0.009 |
|     mlp_mul_18s_18s_3fYi_U55                    |    <0.001 |
|       mlp_mul_18s_18s_3fYi_MulnS_1_U            |    <0.001 |
|   p_src_mlp_cpp_lin_U0                          |    <0.001 |
|   sigmoid_activation_L_1_U0                     |     0.009 |
|   sigmoid_activation_L_U0                       |     0.009 |
+-------------------------------------------------+-----------+


