set verilog_files {\
	synchronous_ram.v\
)

set clk clk

set top_des_name synchronous_ram

set dont_touch_module_name TSC
