Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 19 21:27:45 2020
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -file timing.rpt
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 ram_feedback
                            (input port)
  Destination:            fire2_expand_1_finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.266ns  (logic 2.397ns (73.396%)  route 0.869ns (26.604%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ram_feedback (IN)
                         net (fo=0)                   0.000     0.000    ram_feedback
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 f  ram_feedback_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    ram_feedback_IBUF
                         LUT2 (Prop_lut2_I1_O)        0.043     1.036 r  fire2_expand_1_finish_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.434     1.470    fire3_expand_1_finish_OBUF
                         OBUF (Prop_obuf_I_O)         1.795     3.266 r  fire2_expand_1_finish_OBUF_inst/O
                         net (fo=0)                   0.000     3.266    fire2_expand_1_finish
                                                                      r  fire2_expand_1_finish (OUT)
  -------------------------------------------------------------------    -------------------




