# Static Timing Analysis Project ğŸš€

This repository showcases a mini STA project for interview preparation and learning.

## ğŸ” Overview
- Design: 4-bit ALU and multiplexer
- Tools: OpenSTA, GTKWave, Verilog
- Focus: Setup/Hold violation detection and fixes

## ğŸ“‚ Key Folders
- rtl-design
- sta-analysis
- fix-violations
- testbench
- docs
