# 0 "arch/arm/boot/dts/omap3-cm-t3517.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm/boot/dts/omap3-cm-t3517.dts"




/dts-v1/;

# 1 "arch/arm/boot/dts/am3517.dtsi" 1







# 1 "arch/arm/boot/dts/omap3.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/bus/ti-sysc.h" 1
# 9 "arch/arm/boot/dts/omap3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm/boot/dts/omap3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 11 "arch/arm/boot/dts/omap3.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/omap.h" 1
# 12 "arch/arm/boot/dts/omap3.dtsi" 2

/ {
 compatible = "ti,omap3430", "ti,omap3";
 interrupt-parent = <&intc>;
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };

 aliases {
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  mmc0 = &mmc1;
  mmc1 = &mmc2;
  mmc2 = &mmc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a8";
   device_type = "cpu";
   reg = <0x0>;

   clocks = <&dpll1_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;
  };
 };

 pmu@54000000 {
  compatible = "arm,cortex-a8-pmu";
  reg = <0x54000000 0x800000>;
  interrupts = <3>;
  ti,hwmods = "debugss";
 };





 soc {
  compatible = "ti,omap-infra";
  mpu {
   compatible = "ti,omap3-mpu";
   ti,hwmods = "mpu";
  };

  iva: iva {
   compatible = "ti,iva2.2";
   ti,hwmods = "iva";

   dsp {
    compatible = "ti,omap3-c64";
   };
  };
 };
# 83 "arch/arm/boot/dts/omap3.dtsi"
 ocp@68000000 {
  compatible = "ti,omap3-l3-smx", "simple-bus";
  reg = <0x68000000 0x10000>;
  interrupts = <9 10>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  ti,hwmods = "l3_main";

  l4_core: l4@48000000 {
   compatible = "ti,omap3-l4-core", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x48000000 0x1000000>;

   scm: scm@2000 {
    compatible = "ti,omap3-scm", "simple-bus";
    reg = <0x2000 0x2000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0x2000 0x2000>;

    omap3_pmx_core: pinmux@30 {
     compatible = "ti,omap3-padconf",
           "pinctrl-single";
     reg = <0x30 0x238>;
     #address-cells = <1>;
     #size-cells = <0>;
     #pinctrl-cells = <1>;
     #interrupt-cells = <1>;
     interrupt-controller;
     pinctrl-single,register-width = <16>;
     pinctrl-single,function-mask = <0xff1f>;
    };

    scm_conf: scm_conf@270 {
     compatible = "syscon", "simple-bus";
     reg = <0x270 0x330>;
     #address-cells = <1>;
     #size-cells = <1>;
     ranges = <0 0x270 0x330>;

     pbias_regulator: pbias_regulator@2b0 {
      compatible = "ti,pbias-omap3", "ti,pbias-omap";
      reg = <0x2b0 0x4>;
      syscon = <&scm_conf>;
      pbias_mmc_reg: pbias_mmc_omap2430 {
       regulator-name = "pbias_mmc_omap2430";
       regulator-min-microvolt = <1800000>;
       regulator-max-microvolt = <3000000>;
      };
     };

     scm_clocks: clocks {
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };

    scm_clockdomains: clockdomains {
    };

    omap3_pmx_wkup: pinmux@a00 {
     compatible = "ti,omap3-padconf",
           "pinctrl-single";
     reg = <0xa00 0x5c>;
     #address-cells = <1>;
     #size-cells = <0>;
     #pinctrl-cells = <1>;
     #interrupt-cells = <1>;
     interrupt-controller;
     pinctrl-single,register-width = <16>;
     pinctrl-single,function-mask = <0xff1f>;
    };
   };
  };

  aes1_target: target-module@480a6000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x480a6044 0x4>,
         <0x480a6048 0x4>,
         <0x480a604c 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;
   clocks = <&aes1_ick>;
   clock-names = "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x480a6000 0x2000>;

   aes1: aes1@0 {
    compatible = "ti,omap3-aes";
    reg = <0 0x50>;
    interrupts = <0>;
    dmas = <&sdma 9 &sdma 10>;
    dma-names = "tx", "rx";
   };
  };

  aes2_target: target-module@480c5000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x480c5044 0x4>,
         <0x480c5048 0x4>,
         <0x480c504c 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;
   clocks = <&aes2_ick>;
   clock-names = "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x480c5000 0x2000>;

   aes2: aes2@0 {
    compatible = "ti,omap3-aes";
    reg = <0 0x50>;
    interrupts = <0>;
    dmas = <&sdma 65 &sdma 66>;
    dma-names = "tx", "rx";
   };
  };

  prm: prm@48306000 {
   compatible = "ti,omap3-prm";
   reg = <0x48306000 0x4000>;
   interrupts = <11>;

   prm_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   prm_clockdomains: clockdomains {
   };
  };

  cm: cm@48004000 {
   compatible = "ti,omap3-cm";
   reg = <0x48004000 0x4000>;

   cm_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cm_clockdomains: clockdomains {
   };
  };

  target-module@48320000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x48320000 0x4>,
         <0x48320004 0x4>;
   reg-names = "rev", "sysc";
   ti,sysc-sidle = <0>,
     <1>;
   clocks = <&wkup_32k_fck>, <&omap_32ksync_ick>;
   clock-names = "fck", "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x48320000 0x1000>;

   counter32k: counter@0 {
    compatible = "ti,omap-counter32k";
    reg = <0x0 0x20>;
   };
  };

  intc: interrupt-controller@48200000 {
   compatible = "ti,omap3-intc";
   interrupt-controller;
   #interrupt-cells = <1>;
   reg = <0x48200000 0x1000>;
  };

  target-module@48056000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x48056000 0x4>,
         <0x4805602c 0x4>,
         <0x48056028 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-midle = <0>,
     <1>,
     <2>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;

   clocks = <&core_l3_ick>;
   clock-names = "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x48056000 0x1000>;

   sdma: dma-controller@0 {
    compatible = "ti,omap3430-sdma", "ti,omap-sdma";
    reg = <0x0 0x1000>;
    interrupts = <12>,
          <13>,
          <14>,
          <15>;
    #dma-cells = <1>;
    dma-channels = <32>;
    dma-requests = <96>;
   };
  };

  gpio1: gpio@48310000 {
   compatible = "ti,omap3-gpio";
   reg = <0x48310000 0x200>;
   interrupts = <29>;
   ti,hwmods = "gpio1";
   ti,gpio-always-on;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@49050000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49050000 0x200>;
   interrupts = <30>;
   ti,hwmods = "gpio2";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@49052000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49052000 0x200>;
   interrupts = <31>;
   ti,hwmods = "gpio3";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@49054000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49054000 0x200>;
   interrupts = <32>;
   ti,hwmods = "gpio4";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio5: gpio@49056000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49056000 0x200>;
   interrupts = <33>;
   ti,hwmods = "gpio5";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio6: gpio@49058000 {
   compatible = "ti,omap3-gpio";
   reg = <0x49058000 0x200>;
   interrupts = <34>;
   ti,hwmods = "gpio6";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  uart1: serial@4806a000 {
   compatible = "ti,omap3-uart";
   reg = <0x4806a000 0x2000>;
   interrupts-extended = <&intc 72>;
   dmas = <&sdma 49 &sdma 50>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart1";
   clock-frequency = <48000000>;
  };

  uart2: serial@4806c000 {
   compatible = "ti,omap3-uart";
   reg = <0x4806c000 0x400>;
   interrupts-extended = <&intc 73>;
   dmas = <&sdma 51 &sdma 52>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart2";
   clock-frequency = <48000000>;
  };

  uart3: serial@49020000 {
   compatible = "ti,omap3-uart";
   reg = <0x49020000 0x400>;
   interrupts-extended = <&intc 74>;
   dmas = <&sdma 53 &sdma 54>;
   dma-names = "tx", "rx";
   ti,hwmods = "uart3";
   clock-frequency = <48000000>;
  };

  i2c1: i2c@48070000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48070000 0x80>;
   interrupts = <56>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c1";
  };

  i2c2: i2c@48072000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48072000 0x80>;
   interrupts = <57>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c2";
  };

  i2c3: i2c@48060000 {
   compatible = "ti,omap3-i2c";
   reg = <0x48060000 0x80>;
   interrupts = <61>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c3";
  };

  mailbox: mailbox@48094000 {
   compatible = "ti,omap3-mailbox";
   ti,hwmods = "mailbox";
   reg = <0x48094000 0x200>;
   interrupts = <26>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <2>;
   ti,mbox-num-fifos = <2>;
   mbox_dsp: mbox-dsp {
    ti,mbox-tx = <0 0 0>;
    ti,mbox-rx = <1 0 0>;
   };
  };

  mcspi1: spi@48098000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x48098000 0x100>;
   interrupts = <65>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi1";
   ti,spi-num-cs = <4>;
   dmas = <&sdma 35>,
          <&sdma 36>,
          <&sdma 37>,
          <&sdma 38>,
          <&sdma 39>,
          <&sdma 40>,
          <&sdma 41>,
          <&sdma 42>;
   dma-names = "tx0", "rx0", "tx1", "rx1",
        "tx2", "rx2", "tx3", "rx3";
  };

  mcspi2: spi@4809a000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x4809a000 0x100>;
   interrupts = <66>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi2";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 43>,
          <&sdma 44>,
          <&sdma 45>,
          <&sdma 46>;
   dma-names = "tx0", "rx0", "tx1", "rx1";
  };

  mcspi3: spi@480b8000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x480b8000 0x100>;
   interrupts = <91>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi3";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 15>,
          <&sdma 16>,
          <&sdma 23>,
          <&sdma 24>;
   dma-names = "tx0", "rx0", "tx1", "rx1";
  };

  mcspi4: spi@480ba000 {
   compatible = "ti,omap2-mcspi";
   reg = <0x480ba000 0x100>;
   interrupts = <48>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi4";
   ti,spi-num-cs = <1>;
   dmas = <&sdma 70>, <&sdma 71>;
   dma-names = "tx0", "rx0";
  };

  hdqw1w: 1w@480b2000 {
   compatible = "ti,omap3-1w";
   reg = <0x480b2000 0x1000>;
   interrupts = <58>;
   ti,hwmods = "hdq1w";
  };

  mmc1: mmc@4809c000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x4809c000 0x200>;
   interrupts = <83>;
   ti,hwmods = "mmc1";
   ti,dual-volt;
   dmas = <&sdma 61>, <&sdma 62>;
   dma-names = "tx", "rx";
   pbias-supply = <&pbias_mmc_reg>;
  };

  mmc2: mmc@480b4000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x480b4000 0x200>;
   interrupts = <86>;
   ti,hwmods = "mmc2";
   dmas = <&sdma 47>, <&sdma 48>;
   dma-names = "tx", "rx";
  };

  mmc3: mmc@480ad000 {
   compatible = "ti,omap3-hsmmc";
   reg = <0x480ad000 0x200>;
   interrupts = <94>;
   ti,hwmods = "mmc3";
   dmas = <&sdma 77>, <&sdma 78>;
   dma-names = "tx", "rx";
  };

  mmu_isp: mmu@480bd400 {
   #iommu-cells = <0>;
   compatible = "ti,omap2-iommu";
   reg = <0x480bd400 0x80>;
   interrupts = <24>;
   ti,hwmods = "mmu_isp";
   ti,#tlb-entries = <8>;
  };

  mmu_iva: mmu@5d000000 {
   #iommu-cells = <0>;
   compatible = "ti,omap2-iommu";
   reg = <0x5d000000 0x80>;
   interrupts = <28>;
   ti,hwmods = "mmu_iva";
   status = "disabled";
  };

  wdt2: wdt@48314000 {
   compatible = "ti,omap3-wdt";
   reg = <0x48314000 0x80>;
   ti,hwmods = "wd_timer2";
  };

  mcbsp1: mcbsp@48074000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x48074000 0xff>;
   reg-names = "mpu";
   interrupts = <16>,
         <59>,
         <60>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp1";
   dmas = <&sdma 31>,
          <&sdma 32>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp1_fck>;
   clock-names = "fck";
   status = "disabled";
  };


  rng_target: target-module@480a0000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x480a003c 0x4>,
         <0x480a0040 0x4>,
         <0x480a0044 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>;
   ti,syss-mask = <1>;
   clocks = <&rng_ick>;
   clock-names = "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x480a0000 0x2000>;

   rng: rng@0 {
    compatible = "ti,omap2-rng";
    reg = <0x0 0x2000>;
    interrupts = <52>;
   };
  };

  mcbsp2: mcbsp@49022000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49022000 0xff>,
         <0x49028000 0xff>;
   reg-names = "mpu", "sidetone";
   interrupts = <17>,
         <62>,
         <63>,
         <4>;
   interrupt-names = "common", "tx", "rx", "sidetone";
   ti,buffer-size = <1280>;
   ti,hwmods = "mcbsp2", "mcbsp2_sidetone";
   dmas = <&sdma 33>,
          <&sdma 34>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp2_fck>, <&mcbsp2_ick>;
   clock-names = "fck", "ick";
   status = "disabled";
  };

  mcbsp3: mcbsp@49024000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49024000 0xff>,
         <0x4902a000 0xff>;
   reg-names = "mpu", "sidetone";
   interrupts = <22>,
         <89>,
         <90>,
         <5>;
   interrupt-names = "common", "tx", "rx", "sidetone";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp3", "mcbsp3_sidetone";
   dmas = <&sdma 17>,
          <&sdma 18>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp3_fck>, <&mcbsp3_ick>;
   clock-names = "fck", "ick";
   status = "disabled";
  };

  mcbsp4: mcbsp@49026000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x49026000 0xff>;
   reg-names = "mpu";
   interrupts = <23>,
         <54>,
         <55>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp4";
   dmas = <&sdma 19>,
          <&sdma 20>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp4_fck>;
   clock-names = "fck";
   #sound-dai-cells = <0>;
   status = "disabled";
  };

  mcbsp5: mcbsp@48096000 {
   compatible = "ti,omap3-mcbsp";
   reg = <0x48096000 0xff>;
   reg-names = "mpu";
   interrupts = <27>,
         <81>,
         <82>;
   interrupt-names = "common", "tx", "rx";
   ti,buffer-size = <128>;
   ti,hwmods = "mcbsp5";
   dmas = <&sdma 21>,
          <&sdma 22>;
   dma-names = "tx", "rx";
   clocks = <&mcbsp5_fck>;
   clock-names = "fck";
   status = "disabled";
  };

  sham: sham@480c3000 {
   compatible = "ti,omap3-sham";
   ti,hwmods = "sham";
   reg = <0x480c3000 0x64>;
   interrupts = <49>;
   dmas = <&sdma 69>;
   dma-names = "rx";
  };

  timer1_target: target-module@48318000 {
   compatible = "ti,sysc-omap2-timer", "ti,sysc";
   reg = <0x48318000 0x4>,
         <0x48318010 0x4>,
         <0x48318014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;
   clocks = <&gpt1_fck>, <&gpt1_ick>;
   clock-names = "fck", "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x48318000 0x1000>;

   timer1: timer@0 {
    compatible = "ti,omap3430-timer";
    reg = <0x0 0x80>;
    clocks = <&gpt1_fck>;
    clock-names = "fck";
    interrupts = <37>;
    ti,timer-alwon;
   };
  };

  timer2_target: target-module@49032000 {
   compatible = "ti,sysc-omap2-timer", "ti,sysc";
   reg = <0x49032000 0x4>,
         <0x49032010 0x4>,
         <0x49032014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;
   clocks = <&gpt2_fck>, <&gpt2_ick>;
   clock-names = "fck", "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x49032000 0x1000>;

   timer2: timer@0 {
    compatible = "ti,omap3430-timer";
    reg = <0 0x400>;
    interrupts = <38>;
   };
  };

  timer3: timer@49034000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49034000 0x400>;
   interrupts = <39>;
   ti,hwmods = "timer3";
  };

  timer4: timer@49036000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49036000 0x400>;
   interrupts = <40>;
   ti,hwmods = "timer4";
  };

  timer5: timer@49038000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49038000 0x400>;
   interrupts = <41>;
   ti,hwmods = "timer5";
   ti,timer-dsp;
  };

  timer6: timer@4903a000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903a000 0x400>;
   interrupts = <42>;
   ti,hwmods = "timer6";
   ti,timer-dsp;
  };

  timer7: timer@4903c000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903c000 0x400>;
   interrupts = <43>;
   ti,hwmods = "timer7";
   ti,timer-dsp;
  };

  timer8: timer@4903e000 {
   compatible = "ti,omap3430-timer";
   reg = <0x4903e000 0x400>;
   interrupts = <44>;
   ti,hwmods = "timer8";
   ti,timer-pwm;
   ti,timer-dsp;
  };

  timer9: timer@49040000 {
   compatible = "ti,omap3430-timer";
   reg = <0x49040000 0x400>;
   interrupts = <45>;
   ti,hwmods = "timer9";
   ti,timer-pwm;
  };

  timer10: timer@48086000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48086000 0x400>;
   interrupts = <46>;
   ti,hwmods = "timer10";
   ti,timer-pwm;
  };

  timer11: timer@48088000 {
   compatible = "ti,omap3430-timer";
   reg = <0x48088000 0x400>;
   interrupts = <47>;
   ti,hwmods = "timer11";
   ti,timer-pwm;
  };

  timer12_target: target-module@48304000 {
   compatible = "ti,sysc-omap2-timer", "ti,sysc";
   reg = <0x48304000 0x4>,
         <0x48304010 0x4>,
         <0x48304014 0x4>;
   reg-names = "rev", "sysc", "syss";
   ti,sysc-mask = <((3 << 8) |
      (1 << 5) |
      (1 << 2) |
      (1 << 1) |
      (1 << 0))>;
   ti,sysc-sidle = <0>,
     <1>,
     <2>;
   ti,syss-mask = <1>;
   clocks = <&gpt12_fck>, <&gpt12_ick>;
   clock-names = "fck", "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x48304000 0x1000>;

   timer12: timer@0 {
    compatible = "ti,omap3430-timer";
    reg = <0 0x400>;
    interrupts = <95>;
    ti,timer-alwon;
    ti,timer-secure;
   };
  };

  usbhstll: usbhstll@48062000 {
   compatible = "ti,usbhs-tll";
   reg = <0x48062000 0x1000>;
   interrupts = <78>;
   ti,hwmods = "usb_tll_hs";
  };

  usbhshost: usbhshost@48064000 {
   compatible = "ti,usbhs-host";
   reg = <0x48064000 0x400>;
   ti,hwmods = "usb_host_hs";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   usbhsohci: ohci@48064400 {
    compatible = "ti,ohci-omap3";
    reg = <0x48064400 0x400>;
    interrupts = <76>;
    remote-wakeup-connected;
   };

   usbhsehci: ehci@48064800 {
    compatible = "ti,ehci-omap";
    reg = <0x48064800 0x400>;
    interrupts = <77>;
   };
  };

  gpmc: gpmc@6e000000 {
   compatible = "ti,omap3430-gpmc";
   ti,hwmods = "gpmc";
   reg = <0x6e000000 0x02d0>;
   interrupts = <20>;
   dmas = <&sdma 4>;
   dma-names = "rxtx";
   gpmc,num-cs = <8>;
   gpmc,num-waitpins = <4>;
   #address-cells = <2>;
   #size-cells = <1>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-controller;
   #gpio-cells = <2>;
  };

  usb_otg_hs: usb_otg_hs@480ab000 {
   compatible = "ti,omap3-musb";
   reg = <0x480ab000 0x1000>;
   interrupts = <92>, <93>;
   interrupt-names = "mc", "dma";
   ti,hwmods = "usb_otg_hs";
   multipoint = <1>;
   num-eps = <16>;
   ram-bits = <12>;
  };

  dss: dss@48050000 {
   compatible = "ti,omap3-dss";
   reg = <0x48050000 0x200>;
   status = "disabled";
   ti,hwmods = "dss_core";
   clocks = <&dss1_alwon_fck>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   dispc@48050400 {
    compatible = "ti,omap3-dispc";
    reg = <0x48050400 0x400>;
    interrupts = <25>;
    ti,hwmods = "dss_dispc";
    clocks = <&dss1_alwon_fck>;
    clock-names = "fck";
   };

   dsi: encoder@4804fc00 {
    compatible = "ti,omap3-dsi";
    reg = <0x4804fc00 0x200>,
          <0x4804fe00 0x40>,
          <0x4804ff00 0x20>;
    reg-names = "proto", "phy", "pll";
    interrupts = <25>;
    status = "disabled";
    ti,hwmods = "dss_dsi1";
    clocks = <&dss1_alwon_fck>, <&dss2_alwon_fck>;
    clock-names = "fck", "sys_clk";

    #address-cells = <1>;
    #size-cells = <0>;
   };

   rfbi: encoder@48050800 {
    compatible = "ti,omap3-rfbi";
    reg = <0x48050800 0x100>;
    status = "disabled";
    ti,hwmods = "dss_rfbi";
    clocks = <&dss1_alwon_fck>, <&dss_ick>;
    clock-names = "fck", "ick";
   };

   venc: encoder@48050c00 {
    compatible = "ti,omap3-venc";
    reg = <0x48050c00 0x100>;
    status = "disabled";
    ti,hwmods = "dss_venc";
    clocks = <&dss_tv_fck>;
    clock-names = "fck";
   };
  };

  ssi: ssi-controller@48058000 {
   compatible = "ti,omap3-ssi";
   ti,hwmods = "ssi";

   status = "disabled";

   reg = <0x48058000 0x1000>,
         <0x48059000 0x1000>;
   reg-names = "sys",
        "gdd";

   interrupts = <71>;
   interrupt-names = "gdd_mpu";

   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   ssi_port1: ssi-port@4805a000 {
    compatible = "ti,omap3-ssi-port";

    reg = <0x4805a000 0x800>,
          <0x4805a800 0x800>;
    reg-names = "tx",
         "rx";

    interrupts = <67>,
          <68>;
   };

   ssi_port2: ssi-port@4805b000 {
    compatible = "ti,omap3-ssi-port";

    reg = <0x4805b000 0x800>,
          <0x4805b800 0x800>;
    reg-names = "tx",
         "rx";

    interrupts = <69>,
          <70>;
   };
  };
 };
};

# 1 "arch/arm/boot/dts/omap3xxx-clocks.dtsi" 1






&prm_clocks {
 virt_16_8m_ck: virt_16_8m_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <16800000>;
 };

 osc_sys_ck: osc_sys_ck@d40 {
  #clock-cells = <0>;
  compatible = "ti,mux-clock";
  clocks = <&virt_12m_ck>, <&virt_13m_ck>, <&virt_19200000_ck>, <&virt_26000000_ck>, <&virt_38_4m_ck>, <&virt_16_8m_ck>;
  reg = <0x0d40>;
 };

 sys_ck: sys_ck@1270 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&osc_sys_ck>;
  ti,bit-shift = <6>;
  ti,max-div = <3>;
  reg = <0x1270>;
  ti,index-starts-at-one;
 };

 sys_clkout1: sys_clkout1@d70 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&osc_sys_ck>;
  reg = <0x0d70>;
  ti,bit-shift = <7>;
 };

 dpll3_x2_ck: dpll3_x2_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll3_ck>;
  clock-mult = <2>;
  clock-div = <1>;
 };

 dpll3_m2x2_ck: dpll3_m2x2_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll3_m2_ck>;
  clock-mult = <2>;
  clock-div = <1>;
 };

 dpll4_x2_ck: dpll4_x2_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll4_ck>;
  clock-mult = <2>;
  clock-div = <1>;
 };

 corex2_fck: corex2_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll3_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 wkup_l4_ick: wkup_l4_ick {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&sys_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };
};

&scm_clocks {

 clock@68 {
  compatible = "ti,clksel";
  reg = <0x68>;
  #clock-cells = <2>;
  #address-cells = <0>;

  mcbsp5_mux_fck: clock-mcbsp5-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "mcbsp5_mux_fck";
   clocks = <&core_96m_fck>, <&mcbsp_clks>;
   ti,bit-shift = <4>;
  };

  mcbsp3_mux_fck: clock-mcbsp3-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "mcbsp3_mux_fck";
   clocks = <&per_96m_fck>, <&mcbsp_clks>;
  };

  mcbsp4_mux_fck: clock-mcbsp4-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "mcbsp4_mux_fck";
   clocks = <&per_96m_fck>, <&mcbsp_clks>;
   ti,bit-shift = <2>;
  };
 };

 mcbsp5_fck: mcbsp5_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&mcbsp5_gate_fck>, <&mcbsp5_mux_fck>;
 };


 clock@4 {
  compatible = "ti,clksel";
  reg = <0x4>;
  #clock-cells = <2>;
  #address-cells = <0>;

  mcbsp1_mux_fck: clock-mcbsp1-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "mcbsp1_mux_fck";
   clocks = <&core_96m_fck>, <&mcbsp_clks>;
   ti,bit-shift = <2>;
  };

  mcbsp2_mux_fck: clock-mcbsp2-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "mcbsp2_mux_fck";
   clocks = <&per_96m_fck>, <&mcbsp_clks>;
   ti,bit-shift = <6>;
  };
 };

 mcbsp1_fck: mcbsp1_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&mcbsp1_gate_fck>, <&mcbsp1_mux_fck>;
 };

 mcbsp2_fck: mcbsp2_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&mcbsp2_gate_fck>, <&mcbsp2_mux_fck>;
 };

 mcbsp3_fck: mcbsp3_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&mcbsp3_gate_fck>, <&mcbsp3_mux_fck>;
 };

 mcbsp4_fck: mcbsp4_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&mcbsp4_gate_fck>, <&mcbsp4_mux_fck>;
 };
};
&cm_clocks {
 dummy_apb_pclk: dummy_apb_pclk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0x0>;
 };

 omap_32k_fck: omap_32k_fck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <32768>;
 };

 virt_12m_ck: virt_12m_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <12000000>;
 };

 virt_13m_ck: virt_13m_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <13000000>;
 };

 virt_19200000_ck: virt_19200000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <19200000>;
 };

 virt_26000000_ck: virt_26000000_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <26000000>;
 };

 virt_38_4m_ck: virt_38_4m_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <38400000>;
 };

 dpll4_ck: dpll4_ck@d00 {
  #clock-cells = <0>;
  compatible = "ti,omap3-dpll-per-clock";
  clocks = <&sys_ck>, <&sys_ck>;
  reg = <0x0d00>, <0x0d20>, <0x0d44>, <0x0d30>;
 };

 dpll4_m2_ck: dpll4_m2_ck@d48 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll4_ck>;
  ti,max-div = <63>;
  reg = <0x0d48>;
  ti,index-starts-at-one;
 };

 dpll4_m2x2_mul_ck: dpll4_m2x2_mul_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll4_m2_ck>;
  clock-mult = <2>;
  clock-div = <1>;
 };

 dpll4_m2x2_ck: dpll4_m2x2_ck@d00 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll4_m2x2_mul_ck>;
  ti,bit-shift = <0x1b>;
  reg = <0x0d00>;
  ti,set-bit-to-disable;
 };

 omap_96m_alwon_fck: omap_96m_alwon_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll4_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll3_ck: dpll3_ck@d00 {
  #clock-cells = <0>;
  compatible = "ti,omap3-dpll-core-clock";
  clocks = <&sys_ck>, <&sys_ck>;
  reg = <0x0d00>, <0x0d20>, <0x0d40>, <0x0d30>;
 };


 clock@1140 {
  compatible = "ti,clksel";
  reg = <0x1140>;
  #clock-cells = <2>;
  #address-cells = <0>;

  dpll3_m3_ck: clock-dpll3-m3 {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "dpll3_m3_ck";
   clocks = <&dpll3_ck>;
   ti,bit-shift = <16>;
   ti,max-div = <31>;
   ti,index-starts-at-one;
  };

  dpll4_m6_ck: clock-dpll4-m6 {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "dpll4_m6_ck";
   clocks = <&dpll4_ck>;
   ti,bit-shift = <24>;
   ti,max-div = <63>;
   ti,index-starts-at-one;
  };

  emu_src_mux_ck: clock-emu-src-mux {
   #clock-cells = <0>;
   compatible = "ti,mux-clock";
   clock-output-names = "emu_src_mux_ck";
   clocks = <&sys_ck>, <&emu_core_alwon_ck>, <&emu_per_alwon_ck>, <&emu_mpu_alwon_ck>;
  };

  pclk_fck: clock-pclk-fck {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "pclk_fck";
   clocks = <&emu_src_ck>;
   ti,bit-shift = <8>;
   ti,max-div = <7>;
   ti,index-starts-at-one;
  };

  pclkx2_fck: clock-pclkx2-fck {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "pclkx2_fck";
   clocks = <&emu_src_ck>;
   ti,bit-shift = <6>;
   ti,max-div = <3>;
   ti,index-starts-at-one;
  };

  atclk_fck: clock-atclk-fck {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "atclk_fck";
   clocks = <&emu_src_ck>;
   ti,bit-shift = <4>;
   ti,max-div = <3>;
   ti,index-starts-at-one;
  };

  traceclk_src_fck: clock-traceclk-src-fck {
   #clock-cells = <0>;
   compatible = "ti,mux-clock";
   clock-output-names = "traceclk_src_fck";
   clocks = <&sys_ck>, <&emu_core_alwon_ck>, <&emu_per_alwon_ck>, <&emu_mpu_alwon_ck>;
   ti,bit-shift = <2>;
  };

  traceclk_fck: clock-traceclk-fck {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "traceclk_fck";
   clocks = <&traceclk_src_fck>;
   ti,bit-shift = <11>;
   ti,max-div = <7>;
   ti,index-starts-at-one;
  };
 };

 dpll3_m3x2_mul_ck: dpll3_m3x2_mul_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll3_m3_ck>;
  clock-mult = <2>;
  clock-div = <1>;
 };

 dpll3_m3x2_ck: dpll3_m3x2_ck@d00 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll3_m3x2_mul_ck>;
  ti,bit-shift = <0xc>;
  reg = <0x0d00>;
  ti,set-bit-to-disable;
 };

 emu_core_alwon_ck: emu_core_alwon_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll3_m3x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 sys_altclk: sys_altclk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0x0>;
 };

 mcbsp_clks: mcbsp_clks {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0x0>;
 };

 core_ck: core_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll3_m2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 dpll1_fck: dpll1_fck@940 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&core_ck>;
  ti,bit-shift = <19>;
  ti,max-div = <7>;
  reg = <0x0940>;
  ti,index-starts-at-one;
 };

 dpll1_ck: dpll1_ck@904 {
  #clock-cells = <0>;
  compatible = "ti,omap3-dpll-clock";
  clocks = <&sys_ck>, <&dpll1_fck>;
  reg = <0x0904>, <0x0924>, <0x0940>, <0x0934>;
 };

 dpll1_x2_ck: dpll1_x2_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll1_ck>;
  clock-mult = <2>;
  clock-div = <1>;
 };

 dpll1_x2m2_ck: dpll1_x2m2_ck@944 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll1_x2_ck>;
  ti,max-div = <31>;
  reg = <0x0944>;
  ti,index-starts-at-one;
 };

 cm_96m_fck: cm_96m_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_96m_alwon_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };


 clock@d40 {
  compatible = "ti,clksel";
  reg = <0xd40>;
  #clock-cells = <2>;
  #address-cells = <0>;

  dpll3_m2_ck: clock-dpll3-m2 {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "dpll3_m2_ck";
   clocks = <&dpll3_ck>;
   ti,bit-shift = <27>;
   ti,max-div = <31>;
   ti,index-starts-at-one;
  };

  omap_96m_fck: clock-omap-96m-fck {
   #clock-cells = <0>;
   compatible = "ti,mux-clock";
   clock-output-names = "omap_96m_fck";
   clocks = <&cm_96m_fck>, <&sys_ck>;
   ti,bit-shift = <6>;
  };

  omap_54m_fck: clock-omap-54m-fck {
   #clock-cells = <0>;
   compatible = "ti,mux-clock";
   clock-output-names = "omap_54m_fck";
   clocks = <&dpll4_m3x2_ck>, <&sys_altclk>;
   ti,bit-shift = <5>;
  };

  omap_48m_fck: clock-omap-48m-fck {
   #clock-cells = <0>;
   compatible = "ti,mux-clock";
   clock-output-names = "omap_48m_fck";
   clocks = <&cm_96m_d2_fck>, <&sys_altclk>;
   ti,bit-shift = <3>;
  };
 };


 clock@e40 {
  compatible = "ti,clksel";
  reg = <0xe40>;
  #clock-cells = <2>;
  #address-cells = <0>;

  dpll4_m3_ck: clock-dpll4-m3 {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "dpll4_m3_ck";
   clocks = <&dpll4_ck>;
   ti,bit-shift = <8>;
   ti,max-div = <32>;
   ti,index-starts-at-one;
  };

  dpll4_m4_ck: clock-dpll4-m4 {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "dpll4_m4_ck";
   clocks = <&dpll4_ck>;
   ti,max-div = <16>;
   ti,index-starts-at-one;
  };
 };

 dpll4_m3x2_mul_ck: dpll4_m3x2_mul_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll4_m3_ck>;
  clock-mult = <2>;
  clock-div = <1>;
 };

 dpll4_m3x2_ck: dpll4_m3x2_ck@d00 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll4_m3x2_mul_ck>;
  ti,bit-shift = <0x1c>;
  reg = <0x0d00>;
  ti,set-bit-to-disable;
 };

 cm_96m_d2_fck: cm_96m_d2_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&cm_96m_fck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 omap_12m_fck: omap_12m_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_48m_fck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 dpll4_m4x2_mul_ck: dpll4_m4x2_mul_ck {
  #clock-cells = <0>;
  compatible = "ti,fixed-factor-clock";
  clocks = <&dpll4_m4_ck>;
  ti,clock-mult = <2>;
  ti,clock-div = <1>;
  ti,set-rate-parent;
 };

 dpll4_m4x2_ck: dpll4_m4x2_ck@d00 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll4_m4x2_mul_ck>;
  ti,bit-shift = <0x1d>;
  reg = <0x0d00>;
  ti,set-bit-to-disable;
  ti,set-rate-parent;
 };

 dpll4_m5_ck: dpll4_m5_ck@f40 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll4_ck>;
  ti,max-div = <63>;
  reg = <0x0f40>;
  ti,index-starts-at-one;
 };

 dpll4_m5x2_mul_ck: dpll4_m5x2_mul_ck {
  #clock-cells = <0>;
  compatible = "ti,fixed-factor-clock";
  clocks = <&dpll4_m5_ck>;
  ti,clock-mult = <2>;
  ti,clock-div = <1>;
  ti,set-rate-parent;
 };

 dpll4_m5x2_ck: dpll4_m5x2_ck@d00 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll4_m5x2_mul_ck>;
  ti,bit-shift = <0x1e>;
  reg = <0x0d00>;
  ti,set-bit-to-disable;
  ti,set-rate-parent;
 };

 dpll4_m6x2_mul_ck: dpll4_m6x2_mul_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll4_m6_ck>;
  clock-mult = <2>;
  clock-div = <1>;
 };

 dpll4_m6x2_ck: dpll4_m6x2_ck@d00 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll4_m6x2_mul_ck>;
  ti,bit-shift = <0x1f>;
  reg = <0x0d00>;
  ti,set-bit-to-disable;
 };

 emu_per_alwon_ck: emu_per_alwon_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll4_m6x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };


 clock@d70 {
  compatible = "ti,clksel";
  reg = <0xd70>;
  #clock-cells = <2>;
  #address-cells = <0>;

  clkout2_src_gate_ck: clock-clkout2-src-gate {
   #clock-cells = <0>;
   compatible = "ti,composite-no-wait-gate-clock";
   clock-output-names = "clkout2_src_gate_ck";
   clocks = <&core_ck>;
   ti,bit-shift = <7>;
  };

  clkout2_src_mux_ck: clock-clkout2-src-mux {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "clkout2_src_mux_ck";
   clocks = <&core_ck>, <&sys_ck>, <&cm_96m_fck>, <&omap_54m_fck>;
  };

  sys_clkout2: clock-sys-clkout2 {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "sys_clkout2";
   clocks = <&clkout2_src_ck>;
   ti,bit-shift = <3>;
   ti,max-div = <64>;
   ti,index-power-of-two;
  };
 };

 clkout2_src_ck: clkout2_src_ck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&clkout2_src_gate_ck>, <&clkout2_src_mux_ck>;
 };

 mpu_ck: mpu_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll1_x2m2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 arm_fck: arm_fck@924 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&mpu_ck>;
  reg = <0x0924>;
  ti,max-div = <2>;
 };

 emu_mpu_alwon_ck: emu_mpu_alwon_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&mpu_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };


 clock@a40 {
  compatible = "ti,clksel";
  reg = <0xa40>;
  #clock-cells = <2>;
  #address-cells = <0>;

  l3_ick: clock-l3-ick {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "l3_ick";
   clocks = <&core_ck>;
   ti,max-div = <3>;
   ti,index-starts-at-one;
  };

  l4_ick: clock-l4-ick {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "l4_ick";
   clocks = <&l3_ick>;
   ti,bit-shift = <2>;
   ti,max-div = <3>;
   ti,index-starts-at-one;
  };

  gpt10_mux_fck: clock-gpt10-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt10_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <6>;
  };

  gpt11_mux_fck: clock-gpt11-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt11_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <7>;
  };
 };


 clock@c40 {
  compatible = "ti,clksel";
  reg = <0xc40>;
  #clock-cells = <2>;
  #address-cells = <0>;

  rm_ick: clock-rm-ick {
   #clock-cells = <0>;
   compatible = "ti,divider-clock";
   clock-output-names = "rm_ick";
   clocks = <&l4_ick>;
   ti,bit-shift = <1>;
   ti,max-div = <3>;
   ti,index-starts-at-one;
  };

  gpt1_mux_fck: clock-gpt1-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt1_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
  };
 };


 clock@a00 {
  compatible = "ti,clksel";
  reg = <0xa00>;
  #clock-cells = <2>;
  #address-cells = <0>;

  gpt10_gate_fck: clock-gpt10-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt10_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <11>;
  };

  gpt11_gate_fck: clock-gpt11-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt11_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <12>;
  };

  mmchs2_fck: clock-mmchs2-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "mmchs2_fck";
   clocks = <&core_96m_fck>;
   ti,bit-shift = <25>;
  };

  mmchs1_fck: clock-mmchs1-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "mmchs1_fck";
   clocks = <&core_96m_fck>;
   ti,bit-shift = <24>;
  };

  i2c3_fck: clock-i2c3-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "i2c3_fck";
   clocks = <&core_96m_fck>;
   ti,bit-shift = <17>;
  };

  i2c2_fck: clock-i2c2-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "i2c2_fck";
   clocks = <&core_96m_fck>;
   ti,bit-shift = <16>;
  };

  i2c1_fck: clock-i2c1-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "i2c1_fck";
   clocks = <&core_96m_fck>;
   ti,bit-shift = <15>;
  };

  mcbsp5_gate_fck: clock-mcbsp5-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "mcbsp5_gate_fck";
   clocks = <&mcbsp_clks>;
   ti,bit-shift = <10>;
  };

  mcbsp1_gate_fck: clock-mcbsp1-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "mcbsp1_gate_fck";
   clocks = <&mcbsp_clks>;
   ti,bit-shift = <9>;
  };

  mcspi4_fck: clock-mcspi4-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "mcspi4_fck";
   clocks = <&core_48m_fck>;
   ti,bit-shift = <21>;
  };

  mcspi3_fck: clock-mcspi3-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "mcspi3_fck";
   clocks = <&core_48m_fck>;
   ti,bit-shift = <20>;
  };

  mcspi2_fck: clock-mcspi2-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "mcspi2_fck";
   clocks = <&core_48m_fck>;
   ti,bit-shift = <19>;
  };

  mcspi1_fck: clock-mcspi1-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "mcspi1_fck";
   clocks = <&core_48m_fck>;
   ti,bit-shift = <18>;
  };

  uart2_fck: clock-uart2-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "uart2_fck";
   clocks = <&core_48m_fck>;
   ti,bit-shift = <14>;
  };

  uart1_fck: clock-uart1-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "uart1_fck";
   clocks = <&core_48m_fck>;
   ti,bit-shift = <13>;
  };

  hdq_fck: clock-hdq-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "hdq_fck";
   clocks = <&core_12m_fck>;
   ti,bit-shift = <22>;
  };
 };

 gpt10_fck: gpt10_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt10_gate_fck>, <&gpt10_mux_fck>;
 };

 gpt11_fck: gpt11_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt11_gate_fck>, <&gpt11_mux_fck>;
 };

 core_96m_fck: core_96m_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_96m_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 core_48m_fck: core_48m_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_48m_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 core_12m_fck: core_12m_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_12m_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 core_l3_ick: core_l3_ick {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&l3_ick>;
  clock-mult = <1>;
  clock-div = <1>;
 };


 clock@a10 {
  compatible = "ti,clksel";
  reg = <0xa10>;
  #clock-cells = <2>;
  #address-cells = <0>;

  sdrc_ick: clock-sdrc-ick {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "sdrc_ick";
   clocks = <&core_l3_ick>;
   ti,bit-shift = <1>;
  };

  mmchs2_ick: clock-mmchs2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mmchs2_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <25>;
  };

  mmchs1_ick: clock-mmchs1-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mmchs1_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <24>;
  };

  hdq_ick: clock-hdq-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "hdq_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <22>;
  };

  mcspi4_ick: clock-mcspi4-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcspi4_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <21>;
  };

  mcspi3_ick: clock-mcspi3-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcspi3_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <20>;
  };

  mcspi2_ick: clock-mcspi2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcspi2_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <19>;
  };

  mcspi1_ick: clock-mcspi1-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcspi1_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <18>;
  };

  i2c3_ick: clock-i2c3-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "i2c3_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <17>;
  };

  i2c2_ick: clock-i2c2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "i2c2_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <16>;
  };

  i2c1_ick: clock-i2c1-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "i2c1_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <15>;
  };

  uart2_ick: clock-uart2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "uart2_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <14>;
  };

  uart1_ick: clock-uart1-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "uart1_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <13>;
  };

  gpt11_ick: clock-gpt11-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt11_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <12>;
  };

  gpt10_ick: clock-gpt10-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt10_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <11>;
  };

  mcbsp5_ick: clock-mcbsp5-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcbsp5_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <10>;
  };

  mcbsp1_ick: clock-mcbsp1-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcbsp1_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <9>;
  };

  omapctrl_ick: clock-omapctrl-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "omapctrl_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <6>;
  };

  aes2_ick: clock-aes2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "aes2_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <28>;
  };

  sha12_ick: clock-sha12-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "sha12_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <27>;
  };
 };

 gpmc_fck: gpmc_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&core_l3_ick>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 core_l4_ick: core_l4_ick {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&l4_ick>;
  clock-mult = <1>;
  clock-div = <1>;
 };


 clock@e00 {
  compatible = "ti,clksel";
  reg = <0xe00>;
  #clock-cells = <2>;
  #address-cells = <0>;

  dss_tv_fck: clock-dss-tv-fck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "dss_tv_fck";
   clocks = <&omap_54m_fck>;
   ti,bit-shift = <2>;
  };

  dss_96m_fck: clock-dss-96m-fck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "dss_96m_fck";
   clocks = <&omap_96m_fck>;
   ti,bit-shift = <2>;
  };

  dss2_alwon_fck: clock-dss2-alwon-fck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "dss2_alwon_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <1>;
  };
 };

 dummy_ck: dummy_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };


 clock@c00 {
  compatible = "ti,clksel";
  reg = <0xc00>;
  #clock-cells = <2>;
  #address-cells = <0>;

  gpt1_gate_fck: clock-gpt1-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt1_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <0>;
  };

  gpio1_dbck: clock-gpio1-dbck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "gpio1_dbck";
   clocks = <&wkup_32k_fck>;
   ti,bit-shift = <3>;
  };

  wdt2_fck: clock-wdt2-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "wdt2_fck";
   clocks = <&wkup_32k_fck>;
   ti,bit-shift = <5>;
  };
 };

 gpt1_fck: gpt1_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt1_gate_fck>, <&gpt1_mux_fck>;
 };

 wkup_32k_fck: wkup_32k_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_32k_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };


 clock@c10 {
  compatible = "ti,clksel";
  reg = <0xc10>;
  #clock-cells = <2>;
  #address-cells = <0>;

  wdt2_ick: clock-wdt2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "wdt2_ick";
   clocks = <&wkup_l4_ick>;
   ti,bit-shift = <5>;
  };

  wdt1_ick: clock-wdt1-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "wdt1_ick";
   clocks = <&wkup_l4_ick>;
   ti,bit-shift = <4>;
  };

  gpio1_ick: clock-gpio1-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpio1_ick";
   clocks = <&wkup_l4_ick>;
   ti,bit-shift = <3>;
  };

  omap_32ksync_ick: clock-omap-32ksync-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "omap_32ksync_ick";
   clocks = <&wkup_l4_ick>;
   ti,bit-shift = <2>;
  };

  gpt12_ick: clock-gpt12-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt12_ick";
   clocks = <&wkup_l4_ick>;
   ti,bit-shift = <1>;
  };

  gpt1_ick: clock-gpt1-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt1_ick";
   clocks = <&wkup_l4_ick>;
   ti,bit-shift = <0>;
  };
 };

 per_96m_fck: per_96m_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_96m_alwon_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 per_48m_fck: per_48m_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_48m_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };


 clock@1000 {
  compatible = "ti,clksel";
  reg = <0x1000>;
  #clock-cells = <2>;
  #address-cells = <0>;

  uart3_fck: clock-uart3-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "uart3_fck";
   clocks = <&per_48m_fck>;
   ti,bit-shift = <11>;
  };

  gpt2_gate_fck: clock-gpt2-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt2_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <3>;
  };

  gpt3_gate_fck: clock-gpt3-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt3_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <4>;
  };

  gpt4_gate_fck: clock-gpt4-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt4_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <5>;
  };

  gpt5_gate_fck: clock-gpt5-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt5_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <6>;
  };

  gpt6_gate_fck: clock-gpt6-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt6_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <7>;
  };

  gpt7_gate_fck: clock-gpt7-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt7_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <8>;
  };

  gpt8_gate_fck: clock-gpt8-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt8_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <9>;
  };

  gpt9_gate_fck: clock-gpt9-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "gpt9_gate_fck";
   clocks = <&sys_ck>;
   ti,bit-shift = <10>;
  };

  gpio6_dbck: clock-gpio6-dbck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "gpio6_dbck";
   clocks = <&per_32k_alwon_fck>;
   ti,bit-shift = <17>;
  };

  gpio5_dbck: clock-gpio5-dbck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "gpio5_dbck";
   clocks = <&per_32k_alwon_fck>;
   ti,bit-shift = <16>;
  };

  gpio4_dbck: clock-gpio4-dbck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "gpio4_dbck";
   clocks = <&per_32k_alwon_fck>;
   ti,bit-shift = <15>;
  };

  gpio3_dbck: clock-gpio3-dbck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "gpio3_dbck";
   clocks = <&per_32k_alwon_fck>;
   ti,bit-shift = <14>;
  };

  gpio2_dbck: clock-gpio2-dbck {
   #clock-cells = <0>;
   compatible = "ti,gate-clock";
   clock-output-names = "gpio2_dbck";
   clocks = <&per_32k_alwon_fck>;
   ti,bit-shift = <13>;
  };

  wdt3_fck: clock-wdt3-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "wdt3_fck";
   clocks = <&per_32k_alwon_fck>;
   ti,bit-shift = <12>;
  };

  mcbsp2_gate_fck: clock-mcbsp2-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "mcbsp2_gate_fck";
   clocks = <&mcbsp_clks>;
   ti,bit-shift = <0>;
  };

  mcbsp3_gate_fck: clock-mcbsp3-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "mcbsp3_gate_fck";
   clocks = <&mcbsp_clks>;
   ti,bit-shift = <1>;
  };

  mcbsp4_gate_fck: clock-mcbsp4-gate-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-gate-clock";
   clock-output-names = "mcbsp4_gate_fck";
   clocks = <&mcbsp_clks>;
   ti,bit-shift = <2>;
  };
 };


 clock@1040 {
  compatible = "ti,clksel";
  reg = <0x1040>;
  #clock-cells = <2>;
  #address-cells = <0>;

  gpt2_mux_fck: clock-gpt2-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt2_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
  };

  gpt3_mux_fck: clock-gpt3-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt3_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <1>;
  };

  gpt4_mux_fck: clock-gpt4-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt4_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <2>;
  };

  gpt5_mux_fck: clock-gpt5-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt5_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <3>;
  };

  gpt6_mux_fck: clock-gpt6-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt6_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <4>;
  };

  gpt7_mux_fck: clock-gpt7-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt7_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <5>;
  };

  gpt8_mux_fck: clock-gpt8-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt8_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <6>;
  };

  gpt9_mux_fck: clock-gpt9-mux-fck {
   #clock-cells = <0>;
   compatible = "ti,composite-mux-clock";
   clock-output-names = "gpt9_mux_fck";
   clocks = <&omap_32k_fck>, <&sys_ck>;
   ti,bit-shift = <7>;
  };
 };

 gpt2_fck: gpt2_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt2_gate_fck>, <&gpt2_mux_fck>;
 };

 gpt3_fck: gpt3_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt3_gate_fck>, <&gpt3_mux_fck>;
 };

 gpt4_fck: gpt4_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt4_gate_fck>, <&gpt4_mux_fck>;
 };

 gpt5_fck: gpt5_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt5_gate_fck>, <&gpt5_mux_fck>;
 };

 gpt6_fck: gpt6_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt6_gate_fck>, <&gpt6_mux_fck>;
 };

 gpt7_fck: gpt7_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt7_gate_fck>, <&gpt7_mux_fck>;
 };

 gpt8_fck: gpt8_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt8_gate_fck>, <&gpt8_mux_fck>;
 };

 gpt9_fck: gpt9_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&gpt9_gate_fck>, <&gpt9_mux_fck>;
 };

 per_32k_alwon_fck: per_32k_alwon_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&omap_32k_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 per_l4_ick: per_l4_ick {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&l4_ick>;
  clock-mult = <1>;
  clock-div = <1>;
 };


 clock@1010 {
  compatible = "ti,clksel";
  reg = <0x1010>;
  #clock-cells = <2>;
  #address-cells = <0>;

  gpio6_ick: clock-gpio6-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpio6_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <17>;
  };

  gpio5_ick: clock-gpio5-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpio5_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <16>;
  };

  gpio4_ick: clock-gpio4-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpio4_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <15>;
  };

  gpio3_ick: clock-gpio3-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpio3_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <14>;
  };

  gpio2_ick: clock-gpio2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpio2_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <13>;
  };

  wdt3_ick: clock-wdt3-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "wdt3_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <12>;
  };

  uart3_ick: clock-uart3-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "uart3_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <11>;
  };

  uart4_ick: clock-uart4-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "uart4_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <18>;
  };

  gpt9_ick: clock-gpt9-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt9_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <10>;
  };

  gpt8_ick: clock-gpt8-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt8_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <9>;
  };

  gpt7_ick: clock-gpt7-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt7_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <8>;
  };

  gpt6_ick: clock-gpt6-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt6_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <7>;
  };

  gpt5_ick: clock-gpt5-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt5_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <6>;
  };

  gpt4_ick: clock-gpt4-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt4_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <5>;
  };

  gpt3_ick: clock-gpt3-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt3_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <4>;
  };

  gpt2_ick: clock-gpt2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "gpt2_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <3>;
  };

  mcbsp2_ick: clock-mcbsp2-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcbsp2_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <0>;
  };

  mcbsp3_ick: clock-mcbsp3-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcbsp3_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <1>;
  };

  mcbsp4_ick: clock-mcbsp4-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mcbsp4_ick";
   clocks = <&per_l4_ick>;
   ti,bit-shift = <2>;
  };
 };

 emu_src_ck: emu_src_ck {
  #clock-cells = <0>;
  compatible = "ti,clkdm-gate-clock";
  clocks = <&emu_src_mux_ck>;
 };

 secure_32k_fck: secure_32k_fck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <32768>;
 };

 gpt12_fck: gpt12_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&secure_32k_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 wdt1_fck: wdt1_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&secure_32k_fck>;
  clock-mult = <1>;
  clock-div = <1>;
 };
};

&cm_clockdomains {
 core_l3_clkdm: core_l3_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&sdrc_ick>;
 };

 dpll3_clkdm: dpll3_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&dpll3_ck>;
 };

 dpll1_clkdm: dpll1_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&dpll1_ck>;
 };

 per_clkdm: per_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&uart3_fck>, <&gpio6_dbck>, <&gpio5_dbck>,
    <&gpio4_dbck>, <&gpio3_dbck>, <&gpio2_dbck>,
    <&wdt3_fck>, <&gpio6_ick>, <&gpio5_ick>, <&gpio4_ick>,
    <&gpio3_ick>, <&gpio2_ick>, <&wdt3_ick>, <&uart3_ick>,
    <&uart4_ick>, <&gpt9_ick>, <&gpt8_ick>, <&gpt7_ick>,
    <&gpt6_ick>, <&gpt5_ick>, <&gpt4_ick>, <&gpt3_ick>,
    <&gpt2_ick>, <&mcbsp2_ick>, <&mcbsp3_ick>,
    <&mcbsp4_ick>;
 };

 emu_clkdm: emu_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&emu_src_ck>;
 };

 dpll4_clkdm: dpll4_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&dpll4_ck>;
 };

 wkup_clkdm: wkup_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&gpio1_dbck>, <&wdt2_fck>, <&wdt2_ick>, <&wdt1_ick>,
    <&gpio1_ick>, <&omap_32ksync_ick>, <&gpt12_ick>,
    <&gpt1_ick>;
 };

 dss_clkdm: dss_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&dss_tv_fck>, <&dss_96m_fck>, <&dss2_alwon_fck>;
 };

 core_l4_clkdm: core_l4_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
    <&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
    <&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
    <&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
    <&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
    <&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
    <&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
    <&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
    <&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>;
 };
};
# 1008 "arch/arm/boot/dts/omap3.dtsi" 2


&timer1_target {
 ti,no-reset-on-init;
 ti,no-idle;
 timer@0 {
  assigned-clocks = <&gpt1_fck>;
  assigned-clock-parents = <&omap_32k_fck>;
 };
};
# 9 "arch/arm/boot/dts/am3517.dtsi" 2


/delete-node/ &aes1_target;
/delete-node/ &aes2_target;

/ {
 aliases {
  serial3 = &uart4;
  can = &hecc;
 };

 cpus {
  cpu: cpu@0 {

   operating-points-v2 = <&cpu0_opp_table>;

   clock-latency = <300000>;
  };
 };

 cpu0_opp_table: opp-table {
  compatible = "operating-points-v2-ti-cpu";
  syscon = <&scm_conf>;





  opp50-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <1200000>;
   opp-supported-hw = <0xffffffff 0xffffffff>;
   opp-suspend;
  };

  opp100-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <1200000>;
   opp-supported-hw = <0xffffffff 0xffffffff>;
  };
 };

 ocp@68000000 {
  am35x_otg_hs: am35x_otg_hs@5c040000 {
   compatible = "ti,omap3-musb";
   ti,hwmods = "am35x_otg_hs";
   status = "disabled";
   reg = <0x5c040000 0x1000>;
   interrupts = <71>;
   interrupt-names = "mc";
  };

  davinci_emac: ethernet@5c000000 {
   compatible = "ti,am3517-emac";
   ti,hwmods = "davinci_emac";
   status = "disabled";
   reg = <0x5c000000 0x30000>;
   interrupts = <67 68 69 70>;
   syscon = <&scm_conf>;
   ti,davinci-ctrl-reg-offset = <0x10000>;
   ti,davinci-ctrl-mod-reg-offset = <0>;
   ti,davinci-ctrl-ram-offset = <0x20000>;
   ti,davinci-ctrl-ram-size = <0x2000>;
   ti,davinci-rmii-en = /bits/ 8 <1>;
   local-mac-address = [ 00 00 00 00 00 00 ];
   clocks = <&emac_ick>;
   clock-names = "ick";
  };

  davinci_mdio: mdio@5c030000 {
   compatible = "ti,davinci_mdio";
   ti,hwmods = "davinci_mdio";
   status = "disabled";
   reg = <0x5c030000 0x1000>;
   bus_freq = <1000000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&emac_fck>;
   clock-names = "fck";
  };

  uart4: serial@4809e000 {
   compatible = "ti,omap3-uart";
   ti,hwmods = "uart4";
   status = "disabled";
   reg = <0x4809e000 0x400>;
   interrupts = <84>;
   dmas = <&sdma 55 &sdma 54>;
   dma-names = "tx", "rx";
   clock-frequency = <48000000>;
  };

  omap3_pmx_core2: pinmux@480025d8 {
   compatible = "ti,omap3-padconf", "pinctrl-single";
   reg = <0x480025d8 0x24>;
   #address-cells = <1>;
   #size-cells = <0>;
   #pinctrl-cells = <1>;
   #interrupt-cells = <1>;
   interrupt-controller;
   pinctrl-single,register-width = <16>;
   pinctrl-single,function-mask = <0xff1f>;
  };

  hecc: can@5c050000 {
   compatible = "ti,am3517-hecc";
   status = "disabled";
   reg = <0x5c050000 0x80>,
         <0x5c053000 0x180>,
         <0x5c052000 0x200>;
   reg-names = "hecc", "hecc-ram", "mbx";
   interrupts = <24>;
   clocks = <&hecc_ck>;
  };
# 132 "arch/arm/boot/dts/am3517.dtsi"
  sgx_module: target-module@50000000 {
   compatible = "ti,sysc-omap2", "ti,sysc";
   reg = <0x50000014 0x4>;
   reg-names = "rev";
   clocks = <&sgx_fck>, <&sgx_ick>;
   clock-names = "fck", "ick";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x50000000 0x4000>;





  };
 };
};


&rng_target {
 status = "disabled";
 /delete-property/ clocks;
};


&usb_otg_hs {
 status = "disabled";
};

&iva {
 status = "disabled";
};

&mailbox {
 status = "disabled";
};

&mmu_isp {
 status = "disabled";
};

# 1 "arch/arm/boot/dts/am35xx-clocks.dtsi" 1






&scm_clocks {
 emac_ick: emac_ick@32c {
  #clock-cells = <0>;
  compatible = "ti,am35xx-gate-clock";
  clocks = <&ipss_ick>;
  reg = <0x032c>;
  ti,bit-shift = <1>;
 };

 emac_fck: emac_fck@32c {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&rmii_ck>;
  reg = <0x032c>;
  ti,bit-shift = <9>;
 };

 vpfe_ick: vpfe_ick@32c {
  #clock-cells = <0>;
  compatible = "ti,am35xx-gate-clock";
  clocks = <&ipss_ick>;
  reg = <0x032c>;
  ti,bit-shift = <2>;
 };

 vpfe_fck: vpfe_fck@32c {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&pclk_ck>;
  reg = <0x032c>;
  ti,bit-shift = <10>;
 };

 hsotgusb_ick_am35xx: hsotgusb_ick_am35xx@32c {
  #clock-cells = <0>;
  compatible = "ti,am35xx-gate-clock";
  clocks = <&ipss_ick>;
  reg = <0x032c>;
  ti,bit-shift = <0>;
 };

 hsotgusb_fck_am35xx: hsotgusb_fck_am35xx@32c {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&sys_ck>;
  reg = <0x032c>;
  ti,bit-shift = <8>;
 };

 hecc_ck: hecc_ck@32c {
  #clock-cells = <0>;
  compatible = "ti,am35xx-gate-clock";
  clocks = <&sys_ck>;
  reg = <0x032c>;
  ti,bit-shift = <3>;
 };
};
&cm_clocks {
 clock@a10 {
  compatible = "ti,clksel";
  reg = <0xa10>;
  #clock-cells = <2>;
  #address-cells = <0>;

  ipss_ick: clock-ipss-ick {
   #clock-cells = <0>;
   compatible = "ti,am35xx-interface-clock";
   clock-output-names = "ipss_ick";
   clocks = <&core_l3_ick>;
   ti,bit-shift = <4>;
  };

  uart4_ick_am35xx: clock-uart4-ick-am35xx {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "uart4_ick_am35xx";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <23>;
  };
 };

 rmii_ck: rmii_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <50000000>;
 };

 pclk_ck: pclk_ck {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <27000000>;
 };

 clock@a00 {
  compatible = "ti,clksel";
  reg = <0xa00>;
  #clock-cells = <2>;
  #address-cells = <0>;

  uart4_fck_am35xx: clock-uart4-fck-am35xx {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "uart4_fck_am35xx";
   clocks = <&core_48m_fck>;
   ti,bit-shift = <23>;
  };
 };
};

&cm_clockdomains {
 core_l3_clkdm: core_l3_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&sdrc_ick>, <&ipss_ick>, <&emac_ick>, <&vpfe_ick>,
    <&hsotgusb_ick_am35xx>, <&hsotgusb_fck_am35xx>,
    <&hecc_ck>;
 };

 core_l4_clkdm: core_l4_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&cpefuse_fck>, <&ts_fck>, <&usbtll_fck>,
    <&usbtll_ick>, <&mmchs3_ick>, <&mmchs3_fck>,
    <&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
    <&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
    <&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
    <&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
    <&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
    <&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
    <&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
    <&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
    <&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>,
    <&uart4_ick_am35xx>, <&uart4_fck_am35xx>;
 };
};
# 174 "arch/arm/boot/dts/am3517.dtsi" 2
# 1 "arch/arm/boot/dts/omap36xx-am35xx-omap3430es2plus-clocks.dtsi" 1






&prm_clocks {
 corex2_d3_fck: corex2_d3_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&corex2_fck>;
  clock-mult = <1>;
  clock-div = <3>;
 };

 corex2_d5_fck: corex2_d5_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&corex2_fck>;
  clock-mult = <1>;
  clock-div = <5>;
 };
};
&cm_clocks {
 dpll5_ck: dpll5_ck@d04 {
  #clock-cells = <0>;
  compatible = "ti,omap3-dpll-clock";
  clocks = <&sys_ck>, <&sys_ck>;
  reg = <0x0d04>, <0x0d24>, <0x0d4c>, <0x0d34>;
  ti,low-power-stop;
  ti,lock;
 };

 dpll5_m2_ck: dpll5_m2_ck@d50 {
  #clock-cells = <0>;
  compatible = "ti,divider-clock";
  clocks = <&dpll5_ck>;
  ti,max-div = <31>;
  reg = <0x0d50>;
  ti,index-starts-at-one;
 };

 sgx_gate_fck: sgx_gate_fck@b00 {
  #clock-cells = <0>;
  compatible = "ti,composite-gate-clock";
  clocks = <&core_ck>;
  ti,bit-shift = <1>;
  reg = <0x0b00>;
 };

 core_d3_ck: core_d3_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&core_ck>;
  clock-mult = <1>;
  clock-div = <3>;
 };

 core_d4_ck: core_d4_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&core_ck>;
  clock-mult = <1>;
  clock-div = <4>;
 };

 core_d6_ck: core_d6_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&core_ck>;
  clock-mult = <1>;
  clock-div = <6>;
 };

 omap_192m_alwon_fck: omap_192m_alwon_fck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&dpll4_m2x2_ck>;
  clock-mult = <1>;
  clock-div = <1>;
 };

 core_d2_ck: core_d2_ck {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&core_ck>;
  clock-mult = <1>;
  clock-div = <2>;
 };

 sgx_mux_fck: sgx_mux_fck@b40 {
  #clock-cells = <0>;
  compatible = "ti,composite-mux-clock";
  clocks = <&core_d3_ck>, <&core_d4_ck>, <&core_d6_ck>, <&cm_96m_fck>, <&omap_192m_alwon_fck>, <&core_d2_ck>, <&corex2_d3_fck>, <&corex2_d5_fck>;
  reg = <0x0b40>;
 };

 sgx_fck: sgx_fck {
  #clock-cells = <0>;
  compatible = "ti,composite-clock";
  clocks = <&sgx_gate_fck>, <&sgx_mux_fck>;
 };

 sgx_ick: sgx_ick@b10 {
  #clock-cells = <0>;
  compatible = "ti,wait-gate-clock";
  clocks = <&l3_ick>;
  reg = <0x0b10>;
  ti,bit-shift = <0>;
 };

 cpefuse_fck: cpefuse_fck@a08 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&sys_ck>;
  reg = <0x0a08>;
  ti,bit-shift = <0>;
 };

 ts_fck: ts_fck@a08 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&omap_32k_fck>;
  reg = <0x0a08>;
  ti,bit-shift = <1>;
 };

 usbtll_fck: usbtll_fck@a08 {
  #clock-cells = <0>;
  compatible = "ti,wait-gate-clock";
  clocks = <&dpll5_m2_ck>;
  reg = <0x0a08>;
  ti,bit-shift = <2>;
 };


 clock@a18 {
  compatible = "ti,clksel";
  reg = <0xa18>;
  #clock-cells = <2>;
  #address-cells = <0>;

  usbtll_ick: clock-usbtll-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "usbtll_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <2>;
  };
 };

 clock@a10 {
  compatible = "ti,clksel";
  reg = <0xa10>;
  #clock-cells = <2>;
  #address-cells = <0>;

  mmchs3_ick: clock-mmchs3-ick {
   #clock-cells = <0>;
   compatible = "ti,omap3-interface-clock";
   clock-output-names = "mmchs3_ick";
   clocks = <&core_l4_ick>;
   ti,bit-shift = <30>;
  };
 };

 clock@a00 {
  compatible = "ti,clksel";
  reg = <0xa00>;
  #clock-cells = <2>;
  #address-cells = <0>;

  mmchs3_fck: clock-mmchs3-fck {
   #clock-cells = <0>;
   compatible = "ti,wait-gate-clock";
   clock-output-names = "mmchs3_fck";
   clocks = <&core_96m_fck>;
   ti,bit-shift = <30>;
  };
 };

 clock@e00 {
  compatible = "ti,clksel";
  reg = <0xe00>;
  #clock-cells = <2>;
  #address-cells = <0>;

  dss1_alwon_fck: clock-dss1-alwon-fck-3430es2 {
   #clock-cells = <0>;
   compatible = "ti,dss-gate-clock";
   clock-output-names = "dss1_alwon_fck_3430es2";
   clocks = <&dpll4_m4x2_ck>;
   ti,bit-shift = <0>;
   ti,set-rate-parent;
  };
 };

 dss_ick: dss_ick_3430es2@e10 {
  #clock-cells = <0>;
  compatible = "ti,omap3-dss-interface-clock";
  clocks = <&l4_ick>;
  reg = <0x0e10>;
  ti,bit-shift = <0>;
 };

 usbhost_120m_fck: usbhost_120m_fck@1400 {
  #clock-cells = <0>;
  compatible = "ti,gate-clock";
  clocks = <&dpll5_m2_ck>;
  reg = <0x1400>;
  ti,bit-shift = <1>;
 };

 usbhost_48m_fck: usbhost_48m_fck@1400 {
  #clock-cells = <0>;
  compatible = "ti,dss-gate-clock";
  clocks = <&omap_48m_fck>;
  reg = <0x1400>;
  ti,bit-shift = <0>;
 };

 usbhost_ick: usbhost_ick@1410 {
  #clock-cells = <0>;
  compatible = "ti,omap3-dss-interface-clock";
  clocks = <&l4_ick>;
  reg = <0x1410>;
  ti,bit-shift = <0>;
 };
};

&cm_clockdomains {
 dpll5_clkdm: dpll5_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&dpll5_ck>;
 };

 sgx_clkdm: sgx_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&sgx_ick>;
 };

 dss_clkdm: dss_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&dss_tv_fck>, <&dss_96m_fck>, <&dss2_alwon_fck>,
    <&dss1_alwon_fck>, <&dss_ick>;
 };

 core_l4_clkdm: core_l4_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&mmchs2_fck>, <&mmchs1_fck>, <&i2c3_fck>, <&i2c2_fck>,
    <&i2c1_fck>, <&mcspi4_fck>, <&mcspi3_fck>,
    <&mcspi2_fck>, <&mcspi1_fck>, <&uart2_fck>,
    <&uart1_fck>, <&hdq_fck>, <&mmchs2_ick>, <&mmchs1_ick>,
    <&hdq_ick>, <&mcspi4_ick>, <&mcspi3_ick>,
    <&mcspi2_ick>, <&mcspi1_ick>, <&i2c3_ick>, <&i2c2_ick>,
    <&i2c1_ick>, <&uart2_ick>, <&uart1_ick>, <&gpt11_ick>,
    <&gpt10_ick>, <&mcbsp5_ick>, <&mcbsp1_ick>,
    <&omapctrl_ick>, <&aes2_ick>, <&sha12_ick>,
    <&cpefuse_fck>, <&ts_fck>, <&usbtll_fck>,
    <&usbtll_ick>, <&mmchs3_ick>, <&mmchs3_fck>;
 };

 usbhost_clkdm: usbhost_clkdm {
  compatible = "ti,clockdomain";
  clocks = <&usbhost_120m_fck>, <&usbhost_48m_fck>,
    <&usbhost_ick>;
 };
};
# 175 "arch/arm/boot/dts/am3517.dtsi" 2


&timer1_target {
 ti,no-reset-on-init;
 ti,no-idle;
 timer@0 {
  assigned-clocks = <&gpt1_fck>;
  assigned-clock-parents = <&sys_ck>;
 };
};


&timer2_target {
 ti,no-reset-on-init;
 ti,no-idle;
 timer@0 {
  assigned-clocks = <&gpt2_fck>;
  assigned-clock-parents = <&sys_ck>;
 };
};
# 8 "arch/arm/boot/dts/omap3-cm-t3517.dts" 2
# 1 "arch/arm/boot/dts/omap3-cm-t3x.dtsi" 1





/ {

 memory@80000000 {
  device_type = "memory";
  reg = <0x80000000 0x10000000>;
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&green_led_pins>;
  ledb {
   label = "cm-t3x:green";
   gpios = <&gpio6 26 0>;
   linux,default-trigger = "heartbeat";
  };
 };


 hsusb1_power: hsusb1_power_reg {
  compatible = "regulator-fixed";
  regulator-name = "hsusb1_vbus";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  startup-delay-us = <70000>;
 };


 hsusb2_power: hsusb2_power_reg {
  compatible = "regulator-fixed";
  regulator-name = "hsusb2_vbus";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  startup-delay-us = <70000>;
 };


 hsusb1_phy: hsusb1_phy {
  compatible = "usb-nop-xceiv";
  vcc-supply = <&hsusb1_power>;
  #phy-cells = <0>;
 };


 hsusb2_phy: hsusb2_phy {
  compatible = "usb-nop-xceiv";
  vcc-supply = <&hsusb2_power>;
  #phy-cells = <0>;
 };

 ads7846reg: ads7846-reg {
  compatible = "regulator-fixed";
  regulator-name = "ads7846-reg";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 tv0: svideo-connector {
  compatible = "svideo-connector";
  label = "tv";

  port {
   tv_connector_in: endpoint {
    remote-endpoint = <&venc_out>;
   };
  };
 };
};

&omap3_pmx_core {

 uart3_pins: pinmux_uart3_pins {
  pinctrl-single,pins = <
   ((((0x219e)) & 0xffff) - (0x2030)) ((1 << 8) | 0)
   ((((0x21a0)) & 0xffff) - (0x2030)) (0 | 0)
  >;
 };

 mmc1_pins: pinmux_mmc1_pins {
  pinctrl-single,pins = <
   ((((0x2144)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x2146)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x2148)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x214a)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x214c)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x214e)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 green_led_pins: pinmux_green_led_pins {
  pinctrl-single,pins = <
   ((((0x21e2)) & 0xffff) - (0x2030)) (0 | 4)
  >;
 };

 dss_dpi_pins_common: pinmux_dss_dpi_pins_common {
  pinctrl-single,pins = <
   ((((0x20d4)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20d6)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20d8)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20da)) & 0xffff) - (0x2030)) (0 | 0)

   ((((0x20e8)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20ea)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20ec)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20ee)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20f0)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20f2)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20f4)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20f6)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20f8)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20fa)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20fc)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20fe)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x2100)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x2102)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x2104)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x2106)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x2108)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x210a)) & 0xffff) - (0x2030)) (0 | 0)
  >;
 };

 dss_dpi_pins_cm_t35x: pinmux_dss_dpi_pins_cm_t35x {
  pinctrl-single,pins = <
   ((((0x20dc)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20de)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20e0)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20e2)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20e4)) & 0xffff) - (0x2030)) (0 | 0)
   ((((0x20e6)) & 0xffff) - (0x2030)) (0 | 0)
  >;
 };

 ads7846_pins: pinmux_ads7846_pins {
  pinctrl-single,pins = <
   ((((0x20ba)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 4)
  >;
 };

 mcspi1_pins: pinmux_mcspi1_pins {
  pinctrl-single,pins = <
   ((((0x21c8)) & 0xffff) - (0x2030)) ((1 << 8) | 0)
   ((((0x21ca)) & 0xffff) - (0x2030)) ((1 << 8) | 0)
   ((((0x21cc)) & 0xffff) - (0x2030)) ((1 << 8) | 0)
   ((((0x21ce)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8)) | 0)
  >;
 };

 i2c1_pins: pinmux_i2c1_pins {
  pinctrl-single,pins = <
   ((((0x21ba)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x21bc)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 mcbsp2_pins: pinmux_mcbsp2_pins {
  pinctrl-single,pins = <
   ((((0x213c)) & 0xffff) - (0x2030)) ((1 << 8) | 0)
   ((((0x213e)) & 0xffff) - (0x2030)) ((1 << 8) | 0)
   ((((0x2140)) & 0xffff) - (0x2030)) ((1 << 8) | 0)
   ((((0x2142)) & 0xffff) - (0x2030)) (0 | 0)
  >;
 };
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart3_pins>;
};

&mmc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc1_pins>;
 bus-width = <4>;
};

&mmc3 {
 status = "disabled";
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins>;

 clock-frequency = <400000>;

 at24@50 {
  compatible = "atmel,24c02";
  pagesize = <16>;
  reg = <0x50>;
 };
};

&i2c3 {
 clock-frequency = <400000>;
};

&usbhshost {
 port1-mode = "ehci-phy";
 port2-mode = "ehci-phy";
};

&usbhsehci {
 phys = <&hsusb1_phy &hsusb2_phy>;
};

&mcspi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcspi1_pins>;


 ads7846@0 {
  pinctrl-names = "default";
  pinctrl-0 = <&ads7846_pins>;

  compatible = "ti,ads7846";
  vcc-supply = <&ads7846reg>;

  reg = <0>;
  spi-max-frequency = <1500000>;

  interrupt-parent = <&gpio2>;
  interrupts = <25 0>;
  pendown-gpio = <&gpio2 25 1>;

  ti,x-min = /bits/ 16 <0x0>;
  ti,x-max = /bits/ 16 <0x0fff>;
  ti,y-min = /bits/ 16 <0x0>;
  ti,y-max = /bits/ 16 <0x0fff>;

  ti,x-plate-ohms = /bits/ 16 <180>;
  ti,pressure-max = /bits/ 16 <255>;

  ti,debounce-max = /bits/ 16 <30>;
  ti,debounce-tol = /bits/ 16 <10>;
  ti,debounce-rep = /bits/ 16 <1>;

  wakeup-source;
 };
};

&venc {
 status = "okay";

 port {
  venc_out: endpoint {
   remote-endpoint = <&tv_connector_in>;
   ti,channels = <2>;
  };
 };
};

&mcbsp2 {
 status = "okay";

 pinctrl-names = "default";
 pinctrl-0 = <&mcbsp2_pins>;
};

&gpmc {
 ranges = <0 0 0x30000000 0x01000000>;

 nand@0,0 {
  compatible = "ti,omap2-nand";
  reg = <0 0 4>;
  interrupt-parent = <&gpmc>;
  interrupts = <0 0>,
        <1 0>;
  nand-bus-width = <8>;
  gpmc,device-width = <1>;
  ti,nand-ecc-opt = "sw";

  gpmc,cs-on-ns = <0>;
  gpmc,cs-rd-off-ns = <120>;
  gpmc,cs-wr-off-ns = <120>;

  gpmc,adv-on-ns = <0>;
  gpmc,adv-rd-off-ns = <120>;
  gpmc,adv-wr-off-ns = <120>;

  gpmc,we-on-ns = <6>;
  gpmc,we-off-ns = <90>;

  gpmc,oe-on-ns = <6>;
  gpmc,oe-off-ns = <90>;

  gpmc,page-burst-access-ns = <6>;
  gpmc,access-ns = <72>;
  gpmc,cycle2cycle-delay-ns = <60>;

  gpmc,rd-cycle-ns = <120>;
  gpmc,wr-cycle-ns = <120>;
  gpmc,wr-access-ns = <186>;
  gpmc,wr-data-mux-bus-ns = <90>;

  #address-cells = <1>;
  #size-cells = <1>;

  partition@0 {
   label = "xloader";
   reg = <0 0x80000>;
  };
  partition@80000 {
   label = "uboot";
   reg = <0x80000 0x1e0000>;
  };
  partition@260000 {
   label = "uboot environment";
   reg = <0x260000 0x40000>;
  };
  partition@2a0000 {
   label = "linux";
   reg = <0x2a0000 0x400000>;
  };
  partition@6a0000 {
   label = "rootfs";
   reg = <0x6a0000 0x1f880000>;
  };
 };
};
# 9 "arch/arm/boot/dts/omap3-cm-t3517.dts" 2

/ {
 model = "CompuLab CM-T3517";
 compatible = "compulab,omap3-cm-t3517", "ti,am3517", "ti,omap3";

 vmmc: regulator-vmmc {
                compatible = "regulator-fixed";
                regulator-name = "vmmc";
                regulator-min-microvolt = <3300000>;
                regulator-max-microvolt = <3300000>;
        };

 wl12xx_vmmc2: wl12xx_vmmc2 {
  compatible = "regulator-fixed";
  regulator-name = "vw1271";
  pinctrl-names = "default";
  pinctrl-0 = <
    &wl12xx_wkup_pins
    &wl12xx_core_pins
       >;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  gpio = <&gpio1 6 0 >;
  startup-delay-us = <20000>;
  enable-active-high;
 };

 wl12xx_vaux2: wl12xx_vaux2 {
  compatible = "regulator-fixed";
  regulator-name = "vwl1271_vaux2";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };
};

&omap3_pmx_wkup {

 wl12xx_wkup_pins: pinmux_wl12xx_wkup_pins {
  pinctrl-single,pins = <
   ((((0x2a0e)) & 0xffff) - (0x2a00)) (0 | 4)
   ((((0x2a12)) & 0xffff) - (0x2a00)) (0 | 4)
  >;
 };
};

&omap3_pmx_core {

 phy1_reset_pins: pinmux_hsusb1_phy_reset_pins {
  pinctrl-single,pins = <
   ((((0x2178)) & 0xffff) - (0x2030)) (0 | 4)
  >;
 };

 phy2_reset_pins: pinmux_hsusb2_phy_reset_pins {
  pinctrl-single,pins = <
   ((((0x217a)) & 0xffff) - (0x2030)) (0 | 4)
  >;
 };

 otg_drv_vbus: pinmux_otg_drv_vbus {
  pinctrl-single,pins = <
   ((((0x2210)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8)) | 0)
  >;
 };

 mmc2_pins: pinmux_mmc2_pins {
  pinctrl-single,pins = <
   ((((0x2158)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x215a)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x215c)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x215e)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x2160)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
   ((((0x2162)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 0)
  >;
 };

 wl12xx_core_pins: pinmux_wl12xx_core_pins {
  pinctrl-single,pins = <
   ((((0x20b8)) & 0xffff) - (0x2030)) (0 | 4)
   ((((0x2176)) & 0xffff) - (0x2030)) (((1 << 3) | (1 << 8) | (1 << 4)) | 4)
  >;
 };

 usb_hub_pins: pinmux_usb_hub_pins {
  pinctrl-single,pins = <
   ((((0x2184)) & 0xffff) - (0x2030)) (0 | 4)
  >;
 };
};

&hsusb1_phy {
 pinctrl-names = "default";
 pinctrl-0 = <&phy1_reset_pins>;
 reset-gpios = <&gpio5 18 1>;
};

&hsusb2_phy {
 pinctrl-names = "default";
 pinctrl-0 = <&phy2_reset_pins>;
 reset-gpios = <&gpio5 19 1>;
};

&davinci_emac {
 status = "okay";
};

&davinci_mdio {
 status = "okay";
};

&am35x_otg_hs {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&otg_drv_vbus>;
};

&mmc1 {
 vmmc-supply = <&vmmc>;
};

&mmc2 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc2_pins>;
 vmmc-supply = <&wl12xx_vmmc2>;
 vqmmc-supply = <&wl12xx_vaux2>;
 non-removable;
 bus-width = <4>;
 cap-power-off-card;

 #address-cells = <1>;
 #size-cells = <0>;
 wlcore: wlcore@2 {
  compatible = "ti,wl1271";
  reg = <2>;
  interrupt-parent = <&gpio5>;
  interrupts = <17 1>;
  ref-clock-frequency = <38400000>;
 };
};

&dss {
 status = "okay";

 pinctrl-names = "default";
 pinctrl-0 = <
  &dss_dpi_pins_common
  &dss_dpi_pins_cm_t35x
 >;
};
