// Seed: 63476610
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3
);
endmodule
module module_1 #(
    parameter id_10 = 32'd42,
    parameter id_2  = 32'd64,
    parameter id_3  = 32'd97,
    parameter id_5  = 32'd7
) (
    output tri1 id_0,
    output supply1 id_1,
    output uwire _id_2,
    input tri1 _id_3,
    output supply0 id_4,
    input supply1 _id_5,
    input tri0 id_6#(
        ._id_10(1),
        .id_11 (1)
    ) [id_2 : -1]
    , id_12,
    output supply0 id_7[-1 'h0 : "" *  id_10],
    output wire id_8
);
  wire [id_5 : id_3] id_13, id_14;
  assign id_4 = -1;
  logic id_15;
  ;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
