
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.83 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/ntt.cpp
solution file add ./src/ntt_tb.cpp -exclude true
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/stockham_DIT/catapult.log"
/INPUTFILES/1
/INPUTFILES/2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go analyze
Pragma 'hls_design<>' detected on routine 'modulo_dev' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'stockham_DIT.v1': elapsed time 2.91 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 104, Real ops = 26, Vars = 48 (SOL-21)
Loop '/stockham_DIT/core/OUTER_LOOP' iterated at most 9 times. (LOOP-2)
Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
INOUT port 'twiddle' is only used as an input. (OPT-10)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v1' (SOL-8)
Found design routine 'modulo_dev' specified by directive (CIN-52)
Generating synthesis internal form... (CIN-3)
/DSP_EXTRACTION yes
directive set DSP_EXTRACTION yes
go compile
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Optimizing block '/stockham_DIT' ... (CIN-4)
Optimizing block '/stockham_DIT/modulo_dev' ... (CIN-4)
Synthesizing routine 'stockham_DIT' (CIN-13)
Found top design routine 'stockham_DIT' specified by directive (CIN-52)
Synthesizing routine 'modulo_dev' (CIN-13)
Inlining routine 'stockham_DIT' (CIN-14)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/stockham_DIT/Catapult/stockham_DIT.v1/CDesignChecker/design_checker.sh'
Design 'stockham_DIT' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 104, Real ops = 26, Vars = 48 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v1': elapsed time 0.75 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
solution library remove *
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v1' (SOL-8)
go libraries
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 105, Real ops = 26, Vars = 49 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v1': elapsed time 0.28 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set SCHED_USE_MULTICYCLE true
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v1' (SOL-8)
go memories

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 171, Real ops = 39, Vars = 64 (SOL-21)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v2': elapsed time 1.35 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
directive set /stockham_DIT/twiddle:rsc -BLOCK_SIZE 512
/stockham_DIT/core/INNER_LOOP/UNROLL 2
directive set /stockham_DIT/core/INNER_LOOP -UNROLL 2
Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v2' (SOL-8)
/stockham_DIT/core/yt:rsc/INTERLEAVE 2
go extract
/stockham_DIT/core/yt:rsc/BLOCK_SIZE 512
Loop '/stockham_DIT/core/INNER_LOOP' is being partially unrolled 2 times. (LOOP-3)
directive set /stockham_DIT/core/yt:rsc -BLOCK_SIZE 512
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/stockham_DIT/Catapult/stockham_DIT.v2/CDesignChecker/design_checker.sh'
/stockham_DIT/twiddle:rsc/INTERLEAVE 2
directive set /stockham_DIT/twiddle:rsc -INTERLEAVE 2
/stockham_DIT/twiddle:rsc/BLOCK_SIZE 330
directive set /stockham_DIT/twiddle:rsc -BLOCK_SIZE 330
/stockham_DIT/xt:rsc/INTERLEAVE 2
directive set /stockham_DIT/xt:rsc -INTERLEAVE 2
/stockham_DIT/xt:rsc/BLOCK_SIZE 512
directive set /stockham_DIT/xt:rsc -BLOCK_SIZE 512
# Info: Branching solution 'stockham_DIT.v2' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/stockham_DIT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /stockham_DIT/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 1
/stockham_DIT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /stockham_DIT/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 0
/stockham_DIT/twiddle:rsc/BLOCK_SIZE 512
# Info: Design complexity at end of 'loops': Total ops = 114, Real ops = 26, Vars = 55 (SOL-21)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v1': elapsed time 0.03 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v1' (SOL-8)
Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 213, Real ops = 39, Vars = 78 (SOL-21)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v2': elapsed time 1.11 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Resource '/stockham_DIT/twiddle:rsc' split into 1 x 2 blocks (MEM-11)
I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
Memory Resource '/stockham_DIT/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
I/O-Port Resource '/stockham_DIT/modulo_dev/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Resource '/stockham_DIT/xt:rsc' split into 1 x 2 blocks (MEM-11)
I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v2' (SOL-8)
I/O-Port Resource '/stockham_DIT/modulo_dev/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
Memory Resource '/stockham_DIT/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
I/O-Port Resource '/stockham_DIT/modulo_dev/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Resource '/stockham_DIT/core/yt:rsc' split into 1 x 2 blocks (MEM-11)
I/O-Port Resource '/stockham_DIT/modulo_dev/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(1)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
Memory Resource '/stockham_DIT/core/yt:rsc(0)(0)' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 201, Real ops = 37, Vars = 69 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v2': elapsed time 21.89 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Module for CCORE 'modulo_dev' has been successfully synthesized (TD-4)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v2' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 382, Real ops = 87, Vars = 98 (SOL-21)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v2': elapsed time 0.61 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Design 'stockham_DIT' contains '87' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v2' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 382, Real ops = 87, Vars = 98 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'stockham_DIT.v2': elapsed time 0.67 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
# Info: Select qualified components for data operations ... (CRAAS-3)
Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (73 c-steps) (SCHD-7)
Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 168208, Area (Datapath, Register, Total) = 245589.49, 0.00, 245589.49 (CRAAS-11)
Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 168212 c-steps) (SCHD-8)
# Info: Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 170512, Area (Datapath, Register, Total) = 135563.11, 0.00, 135563.11 (CRAAS-12)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v2' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
At least one feasible schedule exists. (CRAAS-9)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 4331, Real ops = 65, Vars = 239 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'stockham_DIT.v2': elapsed time 8.80 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Global signal 'xt:rsc(0)(1).d' added to design 'stockham_DIT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).d' added to design 'stockham_DIT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).we' added to design 'stockham_DIT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).we' added to design 'stockham_DIT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).q' added to design 'stockham_DIT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(1).wadr' added to design 'stockham_DIT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).wadr' added to design 'stockham_DIT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).d' added to design 'stockham_DIT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(1).radr' added to design 'stockham_DIT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(1).q' added to design 'stockham_DIT' for component 'xt:rsc(0)(1)i' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'stockham_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'xt:rsc.triosy(0)(0).lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'g:rsc.triosy.lz' added to design 'stockham_DIT' for component 'g:rsc.triosy:obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'stockham_DIT.v2' (SOL-8)
Global signal 'twiddle:rsc(0)(1).q' added to design 'stockham_DIT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'p:rsc.dat' added to design 'stockham_DIT' for component 'p:rsci' (LIB-3)
Global signal 'twiddle:rsc(0)(0).radr' added to design 'stockham_DIT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
Global signal 'xt:rsc.triosy(0)(1).lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(1).radr' added to design 'stockham_DIT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(0).d' added to design 'stockham_DIT' for component 'yt:rsc(0)(0)i' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'yt:rsc(0)(0).we' added to design 'stockham_DIT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(1).clken' added to design 'stockham_DIT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'yt:rsc(0)(0).wadr' added to design 'stockham_DIT' for component 'yt:rsc(0)(0)i' (LIB-3)
# Warning: Input port 'g:rsc.dat' is never used. (OPT-4)
Global signal 'yt:rsc(0)(0).clken' added to design 'stockham_DIT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'g:rsc.dat' added to design 'stockham_DIT' for component 'g:rsci' (LIB-3)
Global signal 'yt:rsc(0)(0).radr' added to design 'stockham_DIT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(0).q' added to design 'stockham_DIT' for component 'yt:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).q' added to design 'stockham_DIT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(1).wadr' added to design 'stockham_DIT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'xt:rsc(0)(0).we' added to design 'stockham_DIT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'xt:rsc(0)(0).radr' added to design 'stockham_DIT' for component 'xt:rsc(0)(0)i' (LIB-3)
Global signal 'yt:rsc(0)(1).radr' added to design 'stockham_DIT' for component 'yt:rsc(0)(1)i' (LIB-3)
Global signal 'yt:rsc(0)(1).q' added to design 'stockham_DIT' for component 'yt:rsc(0)(1)i' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 1238, Real ops = 570, Vars = 254 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'stockham_DIT.v2': elapsed time 2.44 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Creating shared register 'INNER_LOOP-1:acc#5.itm' for variables 'INNER_LOOP-1:acc#5.itm, INNER_LOOP-2:acc#5.itm, INNER_LOOP:a#1.lpi#3.dfm, INNER_LOOP:a.lpi#3.dfm, tmp#2.sva#1' (4 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'stockham_DIT.v2' (SOL-8)
Creating shared register 'drf(y).smx.lpi#2' for variables 'drf(y).smx.lpi#2, drf(y).smx.lpi#3, drf(y).smx.lpi#3.dfm#1, INNER_LOOP:b#1.sva, tmp#6.sva#1' (4 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 1252, Real ops = 536, Vars = 1037 (SOL-21)
# Info: Completed transformation 'instance' on solution 'stockham_DIT.v2': elapsed time 1.76 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'stockham_DIT.v2' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 1230, Real ops = 533, Vars = 253 (SOL-21)
# Info: Completed transformation 'extract' on solution 'stockham_DIT.v2': elapsed time 9.01 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc(0)(1). Defaulting to 'clk'
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/stockham_DIT/Catapult/stockham_DIT.v2/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Add dependent file: ./rtl.v
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc(0)(1). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc(0)(0). Defaulting to 'clk'
order file name is: rtl.v_order.txt
generate concat
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc(0)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc(0)(1). Defaulting to 'clk'
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
Add dependent file: ../td_ccore_solutions/modulo_dev_2380ef21e33d4c1f7760546e8685e2f561ff_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc(0)(1). Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Report written to file 'rtl.rpt'
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Info: Starting transformation 'extract' on solution 'stockham_DIT.v2' (SOL-8)
Add dependent file: ../td_ccore_solutions/modulo_dev_2380ef21e33d4c1f7760546e8685e2f561ff_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/stockham_DIT/Catapult/stockham_DIT.v2/concat_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/stockham_DIT/Catapult/stockham_DIT.v2/concat_sim_rtl.vhdl
Netlist written to file 'rtl.vhdl' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Generating scverify_top.cpp ()
Add dependent file: ../td_ccore_solutions/modulo_dev_2380ef21e33d4c1f7760546e8685e2f561ff_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc(0)(0). Defaulting to 'clk'
Add dependent file: ../td_ccore_solutions/modulo_dev_2380ef21e33d4c1f7760546e8685e2f561ff_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/stockham_DIT/Catapult/stockham_DIT.v2/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc(0)(0). Defaulting to 'clk'
order file name is: rtl.v_order_sim.txt
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
