$date
	Mon Feb 20 16:28:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB1 $end
$var wire 4 ! leds [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % clk_en $end
$var wire 4 & gray_out [3:0] $end
$var wire 1 ' rst $end
$var reg 4 ( bcount [3:0] $end
$var reg 4 ) state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
1'
b0 &
1%
1$
1#
1"
b0 !
$end
#5000
0"
0$
0#
0'
#10000
b1 (
1"
1$
#15000
0"
0$
#20000
b1 )
b1 !
b1 &
b10 (
1"
1$
#25000
0"
0$
#30000
b11 )
b11 !
b11 &
b11 (
1"
1$
#35000
0"
0$
#40000
b10 )
b10 !
b10 &
b100 (
1"
1$
#45000
0"
0$
#50000
b110 )
b110 !
b110 &
b101 (
1"
1$
#55000
0"
0$
#60000
b111 )
b111 !
b111 &
b110 (
1"
1$
#65000
0"
0$
#70000
b101 )
b101 !
b101 &
b111 (
1"
1$
#75000
0"
0$
#80000
b100 )
b100 !
b100 &
b1000 (
1"
1$
#85000
0"
0$
#90000
b1100 )
b1100 !
b1100 &
b1001 (
1"
1$
#95000
0"
0$
#100000
b1101 )
b1101 !
b1101 &
b1010 (
1"
1$
#105000
0"
0$
#110000
b1111 )
b1111 !
b1111 &
b1011 (
1"
1$
#115000
0"
0$
#120000
b1110 )
b1110 !
b1110 &
b1100 (
1"
1$
#125000
0"
0$
#130000
b1010 )
b1010 !
b1010 &
b1101 (
1"
1$
#135000
0"
0$
#140000
b1011 )
b1011 !
b1011 &
b1110 (
1"
1$
#145000
0"
0$
#150000
b1001 )
b1001 !
b1001 &
b1111 (
1"
1$
#155000
0"
0$
#160000
b1000 )
b1000 !
b1000 &
b0 (
1"
1$
#165000
0"
0$
#170000
b0 )
b0 !
b0 &
b1 (
1"
1$
#175000
0"
0$
#180000
b1 )
b1 !
b1 &
b10 (
1"
1$
#185000
0"
0$
#190000
b11 )
b11 !
b11 &
b11 (
1"
1$
#195000
0"
0$
#200000
b10 )
b10 !
b10 &
b100 (
1"
1$
#205000
0"
0$
#210000
b110 )
b110 !
b110 &
b101 (
1"
1$
#215000
0"
0$
#220000
b111 )
b111 !
b111 &
b110 (
1"
1$
#225000
0"
0$
#230000
b101 )
b101 !
b101 &
b111 (
1"
1$
#235000
0"
0$
#240000
b100 )
b100 !
b100 &
b1000 (
1"
1$
#245000
0"
0$
#250000
b1100 )
b1100 !
b1100 &
b1001 (
1"
1$
#255000
0"
0$
#260000
b1101 )
b1101 !
b1101 &
b1010 (
1"
1$
#265000
0"
0$
#270000
b1111 )
b1111 !
b1111 &
b1011 (
1"
1$
#275000
0"
0$
#280000
b1110 )
b1110 !
b1110 &
b1100 (
1"
1$
#285000
0"
0$
#290000
b1010 )
b1010 !
b1010 &
b1101 (
1"
1$
#295000
0"
0$
#300000
b1011 )
b1011 !
b1011 &
b1110 (
1"
1$
#305000
0"
0$
#310000
b1001 )
b1001 !
b1001 &
b1111 (
1"
1$
#315000
0"
0$
#320000
b1000 )
b1000 !
b1000 &
b0 (
1"
1$
#325000
0"
0$
#330000
b0 )
b0 !
b0 &
b1 (
1"
1$
