{"top":"global.absolute",
"namespaces":{
  "global":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      },
      "IO":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "modparams":{"mode":"String"}
      },
      "MEM":{
        "type":["Record",[
          ["configs",["Array",2413,"BitIn"]],
          ["chain_data_in_0",["Array",16,"BitIn"]],
          ["chain_data_in_1",["Array",16,"BitIn"]],
          ["flush","BitIn"],
          ["config_read","BitIn"],
          ["ren_in_0","BitIn"],
          ["ren_in_1","BitIn"],
          ["config_en",["Array",2,"BitIn"]],
          ["config_write","BitIn"],
          ["config_data_in",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["wen_in",["Array",2,"BitIn"]],
          ["config_addr_in",["Array",8,"BitIn"]],
          ["addr_in_0",["Array",16,"BitIn"]],
          ["addr_in_1",["Array",16,"BitIn"]],
          ["data_in_0",["Array",16,"BitIn"]],
          ["data_in_1",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4",["Array",16,"Bit"]],
          ["O5","Bit"],
          ["O6","Bit"],
          ["O7","Bit"],
          ["O8",["Array",32,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "absolute":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_0",["Array",16,"Bit"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[4096],"write_data_starting_addr":[0],"write_data_stride":[1]}}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[4096],"read_data_starting_addr":[0],"read_data_stride":[1]}}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$abs_274$is_pos_i2141_i1575":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil$inner_compute$abs_274$mult_i2139_i1461":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2142_i1269":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$mult_i2145_i1461":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2144_i440":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f0000080014"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001ff3800004000090012"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.O0","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_0","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.in"],
          ["op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.data1","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.O2","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.out"],
          ["self.reset","io1in_reset.in"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2142_i1269.bit0","op_hcompute_hw_output_stencil$inner_compute$abs_274$is_pos_i2141_i1575.O1"],
          ["op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","op_hcompute_hw_output_stencil$inner_compute$abs_274$is_pos_i2141_i1575.data0"],
          ["op_hcompute_hw_output_stencil$inner_compute$c5.out","op_hcompute_hw_output_stencil$inner_compute$abs_274$is_pos_i2141_i1575.inst"],
          ["op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2142_i1269.data1","op_hcompute_hw_output_stencil$inner_compute$abs_274$mult_i2139_i1461.O0"],
          ["op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","op_hcompute_hw_output_stencil$inner_compute$abs_274$mult_i2139_i1461.data1"],
          ["op_hcompute_hw_output_stencil$inner_compute$c4.out","op_hcompute_hw_output_stencil$inner_compute$abs_274$mult_i2139_i1461.inst"],
          ["op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2144_i440.data2","op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2142_i1269.O0"],
          ["op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2142_i1269.data0"],
          ["op_hcompute_hw_output_stencil$inner_compute$c2.out","op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2142_i1269.inst"],
          ["op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.bit0","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.O1"],
          ["op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2144_i440.O0","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.data0"],
          ["op_hcompute_hw_output_stencil$inner_compute$c7.out","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.inst"],
          ["op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.data1","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$mult_i2145_i1461.O0"],
          ["op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2144_i440.O0","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$mult_i2145_i1461.data1"],
          ["op_hcompute_hw_output_stencil$inner_compute$c6.out","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$mult_i2145_i1461.inst"],
          ["op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2144_i440.O0","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.data0"],
          ["op_hcompute_hw_output_stencil$inner_compute$c0.out","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.inst"],
          ["op_hcompute_hw_output_stencil$inner_compute$c1.out","op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2144_i440.inst"],
          ["op_hcompute_hw_output_stencil$inner_compute$c3.out","op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.inst"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_0",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$abs_274$is_pos_i2141_i1575":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$abs_274$mult_i2139_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$abs_274$out_mux_i2142_i1269":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$absd_276_277_278$abs$mult_i2145_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$absd_276_277_278$sub_i2144_i440":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f0000080014"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001ff3800004000090012"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          }
        },
        "connections":[
          ["self.clk","inner_compute$abs_274$is_pos_i2141_i1575.CLK"],
          ["inner_compute$abs_274$out_mux_i2142_i1269.bit0","inner_compute$abs_274$is_pos_i2141_i1575.O1"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","inner_compute$abs_274$is_pos_i2141_i1575.data0"],
          ["inner_compute$c5.out","inner_compute$abs_274$is_pos_i2141_i1575.inst"],
          ["self.clk","inner_compute$abs_274$mult_i2139_i1461.CLK"],
          ["inner_compute$abs_274$out_mux_i2142_i1269.data1","inner_compute$abs_274$mult_i2139_i1461.O0"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","inner_compute$abs_274$mult_i2139_i1461.data1"],
          ["inner_compute$c4.out","inner_compute$abs_274$mult_i2139_i1461.inst"],
          ["self.clk","inner_compute$abs_274$out_mux_i2142_i1269.CLK"],
          ["inner_compute$absd_276_277_278$sub_i2144_i440.data2","inner_compute$abs_274$out_mux_i2142_i1269.O0"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","inner_compute$abs_274$out_mux_i2142_i1269.data0"],
          ["inner_compute$c2.out","inner_compute$abs_274$out_mux_i2142_i1269.inst"],
          ["self.clk","inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.CLK"],
          ["inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.bit0","inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.O1"],
          ["inner_compute$absd_276_277_278$sub_i2144_i440.O0","inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.data0"],
          ["inner_compute$c7.out","inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.inst"],
          ["self.clk","inner_compute$absd_276_277_278$abs$mult_i2145_i1461.CLK"],
          ["inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.data1","inner_compute$absd_276_277_278$abs$mult_i2145_i1461.O0"],
          ["inner_compute$absd_276_277_278$sub_i2144_i440.O0","inner_compute$absd_276_277_278$abs$mult_i2145_i1461.data1"],
          ["inner_compute$c6.out","inner_compute$absd_276_277_278$abs$mult_i2145_i1461.inst"],
          ["self.clk","inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.CLK"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_0","inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.O0"],
          ["inner_compute$absd_276_277_278$sub_i2144_i440.O0","inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.data0"],
          ["inner_compute$c0.out","inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.inst"],
          ["self.clk","inner_compute$absd_276_277_278$sub_i2144_i440.CLK"],
          ["inner_compute$c1.out","inner_compute$absd_276_277_278$sub_i2144_i440.inst"],
          ["self.clk","inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read_0","inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.data1"],
          ["inner_compute$c3.out","inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.inst"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil_0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_hw_input_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "abs_274$is_pos_i2141_i1575":{
            "modref":"global.my_PE_3input"
          },
          "abs_274$mult_i2139_i1461":{
            "modref":"global.my_PE_3input"
          },
          "abs_274$out_mux_i2142_i1269":{
            "modref":"global.my_PE_3input"
          },
          "absd_276_277_278$abs$is_pos_i2147_i1575":{
            "modref":"global.my_PE_3input"
          },
          "absd_276_277_278$abs$mult_i2145_i1461":{
            "modref":"global.my_PE_3input"
          },
          "absd_276_277_278$abs$out_mux_i2148_i1269":{
            "modref":"global.my_PE_3input"
          },
          "absd_276_277_278$sub_i2144_i440":{
            "modref":"global.my_PE_3input"
          },
          "add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f0000080014"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001ff3800004000090012"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          }
        },
        "connections":[
          ["self.clk","abs_274$is_pos_i2141_i1575.CLK"],
          ["abs_274$out_mux_i2142_i1269.bit0","abs_274$is_pos_i2141_i1575.O1"],
          ["add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","abs_274$is_pos_i2141_i1575.data0"],
          ["c5.out","abs_274$is_pos_i2141_i1575.inst"],
          ["self.clk","abs_274$mult_i2139_i1461.CLK"],
          ["abs_274$out_mux_i2142_i1269.data1","abs_274$mult_i2139_i1461.O0"],
          ["add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","abs_274$mult_i2139_i1461.data1"],
          ["c4.out","abs_274$mult_i2139_i1461.inst"],
          ["self.clk","abs_274$out_mux_i2142_i1269.CLK"],
          ["absd_276_277_278$sub_i2144_i440.data2","abs_274$out_mux_i2142_i1269.O0"],
          ["add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","abs_274$out_mux_i2142_i1269.data0"],
          ["c2.out","abs_274$out_mux_i2142_i1269.inst"],
          ["self.clk","absd_276_277_278$abs$is_pos_i2147_i1575.CLK"],
          ["absd_276_277_278$abs$out_mux_i2148_i1269.bit0","absd_276_277_278$abs$is_pos_i2147_i1575.O1"],
          ["absd_276_277_278$sub_i2144_i440.O0","absd_276_277_278$abs$is_pos_i2147_i1575.data0"],
          ["c7.out","absd_276_277_278$abs$is_pos_i2147_i1575.inst"],
          ["self.clk","absd_276_277_278$abs$mult_i2145_i1461.CLK"],
          ["absd_276_277_278$abs$out_mux_i2148_i1269.data1","absd_276_277_278$abs$mult_i2145_i1461.O0"],
          ["absd_276_277_278$sub_i2144_i440.O0","absd_276_277_278$abs$mult_i2145_i1461.data1"],
          ["c6.out","absd_276_277_278$abs$mult_i2145_i1461.inst"],
          ["self.clk","absd_276_277_278$abs$out_mux_i2148_i1269.CLK"],
          ["self.out_hw_output_stencil","absd_276_277_278$abs$out_mux_i2148_i1269.O0"],
          ["absd_276_277_278$sub_i2144_i440.O0","absd_276_277_278$abs$out_mux_i2148_i1269.data0"],
          ["c0.out","absd_276_277_278$abs$out_mux_i2148_i1269.inst"],
          ["self.clk","absd_276_277_278$sub_i2144_i440.CLK"],
          ["c1.out","absd_276_277_278$sub_i2144_i440.inst"],
          ["self.clk","add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.CLK"],
          ["self.in0_hw_input_global_wrapper_stencil_0","add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.data1"],
          ["c3.out","add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.inst"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read_0",["Array",16,"Bit"]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["reset","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read_0","self.op_hcompute_hw_input_global_wrapper_stencil_write_0"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U2":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U1":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
