Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /mnt/c/Users/berke/Desktop/my-learning-curve-of-fpga/fourthtry/pwm_test_isim_beh.exe -prj /mnt/c/Users/berke/Desktop/my-learning-curve-of-fpga/fourthtry/pwm_test_beh.prj work.pwm_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/mnt/c/Users/berke/Desktop/my-learning-curve-of-fpga/fourthtry/pwm.v" into library work
Analyzing Verilog file "/mnt/c/Users/berke/Desktop/my-learning-curve-of-fpga/fourthtry/pwm_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82684 KB
Fuse CPU Usage: 990 ms
Compiling module pwm
Compiling module pwm_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /mnt/c/Users/berke/Desktop/my-learning-curve-of-fpga/fourthtry/pwm_test_isim_beh.exe
Fuse Memory Usage: 642860 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 310 ms
