Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Mar 28 14:56:09 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         10          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           
XDCC-8     Warning   User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.112        0.000                      0                   67        0.157        0.000                      0                   67        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.112        0.000                      0                   67        0.157        0.000                      0                   67        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/bit_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.794ns (23.253%)  route 2.621ns (76.747%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.152     8.336 r  t1/bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.403     8.739    t1/bit_counter
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.602    15.025    t1/clk
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[2]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.413    14.851    t1/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/bit_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.794ns (23.253%)  route 2.621ns (76.747%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.152     8.336 r  t1/bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.403     8.739    t1/bit_counter
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.602    15.025    t1/clk
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[3]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.413    14.851    t1/bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/bit_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.794ns (23.594%)  route 2.571ns (76.406%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.152     8.336 r  t1/bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.354     8.690    t1/bit_counter
    SLICE_X0Y89          FDRE                                         r  t1/bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.603    15.026    t1/clk
    SLICE_X0Y89          FDRE                                         r  t1/bit_counter_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.413    14.852    t1/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/bit_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.794ns (23.594%)  route 2.571ns (76.406%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.152     8.336 r  t1/bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.354     8.690    t1/bit_counter
    SLICE_X0Y89          FDRE                                         r  t1/bit_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.603    15.026    t1/clk
    SLICE_X0Y89          FDRE                                         r  t1/bit_counter_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_CE)      -0.413    14.852    t1/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shiftright_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.732%)  route 2.759ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.308 r  t1/shiftright_register[9]_i_1/O
                         net (fo=10, routed)          0.541     8.849    t1/shiftright_register
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    15.058    t1/shiftright_register_reg[0]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shiftright_register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.732%)  route 2.759ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.308 r  t1/shiftright_register[9]_i_1/O
                         net (fo=10, routed)          0.541     8.849    t1/shiftright_register
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    15.058    t1/shiftright_register_reg[1]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shiftright_register_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.732%)  route 2.759ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.308 r  t1/shiftright_register[9]_i_1/O
                         net (fo=10, routed)          0.541     8.849    t1/shiftright_register
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    15.058    t1/shiftright_register_reg[2]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shiftright_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.732%)  route 2.759ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.308 r  t1/shiftright_register[9]_i_1/O
                         net (fo=10, routed)          0.541     8.849    t1/shiftright_register
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    15.058    t1/shiftright_register_reg[3]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shiftright_register_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.732%)  route 2.759ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.308 r  t1/shiftright_register[9]_i_1/O
                         net (fo=10, routed)          0.541     8.849    t1/shiftright_register
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[8]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    15.058    t1/shiftright_register_reg[8]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 t1/baudrate_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shiftright_register_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.766ns (21.732%)  route 2.759ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  t1/baudrate_counter_reg[8]/Q
                         net (fo=2, routed)           1.093     6.936    t1/baudrate_counter_reg[8]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.124     7.060 r  t1/shiftright_register[9]_i_4/O
                         net (fo=5, routed)           1.124     8.184    t1/shiftright_register[9]_i_4_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.308 r  t1/shiftright_register[9]_i_1/O
                         net (fo=10, routed)          0.541     8.849    t1/shiftright_register
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601    15.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[9]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDRE (Setup_fdre_C_CE)      -0.205    15.058    t1/shiftright_register_reg[9]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 t1/shiftright_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  t1/shiftright_register_reg[0]/Q
                         net (fo=1, routed)           0.103     1.764    t1/shiftright_register_reg_n_0_[0]
    SLICE_X3Y88          FDSE                                         r  t1/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X3Y88          FDSE                                         r  t1/TxD_reg/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDSE (Hold_fdse_C_D)         0.070     1.607    t1/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 t1/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    t1/clk
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  t1/bit_counter_reg[2]/Q
                         net (fo=6, routed)           0.098     1.760    t1/bit_counter_reg[2]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.048     1.808 r  t1/shift_i_1/O
                         net (fo=1, routed)           0.000     1.808    t1/shift_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  t1/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/shift_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.107     1.641    t1/shift_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 t1/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    t1/clk
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  t1/bit_counter_reg[2]/Q
                         net (fo=6, routed)           0.098     1.760    t1/bit_counter_reg[2]
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.805 r  t1/clear_i_1/O
                         net (fo=1, routed)           0.000     1.805    t1/clear_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  t1/clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/clear_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.625    t1/clear_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 t1/shiftright_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/shiftright_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.674%)  route 0.158ns (45.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.600     1.519    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  t1/shiftright_register_reg[4]/Q
                         net (fo=1, routed)           0.158     1.818    t1/shiftright_register_reg_n_0_[4]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.049     1.867 r  t1/shiftright_register[3]_i_1/O
                         net (fo=1, routed)           0.000     1.867    t1/p_0_in[3]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[3]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.107     1.642    t1/shiftright_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 t1/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.282%)  route 0.170ns (47.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    t1/clk
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  t1/bit_counter_reg[2]/Q
                         net (fo=6, routed)           0.170     1.832    t1/bit_counter_reg[2]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  t1/next_state_i_1/O
                         net (fo=1, routed)           0.000     1.877    t1/next_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  t1/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/next_state_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.626    t1/next_state_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 t1/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.189ns (49.671%)  route 0.192ns (50.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    t1/clk
    SLICE_X0Y89          FDRE                                         r  t1/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  t1/bit_counter_reg[0]/Q
                         net (fo=8, routed)           0.192     1.854    t1/bit_counter_reg[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.048     1.902 r  t1/bit_counter[3]_i_3/O
                         net (fo=1, routed)           0.000     1.902    t1/p_0_in__0[3]
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[3]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.107     1.644    t1/bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 t1/baudrate_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/baudrate_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  t1/baudrate_counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.811    t1/baudrate_counter_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  t1/baudrate_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    t1/baudrate_counter_reg[8]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X2Y88          FDRE                                         r  t1/baudrate_counter_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    t1/baudrate_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 t1/baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/baudrate_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.601     1.520    t1/clk
    SLICE_X2Y87          FDRE                                         r  t1/baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  t1/baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.811    t1/baudrate_counter_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  t1/baudrate_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    t1/baudrate_counter_reg[4]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  t1/baudrate_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    t1/clk
    SLICE_X2Y87          FDRE                                         r  t1/baudrate_counter_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    t1/baudrate_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 t1/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.271%)  route 0.192ns (50.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    t1/clk
    SLICE_X0Y89          FDRE                                         r  t1/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  t1/bit_counter_reg[0]/Q
                         net (fo=8, routed)           0.192     1.854    t1/bit_counter_reg[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     1.899 r  t1/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    t1/p_0_in__0[2]
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X0Y88          FDRE                                         r  t1/bit_counter_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.091     1.628    t1/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 t1/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  t1/state_reg/Q
                         net (fo=6, routed)           0.193     1.855    t1/state_reg_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I4_O)        0.045     1.900 r  t1/state_i_1/O
                         net (fo=1, routed)           0.000     1.900    t1/state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  t1/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/state_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.613    t1/state_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     t1/TxD_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     t1/baudrate_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     t1/baudrate_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     t1/baudrate_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     t1/baudrate_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     t1/baudrate_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     t1/baudrate_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     t1/baudrate_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     t1/baudrate_counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     t1/TxD_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     t1/TxD_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     t1/baudrate_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     t1/baudrate_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     t1/baudrate_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     t1/baudrate_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     t1/baudrate_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     t1/baudrate_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     t1/baudrate_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     t1/baudrate_counter_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     t1/TxD_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     t1/TxD_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     t1/baudrate_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     t1/baudrate_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     t1/baudrate_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     t1/baudrate_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     t1/baudrate_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     t1/baudrate_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     t1/baudrate_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     t1/baudrate_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmit1
                            (input port)
  Destination:            transmit_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.091ns  (logic 5.041ns (62.297%)  route 3.051ns (37.703%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  transmit1 (IN)
                         net (fo=0)                   0.000     0.000    transmit1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  transmit1_IBUF_inst/O
                         net (fo=3, routed)           3.051     4.539    transmit_debug_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.091 r  transmit_debug_OBUF_inst/O
                         net (fo=0)                   0.000     8.091    transmit_debug
    J13                                                               r  transmit_debug (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmit1
                            (input port)
  Destination:            transmit_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.509ns (64.691%)  route 0.824ns (35.309%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  transmit1 (IN)
                         net (fo=0)                   0.000     0.000    transmit1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  transmit1_IBUF_inst/O
                         net (fo=3, routed)           0.824     1.079    transmit_debug_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.333 r  transmit_debug_OBUF_inst/O
                         net (fo=0)                   0.000     2.333    transmit_debug
    J13                                                               r  transmit_debug (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.151ns  (logic 5.113ns (50.368%)  route 5.038ns (49.632%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          3.014    11.616    clk_debug_OBUF_BUFG
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.151 f  clk_debug_OBUF_inst/O
                         net (fo=0)                   0.000    15.151    clk_debug
    K15                                                               f  clk_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/TxD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.011ns (43.229%)  route 5.268ns (56.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.722     5.325    t1/clk
    SLICE_X3Y88          FDSE                                         r  t1/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDSE (Prop_fdse_C_Q)         0.456     5.781 r  t1/TxD_reg/Q
                         net (fo=1, routed)           5.268    11.049    TxD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.604 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    14.604    TxD
    D4                                                                r  TxD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.512ns (51.962%)  route 1.398ns (48.038%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.753     1.673    clk_debug_OBUF_BUFG
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.909 r  clk_debug_OBUF_inst/O
                         net (fo=0)                   0.000     2.909    clk_debug
    K15                                                               r  clk_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/TxD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.438ns  (logic 1.397ns (40.633%)  route 2.041ns (59.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.602     1.521    t1/clk
    SLICE_X3Y88          FDSE                                         r  t1/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  t1/TxD_reg/Q
                         net (fo=1, routed)           2.041     3.703    TxD_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.959 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     4.959    TxD
    D4                                                                r  TxD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[6]
                            (input port)
  Destination:            t1/shiftright_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.542ns  (logic 1.646ns (46.480%)  route 1.895ns (53.520%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data[6] (IN)
                         net (fo=0)                   0.000     0.000    data[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  data_IBUF[6]_inst/O
                         net (fo=1, routed)           1.895     3.390    t1/data_IBUF[6]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.152     3.542 r  t1/shiftright_register[7]_i_1/O
                         net (fo=1, routed)           0.000     3.542    t1/p_0_in[7]
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600     5.023    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[7]/C

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            t1/shiftright_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.311ns  (logic 1.601ns (48.362%)  route 1.710ns (51.638%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  data_IBUF[3]_inst/O
                         net (fo=1, routed)           1.710     3.187    t1/data_IBUF[3]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.124     3.311 r  t1/shiftright_register[4]_i_1/O
                         net (fo=1, routed)           0.000     3.311    t1/p_0_in[4]
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600     5.023    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[4]/C

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            t1/shiftright_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.254ns  (logic 1.628ns (50.025%)  route 1.626ns (49.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  data_IBUF[0]_inst/O
                         net (fo=1, routed)           1.626     3.104    t1/data_IBUF[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.150     3.254 r  t1/shiftright_register[1]_i_1/O
                         net (fo=1, routed)           0.000     3.254    t1/p_0_in[1]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601     5.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[1]/C

Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            t1/shiftright_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.169ns  (logic 1.604ns (50.608%)  route 1.565ns (49.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  data_IBUF[1]_inst/O
                         net (fo=1, routed)           1.565     3.045    t1/data_IBUF[1]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     3.169 r  t1/shiftright_register[2]_i_1/O
                         net (fo=1, routed)           0.000     3.169    t1/p_0_in[2]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601     5.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[2]/C

Slack:                    inf
  Source:                 transmit1
                            (input port)
  Destination:            t1/load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.099ns  (logic 1.612ns (52.008%)  route 1.487ns (47.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  transmit1 (IN)
                         net (fo=0)                   0.000     0.000    transmit1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  transmit1_IBUF_inst/O
                         net (fo=3, routed)           1.487     2.975    t1/transmit_debug_OBUF
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.124     3.099 r  t1/load_i_1/O
                         net (fo=1, routed)           0.000     3.099    t1/load_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  t1/load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.602     5.025    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/load_reg/C

Slack:                    inf
  Source:                 data[4]
                            (input port)
  Destination:            t1/shiftright_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 1.643ns (53.036%)  route 1.454ns (46.964%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data[4] (IN)
                         net (fo=0)                   0.000     0.000    data[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  data_IBUF[4]_inst/O
                         net (fo=1, routed)           1.454     2.947    t1/data_IBUF[4]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.150     3.097 r  t1/shiftright_register[5]_i_1/O
                         net (fo=1, routed)           0.000     3.097    t1/p_0_in[5]
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600     5.023    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[5]/C

Slack:                    inf
  Source:                 data[5]
                            (input port)
  Destination:            t1/shiftright_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.983ns  (logic 1.621ns (54.354%)  route 1.362ns (45.646%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  data[5] (IN)
                         net (fo=0)                   0.000     0.000    data[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  data_IBUF[5]_inst/O
                         net (fo=1, routed)           1.362     2.859    t1/data_IBUF[5]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.124     2.983 r  t1/shiftright_register[6]_i_1/O
                         net (fo=1, routed)           0.000     2.983    t1/p_0_in[6]
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.600     5.023    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[6]/C

Slack:                    inf
  Source:                 transmit1
                            (input port)
  Destination:            t1/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 1.612ns (54.830%)  route 1.328ns (45.170%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  transmit1 (IN)
                         net (fo=0)                   0.000     0.000    transmit1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  transmit1_IBUF_inst/O
                         net (fo=3, routed)           1.328     2.816    t1/transmit_debug_OBUF
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.124     2.940 r  t1/next_state_i_1/O
                         net (fo=1, routed)           0.000     2.940    t1/next_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  t1/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.602     5.025    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/next_state_reg/C

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            t1/shiftright_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 1.637ns (60.655%)  route 1.062ns (39.345%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  data_IBUF[2]_inst/O
                         net (fo=1, routed)           1.062     2.547    t1/data_IBUF[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.152     2.699 r  t1/shiftright_register[3]_i_1/O
                         net (fo=1, routed)           0.000     2.699    t1/p_0_in[3]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601     5.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[3]/C

Slack:                    inf
  Source:                 data[7]
                            (input port)
  Destination:            t1/shiftright_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.617ns  (logic 1.632ns (62.366%)  route 0.985ns (37.634%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  data[7] (IN)
                         net (fo=0)                   0.000     0.000    data[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  data_IBUF[7]_inst/O
                         net (fo=1, routed)           0.985     2.493    t1/data_IBUF[7]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.124     2.617 r  t1/shiftright_register[8]_i_1/O
                         net (fo=1, routed)           0.000     2.617    t1/p_0_in[8]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          1.601     5.024    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            t1/shiftright_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.296ns (42.772%)  route 0.396ns (57.228%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  data_IBUF[2]_inst/O
                         net (fo=1, routed)           0.396     0.649    t1/data_IBUF[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.043     0.692 r  t1/shiftright_register[3]_i_1/O
                         net (fo=1, routed)           0.000     0.692    t1/p_0_in[3]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[3]/C

Slack:                    inf
  Source:                 data[7]
                            (input port)
  Destination:            t1/shiftright_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.320ns (46.098%)  route 0.375ns (53.902%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  data[7] (IN)
                         net (fo=0)                   0.000     0.000    data[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  data_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.650    t1/data_IBUF[7]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.045     0.695 r  t1/shiftright_register[8]_i_1/O
                         net (fo=1, routed)           0.000     0.695    t1/p_0_in[8]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[8]/C

Slack:                    inf
  Source:                 data[5]
                            (input port)
  Destination:            t1/shiftright_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.310ns (38.293%)  route 0.500ns (61.707%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  data[5] (IN)
                         net (fo=0)                   0.000     0.000    data[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  data_IBUF[5]_inst/O
                         net (fo=1, routed)           0.500     0.765    t1/data_IBUF[5]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.045     0.810 r  t1/shiftright_register[6]_i_1/O
                         net (fo=1, routed)           0.000     0.810    t1/p_0_in[6]
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[6]/C

Slack:                    inf
  Source:                 transmit1
                            (input port)
  Destination:            t1/next_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.301ns (35.474%)  route 0.547ns (64.526%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  transmit1 (IN)
                         net (fo=0)                   0.000     0.000    transmit1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  transmit1_IBUF_inst/O
                         net (fo=3, routed)           0.547     0.803    t1/transmit_debug_OBUF
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.848 r  t1/next_state_i_1/O
                         net (fo=1, routed)           0.000     0.848    t1/next_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  t1/next_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/next_state_reg/C

Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            t1/shiftright_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.292ns (33.946%)  route 0.569ns (66.054%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  data_IBUF[1]_inst/O
                         net (fo=1, routed)           0.569     0.816    t1/data_IBUF[1]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.045     0.861 r  t1/shiftright_register[2]_i_1/O
                         net (fo=1, routed)           0.000     0.861    t1/p_0_in[2]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[2]/C

Slack:                    inf
  Source:                 data[4]
                            (input port)
  Destination:            t1/shiftright_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.302ns (34.754%)  route 0.567ns (65.246%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data[4] (IN)
                         net (fo=0)                   0.000     0.000    data[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  data_IBUF[4]_inst/O
                         net (fo=1, routed)           0.567     0.828    t1/data_IBUF[4]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.042     0.870 r  t1/shiftright_register[5]_i_1/O
                         net (fo=1, routed)           0.000     0.870    t1/p_0_in[5]
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[5]/C

Slack:                    inf
  Source:                 transmit1
                            (input port)
  Destination:            t1/load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.301ns (33.554%)  route 0.595ns (66.446%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  transmit1 (IN)
                         net (fo=0)                   0.000     0.000    transmit1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  transmit1_IBUF_inst/O
                         net (fo=3, routed)           0.595     0.851    t1/transmit_debug_OBUF
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  t1/load_i_1/O
                         net (fo=1, routed)           0.000     0.896    t1/load_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  t1/load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.875     2.040    t1/clk
    SLICE_X1Y88          FDRE                                         r  t1/load_reg/C

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            t1/shiftright_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.287ns (30.962%)  route 0.641ns (69.038%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.641     0.886    t1/data_IBUF[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.042     0.928 r  t1/shiftright_register[1]_i_1/O
                         net (fo=1, routed)           0.000     0.928    t1/p_0_in[1]
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.873     2.038    t1/clk
    SLICE_X0Y87          FDRE                                         r  t1/shiftright_register_reg[1]/C

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            t1/shiftright_register_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.290ns (29.757%)  route 0.685ns (70.243%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  data_IBUF[3]_inst/O
                         net (fo=1, routed)           0.685     0.930    t1/data_IBUF[3]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.045     0.975 r  t1/shiftright_register[4]_i_1/O
                         net (fo=1, routed)           0.000     0.975    t1/p_0_in[4]
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[4]/C

Slack:                    inf
  Source:                 data[6]
                            (input port)
  Destination:            t1/shiftright_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.305ns (28.113%)  route 0.779ns (71.887%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data[6] (IN)
                         net (fo=0)                   0.000     0.000    data[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  data_IBUF[6]_inst/O
                         net (fo=1, routed)           0.779     1.041    t1/data_IBUF[6]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.043     1.084 r  t1/shiftright_register[7]_i_1/O
                         net (fo=1, routed)           0.000     1.084    t1/p_0_in[7]
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_debug_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=35, routed)          0.872     2.037    t1/clk
    SLICE_X0Y86          FDRE                                         r  t1/shiftright_register_reg[7]/C





