// Seed: 346585602
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  reg   id_4;
  logic id_5;
  assign id_4 = id_0 == 1;
  always @(posedge "" or posedge 1) begin
    id_4 <= id_3;
  end
  logic id_7;
endmodule
