vhdl xil_defaultlib  \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/ip/conv2d_ap_fadd_3_full_dsp_32.vhd" \
"../../../../vivado_proj_v2.srcs/sources_1/bd/design_2/ipshared/120f/hdl/ip/conv2d_ap_fmul_2_max_dsp_32.vhd" \
"../../../bd/design_2/ip/design_2_conv2d_0_0/sim/design_2_conv2d_0_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_dma_0_0/sim/design_2_axi_dma_0_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_dma_1_0/sim/design_2_axi_dma_1_0.vhd" \
"../../../bd/design_2/ip/design_2_rst_ps7_0_100M_0/sim/design_2_rst_ps7_0_100M_0.vhd" \

nosort
