<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: axi/rtl/AxiDualPortRam.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AxiDualPortRam_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AxiDualPortRam.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AxiDualPortRam_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : AxiDualPortRam.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2013-12-17</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2017-01-11</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: A wrapper of StdLib DualPortRam that places an AxiLite</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-- interface on the read/write port. </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a0a6af6eef40212dbaf130d57ce711256">   19</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#acd03516902501cd1c7296a98e22c6fcb">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiDmaPkg.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a0f5ecc6613f63d07f7963a97b1b26095">   21</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiDmaPkg.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_arith.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a598da929e807d58939b47499e8bc9fa8">   22</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiDmaPkg.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_unsigned.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   24</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#af98a1f0df20cf0e5f0fdb9f5999ad782">   25</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiLitePkg.html">AxiLitePkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword"> --! @ingroup axi</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html">   29</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">   32</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>            <span class="vhdlchar">:</span> <span class="comment">time</span>                       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">   33</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">   34</a></span>&#160;      REG_EN_G         : <span class="comment">boolean</span>                    := true;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">MODE_G</a></span>           <span class="vhdlchar">:</span> <span class="comment">string</span>                     <span class="vhdlchar">:=</span> <span class="keyword">&quot;read-first&quot;</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a7e1507317d33a48c5e3da12b6b173828">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a7e1507317d33a48c5e3da12b6b173828">SYS_BYTE_WR_EN_G</a></span> <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a762b446ddef001083e8cfc52dc38385f">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a762b446ddef001083e8cfc52dc38385f">COMMON_CLK_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">5</span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">integer</span>                    <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a></span>           <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span>                        <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;0&quot;</span>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a8356101c711508ef98fa0822c2d858dc">   43</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a8356101c711508ef98fa0822c2d858dc">AXI_ERROR_RESP_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>            <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a7d7d51f4ffa626cfd871226f7ab88eee">AXI_RESP_DECERR_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">      -- Axi Port</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">   47</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLiteReadMasterType</a></span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">   50</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">   51</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLiteWriteMasterType</a></span>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">      -- Standard Port</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">   55</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                                         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a429e582877625d651b6ef2030b9e26bc">   56</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a429e582877625d651b6ef2030b9e26bc">en</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                                         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">   57</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">we</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                                         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#aeb5a85572d93ce02389f9cda2614d8d3">   58</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#aeb5a85572d93ce02389f9cda2614d8d3">weByte</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">wordCount</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">   59</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                                         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">   60</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>               <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">   61</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">din</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>               <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">   62</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#ab7b4dc0fa15bfd73ad0ddf9b7b48be77">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ab7b4dc0fa15bfd73ad0ddf9b7b48be77">axiWrValid</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">   64</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">wordCount</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#aed1aa6c9be5ac997e7fc050e1a4aeb4d">   65</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#aed1aa6c9be5ac997e7fc050e1a4aeb4d">axiWrAddr</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classAxiDualPortRam.html#a8bc0ef3d2b4eadc7e86b7ef66f15dfe9">   66</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a8bc0ef3d2b4eadc7e86b7ef66f15dfe9">axiWrData</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">entity</span> <span class="vhdlchar">AxiDualPortRam</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordflow">architecture</span> rtl <span class="keywordflow">of</span> <a class="code" href="classAxiDualPortRam.html">AxiDualPortRam</a> is</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">   -- Number of Axi address bits that need to be manually decoded</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">AXI_DEC_BITS_C</span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">log2</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;   <span class="keywordflow">subtype</span> <span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span> <span class="keywordflow">is</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1+A</span><span class="vhdlchar">XI_DEC_BITS_C</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;   <span class="keywordflow">subtype</span> <span class="vhdlchar">AXI_RAM_ADDR_RANGE_C</span> <span class="keywordflow">is</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span> <span class="keywordflow">downto</span> <span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">high</span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">ADDR_AXI_WORDS_C</span> <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">wordCount</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">ADDR_AXI_BYTES_C</span> <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">wordCount</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">RAM_WIDTH_C</span>      <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ADDR_AXI_WORDS_C</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">STRB_WIDTH_C</span>     <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">minimum</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">,</span> <span class="vhdlchar">ADDR_AXI_BYTES_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;   <span class="keywordflow">type</span> <span class="vhdlchar">RegType</span> <span class="keywordflow">is</span> <span class="keywordflow">record</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="vhdlchar">axiAddr</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">ADDR_AXI_WORDS_C</span><span class="vhdlchar">*</span><span class="vhdllogic">4-1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="vhdlchar">axiRdEn</span>       <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">record</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar">REG_INIT_C</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a4557af55e906fafcc45c4111da8f4cf3">AXI_LITE_WRITE_SLAVE_INIT_C</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a3e5c4629cfd94695d9c5949fa356645c">AXI_LITE_READ_SLAVE_INIT_C</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <span class="vhdlchar">axiAddr</span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a></span>   <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="vhdlchar">axiRdEn</span>       <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">r</span>   <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">rin</span> <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">axiWrDataFanout</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">axiDout</span>         <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar">RAM_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">axiSyncWrEn</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">axiSyncIn</span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span> <span class="vhdlchar">+</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span> <span class="vhdlchar">+</span> <span class="vhdlchar">ADDR_AXI_BYTES_C</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar">axiSyncOut</span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span> <span class="vhdlchar">+</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span> <span class="vhdlchar">+</span> <span class="vhdlchar">ADDR_AXI_BYTES_C</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">   -- AXI read only, sys writable or read only (rom)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;   <span class="vhdlchar">AXI_R0_SYS_RW</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      DualPortRam_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classDualPortRam.html">DualPortRam</a></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <a class="code" href="classDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <a class="code" href="classDualPortRam.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <a class="code" href="classDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>     =&gt; <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <a class="code" href="classDualPortRam.html#a8de8a468cd0588304c3d942978f7d102">DOA_REG_G</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            <a class="code" href="classDualPortRam.html#a6b0e2c721d28285878a5784dcf093791">DOB_REG_G</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <a class="code" href="classDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">MODE_G</a>       =&gt; <a class="code" href="classAxiDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">MODE_G</a>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            <a class="code" href="classDualPortRam.html#a3ccd28c3760c5ddd434a9aabc40b6f19">BYTE_WR_EN_G</a> =&gt; <a class="code" href="classAxiDualPortRam.html#a7e1507317d33a48c5e3da12b6b173828">SYS_BYTE_WR_EN_G</a>,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <a class="code" href="classDualPortRam.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a> =&gt; <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <a class="code" href="classDualPortRam.html#aa15a7b289c417a934aa707db52c8e30d">ADDR_WIDTH_G</a> =&gt; <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <a class="code" href="classDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>       =&gt; <a class="code" href="classAxiDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <a class="code" href="classDualPortRam.html#aa4c0f0bdfc190b2ae0db135b72dfd277">clka</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <a class="code" href="classDualPortRam.html#a0de49fbe6e07a265532ec49da1f5c4bb">ena</a>     =&gt; <a class="code" href="classAxiDualPortRam.html#a429e582877625d651b6ef2030b9e26bc">en</a>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            <a class="code" href="classDualPortRam.html#af8bd8c09eb96186d2a90af084084302f">wea</a>     =&gt; <a class="code" href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">we</a>,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <a class="code" href="classDualPortRam.html#a71e2e8c3e91a541c23baa99a96a9e982">weaByte</a> =&gt; <a class="code" href="classAxiDualPortRam.html#aeb5a85572d93ce02389f9cda2614d8d3">weByte</a>,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <a class="code" href="classDualPortRam.html#aa0a293f84036fe9809012174a3321342">rsta</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;            <a class="code" href="classDualPortRam.html#a90726144fdea03ebb52ed50145a861f0">addra</a>   =&gt; <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <a class="code" href="classDualPortRam.html#ae10218b9280bd97ed982c1aa2644c6d7">dina</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">din</a>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <a class="code" href="classDualPortRam.html#a4565ce9b7bfb4735620161676667f181">douta</a>   =&gt; <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <a class="code" href="classDualPortRam.html#a2762b9bc70face6539eaeb895b683cf8">clkb</a>  =&gt; <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            <a class="code" href="classDualPortRam.html#a8b8a1a5b69743da2413e2e63007d934f">enb</a>   =&gt; &#39;1&#39;,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <a class="code" href="classDualPortRam.html#a0073970f1392f10032ffbb4c4164e1a9">rstb</a>  =&gt; &#39;0&#39;,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <a class="code" href="classDualPortRam.html#a42d34e19643bbb7db10c856e39be1f70">addrb</a> =&gt; r.axiAddr,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            <a class="code" href="classDualPortRam.html#a0ed4cde484ee5ed08f4bcfed67335ba7">doutb</a> =&gt; axiDout<span class="vhdlchar">(</span><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>-<span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">   -- System Read only, Axi writable or read only (ROM)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">   -- Logic disables axi writes if AXI_WR_EN_G=false</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;   <span class="vhdlchar">AXI_RW_SYS_RO</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      DualPortRam_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classDualPortRam.html">DualPortRam</a></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            <a class="code" href="classDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            <a class="code" href="classDualPortRam.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <a class="code" href="classDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>     =&gt; <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            <a class="code" href="classDualPortRam.html#a8de8a468cd0588304c3d942978f7d102">DOA_REG_G</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <a class="code" href="classDualPortRam.html#a6b0e2c721d28285878a5784dcf093791">DOB_REG_G</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <a class="code" href="classDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">MODE_G</a>       =&gt; <a class="code" href="classAxiDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">MODE_G</a>,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <a class="code" href="classDualPortRam.html#a3ccd28c3760c5ddd434a9aabc40b6f19">BYTE_WR_EN_G</a> =&gt; true,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            <a class="code" href="classDualPortRam.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a> =&gt; <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <a class="code" href="classDualPortRam.html#a809c163b53508417adf293222615f859">BYTE_WIDTH_G</a> =&gt; <span class="vhdllogic">8</span>,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <a class="code" href="classDualPortRam.html#aa15a7b289c417a934aa707db52c8e30d">ADDR_WIDTH_G</a> =&gt; <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a>,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            <a class="code" href="classDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>       =&gt; <a class="code" href="classAxiDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <a class="code" href="classDualPortRam.html#aa4c0f0bdfc190b2ae0db135b72dfd277">clka</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            <a class="code" href="classDualPortRam.html#a0de49fbe6e07a265532ec49da1f5c4bb">ena</a>     =&gt; &#39;1&#39;,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <a class="code" href="classDualPortRam.html#a71e2e8c3e91a541c23baa99a96a9e982">weaByte</a> =&gt; r.axiWrStrobe<span class="vhdlchar">(</span>ADDR_AXI_BYTES_C-<span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <a class="code" href="classDualPortRam.html#aa0a293f84036fe9809012174a3321342">rsta</a>    =&gt; &#39;0&#39;,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            <a class="code" href="classDualPortRam.html#a90726144fdea03ebb52ed50145a861f0">addra</a>   =&gt; r.axiAddr,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <a class="code" href="classDualPortRam.html#ae10218b9280bd97ed982c1aa2644c6d7">dina</a>    =&gt; axiWrDataFanout<span class="vhdlchar">(</span><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>-<span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <a class="code" href="classDualPortRam.html#a4565ce9b7bfb4735620161676667f181">douta</a>   =&gt; axiDout<span class="vhdlchar">(</span><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>-<span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <a class="code" href="classDualPortRam.html#a2762b9bc70face6539eaeb895b683cf8">clkb</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            <a class="code" href="classDualPortRam.html#a8b8a1a5b69743da2413e2e63007d934f">enb</a>     =&gt; <a class="code" href="classAxiDualPortRam.html#a429e582877625d651b6ef2030b9e26bc">en</a>,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <a class="code" href="classDualPortRam.html#a0073970f1392f10032ffbb4c4164e1a9">rstb</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <a class="code" href="classDualPortRam.html#a42d34e19643bbb7db10c856e39be1f70">addrb</a>   =&gt; <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            <a class="code" href="classDualPortRam.html#a0ed4cde484ee5ed08f4bcfed67335ba7">doutb</a>   =&gt; <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keyword">--    -- Both sides writable, true dual port ram</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;   <span class="vhdlchar">AXI_RW_SYS_RW</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a></span> <span class="keywordflow">and</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">SYS_WR_EN_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      U_TrueDualPortRam_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classTrueDualPortRam.html">TrueDualPortRam</a></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">MODE_G</a>       =&gt; <a class="code" href="classAxiDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">MODE_G</a>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a3ccd28c3760c5ddd434a9aabc40b6f19">BYTE_WR_EN_G</a> =&gt; true,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a8de8a468cd0588304c3d942978f7d102">DOA_REG_G</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a6b0e2c721d28285878a5784dcf093791">DOB_REG_G</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a>,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <a class="code" href="classTrueDualPortRam.html#ab78030d5f67d71697714890767d1d6f3">DATA_WIDTH_G</a> =&gt; <a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a809c163b53508417adf293222615f859">BYTE_WIDTH_G</a> =&gt; <span class="vhdllogic">8</span>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            <a class="code" href="classTrueDualPortRam.html#ad266db92a49146cc82fa178017b61f9a">ADDR_WIDTH_G</a> =&gt; <a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            <a class="code" href="classTrueDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a>       =&gt; <a class="code" href="classAxiDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">INIT_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            <a class="code" href="classTrueDualPortRam.html#aa4c0f0bdfc190b2ae0db135b72dfd277">clka</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,<span class="keyword">                                    -- [in]</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a0de49fbe6e07a265532ec49da1f5c4bb">ena</a>     =&gt; &#39;1&#39;,<span class="keyword">                                       -- [in]</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            <a class="code" href="classTrueDualPortRam.html#af8bd8c09eb96186d2a90af084084302f">wea</a>     =&gt; &#39;1&#39;,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a1a6f93ced747a270ba8fd0949bb39cbd">weaByte</a> =&gt; r.axiWrStrobe<span class="vhdlchar">(</span>ADDR_AXI_BYTES_C-<span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            <a class="code" href="classTrueDualPortRam.html#aa0a293f84036fe9809012174a3321342">rsta</a>    =&gt; &#39;0&#39;,<span class="keyword">                                       -- [in]</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a90726144fdea03ebb52ed50145a861f0">addra</a>   =&gt; r.axiAddr,<span class="keyword">                                 -- [in]</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            <a class="code" href="classTrueDualPortRam.html#ae10218b9280bd97ed982c1aa2644c6d7">dina</a>    =&gt; axiWrDataFanout<span class="vhdlchar">(</span><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>-<span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>,<span class="keyword">  -- [in]</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a4565ce9b7bfb4735620161676667f181">douta</a>   =&gt; axiDout<span class="vhdlchar">(</span><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a>-<span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic">0</span><span class="vhdlchar">)</span>,<span class="keyword">          -- [out]</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a2762b9bc70face6539eaeb895b683cf8">clkb</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>,<span class="keyword">                                       -- [in]</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a8b8a1a5b69743da2413e2e63007d934f">enb</a>     =&gt; <a class="code" href="classAxiDualPortRam.html#a429e582877625d651b6ef2030b9e26bc">en</a>,<span class="keyword">                                        -- [in]</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a7b6305ce33eef151186b560566fc7707">web</a>     =&gt; <a class="code" href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">we</a>,<span class="keyword">                                        -- [in]</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            <a class="code" href="classTrueDualPortRam.html#acba96318710cc133e7cedbbd8d34a722">webByte</a> =&gt; <a class="code" href="classAxiDualPortRam.html#aeb5a85572d93ce02389f9cda2614d8d3">weByte</a>,<span class="keyword">                                    -- [in]</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a0073970f1392f10032ffbb4c4164e1a9">rstb</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>,<span class="keyword">                                       -- [in]</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a42d34e19643bbb7db10c856e39be1f70">addrb</a>   =&gt; <a class="code" href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">addr</a>,<span class="keyword">                                      -- [in]</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a063be98099abe71dfd431e3295e231e5">dinb</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">din</a>,<span class="keyword">                                       -- [in]</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            <a class="code" href="classTrueDualPortRam.html#a0ed4cde484ee5ed08f4bcfed67335ba7">doutb</a>   =&gt; <a class="code" href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">dout</a><span class="vhdlchar">)</span>;<span class="keyword">                                     -- [out]</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;   <span class="vhdlchar">axiSyncIn</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axiWrDataFanout</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;   <span class="vhdlchar">axiSyncIn</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axiAddr</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;   <span class="vhdlchar">axiSyncIn</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar">ADDR_AXI_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a></span><span class="vhdlchar">(</span><span class="vhdlchar">ADDR_AXI_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;   <span class="vhdlchar">axiSyncWrEn</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">uOr</span><span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a></span><span class="vhdlchar">(</span><span class="vhdlchar">ADDR_AXI_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;   U_SynchronizerFifo_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizerFifo.html">SynchronizerFifo</a></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>        =&gt; <a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a762b446ddef001083e8cfc52dc38385f">COMMON_CLK_G</a> =&gt; <a class="code" href="classAxiDualPortRam.html#a762b446ddef001083e8cfc52dc38385f">COMMON_CLK_G</a>,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;         <a class="code" href="classSynchronizerFifo.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a>    =&gt; false,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a> =&gt; ADDR_WIDTH_G+DATA_WIDTH_G+ADDR_AXI_BYTES_C<span class="vhdlchar">)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>    =&gt; <a class="code" href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">rst</a>,<span class="keyword">                 -- [in]</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;         <a class="code" href="classSynchronizerFifo.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a> =&gt; <a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,<span class="keyword">              -- [in]</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a45e89f3eeae3490e84a46edfe3d4bbd3">wr_en</a>  =&gt; axiSyncWrEn,<span class="keyword">         -- [in]</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a608847e226c256a47ee2713644710553">din</a>    =&gt; axiSyncIn,<span class="keyword">           -- [in]</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a> =&gt; <a class="code" href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">clk</a>,<span class="keyword">                 -- [in]</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a24a98bd2cb9199b244283dcf6062333d">rd_en</a>  =&gt; &#39;1&#39;,<span class="keyword">                 -- [in]</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;         <a class="code" href="classSynchronizerFifo.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a>  =&gt; <a class="code" href="classAxiDualPortRam.html#ab7b4dc0fa15bfd73ad0ddf9b7b48be77">axiWrValid</a>,<span class="keyword">          -- [out]</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;         <a class="code" href="classSynchronizerFifo.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>   =&gt; axiSyncOut<span class="vhdlchar">)</span>;<span class="keyword">         -- [out]</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;   <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a8bc0ef3d2b4eadc7e86b7ef66f15dfe9">axiWrData</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axiSyncOut</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;   <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#aed1aa6c9be5ac997e7fc050e1a4aeb4d">axiWrAddr</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axiSyncOut</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;   <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">axiSyncOut</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar">ADDR_AXI_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">ADDR_WIDTH_G</a></span><span class="vhdlchar">+</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">DATA_WIDTH_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;   <span class="vhdlchar">axiWrMap</span> <span class="vhdlchar">:</span> <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">ADDR_AXI_WORDS_C</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      <span class="vhdlchar">axiWrDataFanout</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">i</span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">*</span><span class="vhdllogic">32-1</span> <span class="keywordflow">downto</span> <span class="vhdlchar">i</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a10caaac7bc1267f6533849e46f247e36">wdata</a></span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span> <span class="vhdlchar">axiWrMap</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;   comb : <span class="keywordflow">process</span> (axiDout, <a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>, <a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>, <a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a>, r) <span class="keywordflow">is</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">v</span>          <span class="vhdlchar">:</span> <span class="vhdlchar">RegType</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a0536379bc96023d191e8eda45931f500">axiStatus</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a54d8259bb929cffddb58c57f26e43289">AxiLiteStatusType</a></span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">variable</span> <span class="vhdlchar">decAddrInt</span> <span class="vhdlchar">:</span> <span class="comment">integer</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keyword">      -- Reset strobes and shift Register</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <span class="vhdlchar">axiSlaveWaitTxn</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a0536379bc96023d191e8eda45931f500">axiStatus</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a570912130518324b409aafb3bd07c9e9">rdata</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keyword">      -- Multiplex read data onto axi bus</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <span class="vhdlchar">decAddrInt</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a41f84c45e871d0487ec8e8273082c0d4">araddr</a></span><span class="vhdlchar">(</span><span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a570912130518324b409aafb3bd07c9e9">rdata</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">axiDout</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">decAddrInt</span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">*</span><span class="vhdllogic">32-1</span> <span class="keywordflow">downto</span> <span class="vhdlchar">decAddrInt</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">32</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">      -- Set axiAddr to read address by default</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a41f84c45e871d0487ec8e8273082c0d4">araddr</a></span><span class="vhdlchar">(</span><span class="vhdlchar">AXI_RAM_ADDR_RANGE_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">      -- Don&#39;t allow a write if a read is active</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a0536379bc96023d191e8eda45931f500">axiStatus</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae2978bd958e525c774fd0f4acd011584">writeEnable</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiAddr</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a6fa663965e1809109683e0a65b74428d">awaddr</a></span><span class="vhdlchar">(</span><span class="vhdlchar">AXI_RAM_ADDR_RANGE_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            <span class="vhdlchar">decAddrInt</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">conv_integer</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a6fa663965e1809109683e0a65b74428d">awaddr</a></span><span class="vhdlchar">(</span><span class="vhdlchar">AXI_DEC_ADDR_RANGE_C</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">axiWrStrobe</a></span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">decAddrInt</span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">*</span><span class="vhdllogic">4-1</span> <span class="keywordflow">downto</span> <span class="vhdlchar">decAddrInt</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;               <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a07ee2df2c53efecf5ad021383c70abba">wstrb</a></span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;         <span class="vhdlchar">axiSlaveWriteResponse</span><span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a></span><span class="vhdlchar">,</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AXI_WR_EN_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a7b82f6dbdb3167c17e254c9ce0c6ecdc">AXI_RESP_OK_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ac853843ddfed2d2f94c6a410f13bcd26">AXI_RESP_SLVERR_C</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a0536379bc96023d191e8eda45931f500">axiStatus</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#abdb528d0dd3b8ca1e4257bb9526fb321">readEnable</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keyword">         -- Set the address bus</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;         <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiAddr</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a></span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a41f84c45e871d0487ec8e8273082c0d4">araddr</a></span><span class="vhdlchar">(</span><span class="vhdlchar">AXI_RAM_ADDR_RANGE_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keyword">         -- Check for registered BRAM</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;001&quot;</span>;<span class="keyword">         -- read in 3 cycles</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="keyword">         -- Check for non-registered BRAM</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;         <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;010&quot;</span>;<span class="keyword">         -- read in 2 cycles</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword">         -- Check for registered LUTRAM</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;         <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">BRAM_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">REG_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;010&quot;</span>;<span class="keyword">         -- read in 2 cycles</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keyword">         -- Else non-registered LUTRAM</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;         <span class="keywordflow">else</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            <span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;100&quot;</span>;<span class="keyword">         -- read on next cycle</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar">axiRdEn</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;         <span class="vhdlchar">axiSlaveReadResponse</span><span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;         <span class="vhdlchar">v</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">REG_INIT_C</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="vhdlchar">rin</span>           <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">v</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r</span><span class="vhdlchar">.</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a></span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">comb</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;   seq : <span class="keywordflow">process</span> (<a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>) <span class="keywordflow">is</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;         <span class="vhdlchar">r</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">rin</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">seq</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">rtl</span>;</div><div class="ttc" id="classDualPortRam_html_a8b8a1a5b69743da2413e2e63007d934f"><div class="ttname"><a href="classDualPortRam.html#a8b8a1a5b69743da2413e2e63007d934f">DualPortRam.enb</a></div><div class="ttdeci">in enbsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00054">DualPortRam.vhd:54</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a8b8a1a5b69743da2413e2e63007d934f"><div class="ttname"><a href="classTrueDualPortRam.html#a8b8a1a5b69743da2413e2e63007d934f">TrueDualPortRam.enb</a></div><div class="ttdeci">in enbsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00055">TrueDualPortRam.vhd:55</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a0de49fbe6e07a265532ec49da1f5c4bb"><div class="ttname"><a href="classTrueDualPortRam.html#a0de49fbe6e07a265532ec49da1f5c4bb">TrueDualPortRam.ena</a></div><div class="ttdeci">in enasl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00045">TrueDualPortRam.vhd:45</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_aed1aa6c9be5ac997e7fc050e1a4aeb4d"><div class="ttname"><a href="classAxiDualPortRam.html#aed1aa6c9be5ac997e7fc050e1a4aeb4d">AxiDualPortRam.axiWrAddr</a></div><div class="ttdeci">out axiWrAddrslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00065">AxiDualPortRam.vhd:65</a></div></div>
<div class="ttc" id="classDualPortRam_html_a1c9465c9431492ec79ab48827b02c46f"><div class="ttname"><a href="classDualPortRam.html#a1c9465c9431492ec79ab48827b02c46f">DualPortRam.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00031">DualPortRam.vhd:31</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a40c045caa696a50802c2bf7473b2e5ce"><div class="ttname"><a href="classAxiDualPortRam.html#a40c045caa696a50802c2bf7473b2e5ce">AxiDualPortRam.addr</a></div><div class="ttdeci">in addrslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00060">AxiDualPortRam.vhd:60</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html"><div class="ttname"><a href="classTrueDualPortRam.html">TrueDualPortRam</a></div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00028">TrueDualPortRam.vhd:28</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a0073970f1392f10032ffbb4c4164e1a9"><div class="ttname"><a href="classTrueDualPortRam.html#a0073970f1392f10032ffbb4c4164e1a9">TrueDualPortRam.rstb</a></div><div class="ttdeci">in rstbsl  :=not (   RST_POLARITY_G)</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00058">TrueDualPortRam.vhd:58</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a8356101c711508ef98fa0822c2d858dc"><div class="ttname"><a href="classAxiDualPortRam.html#a8356101c711508ef98fa0822c2d858dc">AxiDualPortRam.AXI_ERROR_RESP_G</a></div><div class="ttdeci">AXI_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00043">AxiDualPortRam.vhd:43</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_ad266db92a49146cc82fa178017b61f9a"><div class="ttname"><a href="classTrueDualPortRam.html#ad266db92a49146cc82fa178017b61f9a">TrueDualPortRam.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  1 to ( 2** 24):= 9</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00040">TrueDualPortRam.vhd:40</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a7e1507317d33a48c5e3da12b6b173828"><div class="ttname"><a href="classAxiDualPortRam.html#a7e1507317d33a48c5e3da12b6b173828">AxiDualPortRam.SYS_BYTE_WR_EN_G</a></div><div class="ttdeci">SYS_BYTE_WR_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00038">AxiDualPortRam.vhd:38</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a42c10f727efb8e11d46ca10c8020f99f"><div class="ttname"><a href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLitePkg.AxiLiteWriteMasterType</a></div><div class="ttdeci">AxiLiteWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00111">AxiLitePkg.vhd:111</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a45e89f3eeae3490e84a46edfe3d4bbd3"><div class="ttname"><a href="classSynchronizerFifo.html#a45e89f3eeae3490e84a46edfe3d4bbd3">SynchronizerFifo.wr_en</a></div><div class="ttdeci">in wr_ensl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00044">SynchronizerFifo.vhd:44</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classTrueDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">TrueDualPortRam.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00031">TrueDualPortRam.vhd:31</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a608847e226c256a47ee2713644710553"><div class="ttname"><a href="classSynchronizerFifo.html#a608847e226c256a47ee2713644710553">SynchronizerFifo.din</a></div><div class="ttdeci">in dinslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00045">SynchronizerFifo.vhd:45</a></div></div>
<div class="ttc" id="classDualPortRam_html_a0ed4cde484ee5ed08f4bcfed67335ba7"><div class="ttname"><a href="classDualPortRam.html#a0ed4cde484ee5ed08f4bcfed67335ba7">DualPortRam.doutb</a></div><div class="ttdeci">out doutbslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00057">DualPortRam.vhd:57</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a1a6f93ced747a270ba8fd0949bb39cbd"><div class="ttname"><a href="classTrueDualPortRam.html#a1a6f93ced747a270ba8fd0949bb39cbd">TrueDualPortRam.weaByte</a></div><div class="ttdeci">in weaByteslv(   wordCount(   DATA_WIDTH_G,   BYTE_WIDTH_G)- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00047">TrueDualPortRam.vhd:47</a></div></div>
<div class="ttc" id="classDualPortRam_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">DualPortRam.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00029">DualPortRam.vhd:29</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_ab78030d5f67d71697714890767d1d6f3"><div class="ttname"><a href="classTrueDualPortRam.html#ab78030d5f67d71697714890767d1d6f3">TrueDualPortRam.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 18</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00038">TrueDualPortRam.vhd:38</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiDualPortRam.html#a67a837684e4f18c2d236ac1d053b419b">AxiDualPortRam.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00032">AxiDualPortRam.vhd:32</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html"><div class="ttname"><a href="classAxiDualPortRam.html">AxiDualPortRam</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00029">AxiDualPortRam.vhd:29</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a570912130518324b409aafb3bd07c9e9"><div class="ttname"><a href="classAxiLitePkg.html#a570912130518324b409aafb3bd07c9e9">AxiLitePkg.rdata</a></div><div class="ttdeci">slv( 31 downto  0)   rdata</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00089">AxiLitePkg.vhd:89</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a3ccd28c3760c5ddd434a9aabc40b6f19"><div class="ttname"><a href="classTrueDualPortRam.html#a3ccd28c3760c5ddd434a9aabc40b6f19">TrueDualPortRam.BYTE_WR_EN_G</a></div><div class="ttdeci">BYTE_WR_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00037">TrueDualPortRam.vhd:37</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a3580807ae0fa575fe47dc6704c55e259"><div class="ttname"><a href="classAxiDualPortRam.html#a3580807ae0fa575fe47dc6704c55e259">AxiDualPortRam.dout</a></div><div class="ttdeci">out doutslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00062">AxiDualPortRam.vhd:62</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiDualPortRam.html#a399a775bae9ae4819d5af6838a95e28e">AxiDualPortRam.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00048">AxiDualPortRam.vhd:48</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a2f8fbcbfcbf1d17fe6c996637db29785"><div class="ttname"><a href="classAxiDualPortRam.html#a2f8fbcbfcbf1d17fe6c996637db29785">AxiDualPortRam.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger  := 32</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00041">AxiDualPortRam.vhd:41</a></div></div>
<div class="ttc" id="classDualPortRam_html_aa15a7b289c417a934aa707db52c8e30d"><div class="ttname"><a href="classDualPortRam.html#aa15a7b289c417a934aa707db52c8e30d">DualPortRam.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  1 to ( 2** 24):= 4</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00039">DualPortRam.vhd:39</a></div></div>
<div class="ttc" id="classAxiLitePkg_html"><div class="ttname"><a href="classAxiLitePkg.html">AxiLitePkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00024">AxiLitePkg.vhd:24</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_acba96318710cc133e7cedbbd8d34a722"><div class="ttname"><a href="classTrueDualPortRam.html#acba96318710cc133e7cedbbd8d34a722">TrueDualPortRam.webByte</a></div><div class="ttdeci">in webByteslv(   wordCount(   DATA_WIDTH_G,   BYTE_WIDTH_G)- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00057">TrueDualPortRam.vhd:57</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a7b6305ce33eef151186b560566fc7707"><div class="ttname"><a href="classTrueDualPortRam.html#a7b6305ce33eef151186b560566fc7707">TrueDualPortRam.web</a></div><div class="ttdeci">in websl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00056">TrueDualPortRam.vhd:56</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_af5119c0b605c18019332c4a648fa6880"><div class="ttname"><a href="classSynchronizerFifo.html#af5119c0b605c18019332c4a648fa6880">SynchronizerFifo.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00031">SynchronizerFifo.vhd:31</a></div></div>
<div class="ttc" id="classDualPortRam_html_a227400c3f7cf936f7cd4cc432537856b"><div class="ttname"><a href="classDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">DualPortRam.MODE_G</a></div><div class="ttdeci">MODE_Gstring  :=   &quot;read-first&quot;</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00035">DualPortRam.vhd:35</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a4565ce9b7bfb4735620161676667f181"><div class="ttname"><a href="classTrueDualPortRam.html#a4565ce9b7bfb4735620161676667f181">TrueDualPortRam.douta</a></div><div class="ttdeci">out doutaslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00051">TrueDualPortRam.vhd:51</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classAxiDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">AxiDualPortRam.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00042">AxiDualPortRam.vhd:42</a></div></div>
<div class="ttc" id="classDualPortRam_html_aa4c0f0bdfc190b2ae0db135b72dfd277"><div class="ttname"><a href="classDualPortRam.html#aa4c0f0bdfc190b2ae0db135b72dfd277">DualPortRam.clka</a></div><div class="ttdeci">in clkasl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00043">DualPortRam.vhd:43</a></div></div>
<div class="ttc" id="classDualPortRam_html_a3ccd28c3760c5ddd434a9aabc40b6f19"><div class="ttname"><a href="classDualPortRam.html#a3ccd28c3760c5ddd434a9aabc40b6f19">DualPortRam.BYTE_WR_EN_G</a></div><div class="ttdeci">BYTE_WR_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00036">DualPortRam.vhd:36</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a10caaac7bc1267f6533849e46f247e36"><div class="ttname"><a href="classAxiLitePkg.html#a10caaac7bc1267f6533849e46f247e36">AxiLitePkg.wdata</a></div><div class="ttdeci">slv( 31 downto  0)   wdata</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00117">AxiLitePkg.vhd:117</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a3580807ae0fa575fe47dc6704c55e259"><div class="ttname"><a href="classSynchronizerFifo.html#a3580807ae0fa575fe47dc6704c55e259">SynchronizerFifo.dout</a></div><div class="ttdeci">out doutslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00050">SynchronizerFifo.vhd:50</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a0536379bc96023d191e8eda45931f500"><div class="ttname"><a href="classAxiLitePkg.html#a0536379bc96023d191e8eda45931f500">AxiLitePkg.axiStatus</a></div><div class="ttdeci">AxiLiteStatusType   axiStatus</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00183">AxiLitePkg.vhd:183</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_aa8c0b99c4da49a0e85f6369f29047d02"><div class="ttname"><a href="classSynchronizerFifo.html#aa8c0b99c4da49a0e85f6369f29047d02">SynchronizerFifo.valid</a></div><div class="ttdeci">out validsl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00049">SynchronizerFifo.vhd:49</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a24a98bd2cb9199b244283dcf6062333d"><div class="ttname"><a href="classSynchronizerFifo.html#a24a98bd2cb9199b244283dcf6062333d">SynchronizerFifo.rd_en</a></div><div class="ttdeci">in rd_ensl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00048">SynchronizerFifo.vhd:48</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ac853843ddfed2d2f94c6a410f13bcd26"><div class="ttname"><a href="classAxiLitePkg.html#ac853843ddfed2d2f94c6a410f13bcd26">AxiLitePkg.AXI_RESP_SLVERR_C</a></div><div class="ttdeci">slv( 1 downto  0)  :=   &quot;10&quot; AXI_RESP_SLVERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00036">AxiLitePkg.vhd:36</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae2978bd958e525c774fd0f4acd011584"><div class="ttname"><a href="classAxiLitePkg.html#ae2978bd958e525c774fd0f4acd011584">AxiLitePkg.writeEnable</a></div><div class="ttdeci">sl   writeEnable</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00167">AxiLitePkg.vhd:167</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ab7b4dc0fa15bfd73ad0ddf9b7b48be77"><div class="ttname"><a href="classAxiDualPortRam.html#ab7b4dc0fa15bfd73ad0ddf9b7b48be77">AxiDualPortRam.axiWrValid</a></div><div class="ttdeci">out axiWrValidsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00063">AxiDualPortRam.vhd:63</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_af5301f308dc850ff6d3b80315d2e644c"><div class="ttname"><a href="classAxiDualPortRam.html#af5301f308dc850ff6d3b80315d2e644c">AxiDualPortRam.axiReadSlave</a></div><div class="ttdeci">out axiReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00050">AxiDualPortRam.vhd:50</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a762b446ddef001083e8cfc52dc38385f"><div class="ttname"><a href="classSynchronizerFifo.html#a762b446ddef001083e8cfc52dc38385f">SynchronizerFifo.COMMON_CLK_G</a></div><div class="ttdeci">COMMON_CLK_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00030">SynchronizerFifo.vhd:30</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a7d7d51f4ffa626cfd871226f7ab88eee"><div class="ttname"><a href="classAxiLitePkg.html#a7d7d51f4ffa626cfd871226f7ab88eee">AxiLitePkg.AXI_RESP_DECERR_C</a></div><div class="ttdeci">slv( 1 downto  0)  :=   &quot;11&quot; AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00049">AxiLitePkg.vhd:49</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiDualPortRam.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiDualPortRam.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00047">AxiDualPortRam.vhd:47</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a46ba5d615619cef3a40e48f9927e24c3"><div class="ttname"><a href="classAxiDualPortRam.html#a46ba5d615619cef3a40e48f9927e24c3">AxiDualPortRam.clk</a></div><div class="ttdeci">in clksl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00055">AxiDualPortRam.vhd:55</a></div></div>
<div class="ttc" id="classDualPortRam_html_a2762b9bc70face6539eaeb895b683cf8"><div class="ttname"><a href="classDualPortRam.html#a2762b9bc70face6539eaeb895b683cf8">DualPortRam.clkb</a></div><div class="ttdeci">in clkbsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00053">DualPortRam.vhd:53</a></div></div>
<div class="ttc" id="classDualPortRam_html_a6b0e2c721d28285878a5784dcf093791"><div class="ttname"><a href="classDualPortRam.html#a6b0e2c721d28285878a5784dcf093791">DualPortRam.DOB_REG_G</a></div><div class="ttdeci">DOB_REG_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00034">DualPortRam.vhd:34</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_abf08eac4311749af56c8ec14b1903091"><div class="ttname"><a href="classAxiDualPortRam.html#abf08eac4311749af56c8ec14b1903091">AxiDualPortRam.axiWriteMaster</a></div><div class="ttdeci">in axiWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00051">AxiDualPortRam.vhd:51</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html"><div class="ttname"><a href="classSynchronizerFifo.html">SynchronizerFifo</a></div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00027">SynchronizerFifo.vhd:27</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a762b446ddef001083e8cfc52dc38385f"><div class="ttname"><a href="classAxiDualPortRam.html#a762b446ddef001083e8cfc52dc38385f">AxiDualPortRam.COMMON_CLK_G</a></div><div class="ttdeci">COMMON_CLK_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00039">AxiDualPortRam.vhd:39</a></div></div>
<div class="ttc" id="classDualPortRam_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">DualPortRam.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00040">DualPortRam.vhd:40</a></div></div>
<div class="ttc" id="classDualPortRam_html_a4565ce9b7bfb4735620161676667f181"><div class="ttname"><a href="classDualPortRam.html#a4565ce9b7bfb4735620161676667f181">DualPortRam.douta</a></div><div class="ttdeci">out doutaslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00050">DualPortRam.vhd:50</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ae5bfd145559b9a96ee357fedb2b9323b"><div class="ttname"><a href="classAxiDualPortRam.html#ae5bfd145559b9a96ee357fedb2b9323b">AxiDualPortRam.SYS_WR_EN_G</a></div><div class="ttdeci">SYS_WR_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00037">AxiDualPortRam.vhd:37</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_ada00bcbb3416fb22f6faca63b14c7204"><div class="ttname"><a href="classTrueDualPortRam.html#ada00bcbb3416fb22f6faca63b14c7204">TrueDualPortRam.INIT_G</a></div><div class="ttdeci">INIT_Gslv  :=   &quot;0&quot;</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00041">TrueDualPortRam.vhd:41</a></div></div>
<div class="ttc" id="classDualPortRam_html_a0de49fbe6e07a265532ec49da1f5c4bb"><div class="ttname"><a href="classDualPortRam.html#a0de49fbe6e07a265532ec49da1f5c4bb">DualPortRam.ena</a></div><div class="ttdeci">in enasl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00044">DualPortRam.vhd:44</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a6b0e2c721d28285878a5784dcf093791"><div class="ttname"><a href="classTrueDualPortRam.html#a6b0e2c721d28285878a5784dcf093791">TrueDualPortRam.DOB_REG_G</a></div><div class="ttdeci">DOB_REG_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00035">TrueDualPortRam.vhd:35</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a5c3ee3ae5f430fa7656a88e45a3354e4"><div class="ttname"><a href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLitePkg.AxiLiteReadMasterType</a></div><div class="ttdeci">AxiLiteReadMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00059">AxiLitePkg.vhd:59</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_aeb5a85572d93ce02389f9cda2614d8d3"><div class="ttname"><a href="classAxiDualPortRam.html#aeb5a85572d93ce02389f9cda2614d8d3">AxiDualPortRam.weByte</a></div><div class="ttdeci">in weByteslv(   wordCount(   DATA_WIDTH_G, 8)- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00058">AxiDualPortRam.vhd:58</a></div></div>
<div class="ttc" id="classDualPortRam_html_a42d34e19643bbb7db10c856e39be1f70"><div class="ttname"><a href="classDualPortRam.html#a42d34e19643bbb7db10c856e39be1f70">DualPortRam.addrb</a></div><div class="ttdeci">in addrbslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00056">DualPortRam.vhd:56</a></div></div>
<div class="ttc" id="classDualPortRam_html_a71e2e8c3e91a541c23baa99a96a9e982"><div class="ttname"><a href="classDualPortRam.html#a71e2e8c3e91a541c23baa99a96a9e982">DualPortRam.weaByte</a></div><div class="ttdeci">in weaByteslv(   wordCount(   DATA_WIDTH_G,   BYTE_WIDTH_G)- 1 downto  0)  :=( others =&gt; '1')</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00046">DualPortRam.vhd:46</a></div></div>
<div class="ttc" id="classDualPortRam_html_af8bd8c09eb96186d2a90af084084302f"><div class="ttname"><a href="classDualPortRam.html#af8bd8c09eb96186d2a90af084084302f">DualPortRam.wea</a></div><div class="ttdeci">in weasl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00045">DualPortRam.vhd:45</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_abdb528d0dd3b8ca1e4257bb9526fb321"><div class="ttname"><a href="classAxiLitePkg.html#abdb528d0dd3b8ca1e4257bb9526fb321">AxiLitePkg.readEnable</a></div><div class="ttdeci">sl   readEnable</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00168">AxiLitePkg.vhd:168</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a6fa663965e1809109683e0a65b74428d"><div class="ttname"><a href="classAxiLitePkg.html#a6fa663965e1809109683e0a65b74428d">AxiLitePkg.awaddr</a></div><div class="ttdeci">slv( 31 downto  0)   awaddr</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00113">AxiLitePkg.vhd:113</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a8bc0ef3d2b4eadc7e86b7ef66f15dfe9"><div class="ttname"><a href="classAxiDualPortRam.html#a8bc0ef3d2b4eadc7e86b7ef66f15dfe9">AxiDualPortRam.axiWrData</a></div><div class="ttdeci">out axiWrDataslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00066">AxiDualPortRam.vhd:66</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a54d8259bb929cffddb58c57f26e43289"><div class="ttname"><a href="classAxiLitePkg.html#a54d8259bb929cffddb58c57f26e43289">AxiLitePkg.AxiLiteStatusType</a></div><div class="ttdeci">AxiLiteStatusType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00166">AxiLitePkg.vhd:166</a></div></div>
<div class="ttc" id="classDualPortRam_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classDualPortRam.html#a04b2b321f81f02681a52c6c7d92ff12e">DualPortRam.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00037">DualPortRam.vhd:37</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a259ed46e9599b8818b73ef2eb0bcb7e9"><div class="ttname"><a href="classSynchronizerFifo.html#a259ed46e9599b8818b73ef2eb0bcb7e9">SynchronizerFifo.rst</a></div><div class="ttdeci">in rstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00041">SynchronizerFifo.vhd:41</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a3e5c4629cfd94695d9c5949fa356645c"><div class="ttname"><a href="classAxiLitePkg.html#a3e5c4629cfd94695d9c5949fa356645c">AxiLitePkg.AXI_LITE_READ_SLAVE_INIT_C</a></div><div class="ttdeci">AxiLiteReadSlaveType  :=(arready  =&gt; '0',rdata  =&gt;( others =&gt; '0'),rresp  =&gt;( others =&gt; '0'),rvalid  =&gt; '0') AXI_LITE_READ_SLAVE_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00095">AxiLitePkg.vhd:95</a></div></div>
<div class="ttc" id="classDualPortRam_html_aa0a293f84036fe9809012174a3321342"><div class="ttname"><a href="classDualPortRam.html#aa0a293f84036fe9809012174a3321342">DualPortRam.rsta</a></div><div class="ttdeci">in rstasl  :=not (   RST_POLARITY_G)</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00047">DualPortRam.vhd:47</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a2762b9bc70face6539eaeb895b683cf8"><div class="ttname"><a href="classTrueDualPortRam.html#a2762b9bc70face6539eaeb895b683cf8">TrueDualPortRam.clkb</a></div><div class="ttdeci">in clkbsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00054">TrueDualPortRam.vhd:54</a></div></div>
<div class="ttc" id="classDualPortRam_html_a809c163b53508417adf293222615f859"><div class="ttname"><a href="classDualPortRam.html#a809c163b53508417adf293222615f859">DualPortRam.BYTE_WIDTH_G</a></div><div class="ttdeci">BYTE_WIDTH_Ginteger  := 8</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00038">DualPortRam.vhd:38</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a90726144fdea03ebb52ed50145a861f0"><div class="ttname"><a href="classTrueDualPortRam.html#a90726144fdea03ebb52ed50145a861f0">TrueDualPortRam.addra</a></div><div class="ttdeci">in addraslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00049">TrueDualPortRam.vhd:49</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classSynchronizerFifo.html#a67a837684e4f18c2d236ac1d053b419b">SynchronizerFifo.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00029">SynchronizerFifo.vhd:29</a></div></div>
<div class="ttc" id="classDualPortRam_html_ae10218b9280bd97ed982c1aa2644c6d7"><div class="ttname"><a href="classDualPortRam.html#ae10218b9280bd97ed982c1aa2644c6d7">DualPortRam.dina</a></div><div class="ttdeci">in dinaslv(   DATA_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00049">DualPortRam.vhd:49</a></div></div>
<div class="ttc" id="classDualPortRam_html_a0f2247a6a3e8840e30be089433d9a486"><div class="ttname"><a href="classDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">DualPortRam.REG_EN_G</a></div><div class="ttdeci">REG_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00032">DualPortRam.vhd:32</a></div></div>
<div class="ttc" id="classDualPortRam_html_a8de8a468cd0588304c3d942978f7d102"><div class="ttname"><a href="classDualPortRam.html#a8de8a468cd0588304c3d942978f7d102">DualPortRam.DOA_REG_G</a></div><div class="ttdeci">DOA_REG_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00033">DualPortRam.vhd:33</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae5b4897324dec302eaaa23fcb6bed80e"><div class="ttname"><a href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLitePkg.AxiLiteReadSlaveType</a></div><div class="ttdeci">AxiLiteReadSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00085">AxiLitePkg.vhd:85</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a671f940cfe366c1bb9554b099577e5fe"><div class="ttname"><a href="classAxiDualPortRam.html#a671f940cfe366c1bb9554b099577e5fe">AxiDualPortRam.we</a></div><div class="ttdeci">in wesl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00057">AxiDualPortRam.vhd:57</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a259ed46e9599b8818b73ef2eb0bcb7e9"><div class="ttname"><a href="classAxiDualPortRam.html#a259ed46e9599b8818b73ef2eb0bcb7e9">AxiDualPortRam.rst</a></div><div class="ttdeci">in rstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00059">AxiDualPortRam.vhd:59</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ac847742920ba32301ddc91cf13d6f5fe"><div class="ttname"><a href="classAxiDualPortRam.html#ac847742920ba32301ddc91cf13d6f5fe">AxiDualPortRam.axiReadMaster</a></div><div class="ttdeci">in axiReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00049">AxiDualPortRam.vhd:49</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a429e582877625d651b6ef2030b9e26bc"><div class="ttname"><a href="classAxiDualPortRam.html#a429e582877625d651b6ef2030b9e26bc">AxiDualPortRam.en</a></div><div class="ttdeci">in ensl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00056">AxiDualPortRam.vhd:56</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_af8bd8c09eb96186d2a90af084084302f"><div class="ttname"><a href="classTrueDualPortRam.html#af8bd8c09eb96186d2a90af084084302f">TrueDualPortRam.wea</a></div><div class="ttdeci">in weasl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00046">TrueDualPortRam.vhd:46</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_af8ef8ae6d1b2afb01afa90df5f9e005e"><div class="ttname"><a href="classSynchronizerFifo.html#af8ef8ae6d1b2afb01afa90df5f9e005e">SynchronizerFifo.wr_clk</a></div><div class="ttdeci">in wr_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00043">SynchronizerFifo.vhd:43</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a0eb32e5fab67488b94fb47c9fe42e97f"><div class="ttname"><a href="classAxiDualPortRam.html#a0eb32e5fab67488b94fb47c9fe42e97f">AxiDualPortRam.axiWriteSlave</a></div><div class="ttdeci">out axiWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00052">AxiDualPortRam.vhd:52</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a809c163b53508417adf293222615f859"><div class="ttname"><a href="classTrueDualPortRam.html#a809c163b53508417adf293222615f859">TrueDualPortRam.BYTE_WIDTH_G</a></div><div class="ttdeci">BYTE_WIDTH_Ginteger  := 8</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00039">TrueDualPortRam.vhd:39</a></div></div>
<div class="ttc" id="classDualPortRam_html"><div class="ttname"><a href="classDualPortRam.html">DualPortRam</a></div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00026">DualPortRam.vhd:26</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ae88051a2dcc1758b0573b3f07c74761a"><div class="ttname"><a href="classAxiDualPortRam.html#ae88051a2dcc1758b0573b3f07c74761a">AxiDualPortRam.din</a></div><div class="ttdeci">in dinslv(   DATA_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00061">AxiDualPortRam.vhd:61</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a7b82f6dbdb3167c17e254c9ce0c6ecdc"><div class="ttname"><a href="classAxiLitePkg.html#a7b82f6dbdb3167c17e254c9ce0c6ecdc">AxiLitePkg.AXI_RESP_OK_C</a></div><div class="ttdeci">slv( 1 downto  0)  :=   &quot;00&quot; AXI_RESP_OK_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00031">AxiLitePkg.vhd:31</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_af5119c0b605c18019332c4a648fa6880"><div class="ttname"><a href="classAxiDualPortRam.html#af5119c0b605c18019332c4a648fa6880">AxiDualPortRam.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00033">AxiDualPortRam.vhd:33</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a8de8a468cd0588304c3d942978f7d102"><div class="ttname"><a href="classTrueDualPortRam.html#a8de8a468cd0588304c3d942978f7d102">TrueDualPortRam.DOA_REG_G</a></div><div class="ttdeci">DOA_REG_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00034">TrueDualPortRam.vhd:34</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a41f84c45e871d0487ec8e8273082c0d4"><div class="ttname"><a href="classAxiLitePkg.html#a41f84c45e871d0487ec8e8273082c0d4">AxiLitePkg.araddr</a></div><div class="ttdeci">slv( 31 downto  0)   araddr</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00061">AxiLitePkg.vhd:61</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_aa0a293f84036fe9809012174a3321342"><div class="ttname"><a href="classTrueDualPortRam.html#aa0a293f84036fe9809012174a3321342">TrueDualPortRam.rsta</a></div><div class="ttdeci">in rstasl  :=not (   RST_POLARITY_G)</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00048">TrueDualPortRam.vhd:48</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a07ee2df2c53efecf5ad021383c70abba"><div class="ttname"><a href="classAxiLitePkg.html#a07ee2df2c53efecf5ad021383c70abba">AxiLitePkg.wstrb</a></div><div class="ttdeci">slv( 3 downto  0)   wstrb</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00118">AxiLitePkg.vhd:118</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a0ed4cde484ee5ed08f4bcfed67335ba7"><div class="ttname"><a href="classTrueDualPortRam.html#a0ed4cde484ee5ed08f4bcfed67335ba7">TrueDualPortRam.doutb</a></div><div class="ttdeci">out doutbslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00061">TrueDualPortRam.vhd:61</a></div></div>
<div class="ttc" id="classDualPortRam_html_a90726144fdea03ebb52ed50145a861f0"><div class="ttname"><a href="classDualPortRam.html#a90726144fdea03ebb52ed50145a861f0">DualPortRam.addra</a></div><div class="ttdeci">in addraslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00048">DualPortRam.vhd:48</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a227400c3f7cf936f7cd4cc432537856b"><div class="ttname"><a href="classAxiDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">AxiDualPortRam.MODE_G</a></div><div class="ttdeci">MODE_Gstring  :=   &quot;read-first&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00035">AxiDualPortRam.vhd:35</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_ae6e34146e5554eb4fc69be116a127bfb"><div class="ttname"><a href="classAxiDualPortRam.html#ae6e34146e5554eb4fc69be116a127bfb">AxiDualPortRam.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  1 to ( 2** 24):= 5</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00040">AxiDualPortRam.vhd:40</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a0f2247a6a3e8840e30be089433d9a486"><div class="ttname"><a href="classAxiDualPortRam.html#a0f2247a6a3e8840e30be089433d9a486">AxiDualPortRam.REG_EN_G</a></div><div class="ttdeci">REG_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00034">AxiDualPortRam.vhd:34</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a227400c3f7cf936f7cd4cc432537856b"><div class="ttname"><a href="classTrueDualPortRam.html#a227400c3f7cf936f7cd4cc432537856b">TrueDualPortRam.MODE_G</a></div><div class="ttdeci">MODE_Gstring  :=   &quot;read-first&quot;</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00036">TrueDualPortRam.vhd:36</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_aa4c0f0bdfc190b2ae0db135b72dfd277"><div class="ttname"><a href="classTrueDualPortRam.html#aa4c0f0bdfc190b2ae0db135b72dfd277">TrueDualPortRam.clka</a></div><div class="ttdeci">in clkasl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00044">TrueDualPortRam.vhd:44</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_a00541e83833d7ed9f60ea0f4c495fe9a"><div class="ttname"><a href="classAxiDualPortRam.html#a00541e83833d7ed9f60ea0f4c495fe9a">AxiDualPortRam.axiWrStrobe</a></div><div class="ttdeci">out axiWrStrobeslv(   wordCount(   DATA_WIDTH_G, 8)- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00064">AxiDualPortRam.vhd:64</a></div></div>
<div class="ttc" id="classDualPortRam_html_a0073970f1392f10032ffbb4c4164e1a9"><div class="ttname"><a href="classDualPortRam.html#a0073970f1392f10032ffbb4c4164e1a9">DualPortRam.rstb</a></div><div class="ttdeci">in rstbsl  :=not (   RST_POLARITY_G)</div><div class="ttdef"><b>Definition:</b> <a href="DualPortRam_8vhd_source.html#l00055">DualPortRam.vhd:55</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a400db103e7b52fb031db1b515eeafdaa"><div class="ttname"><a href="classSynchronizerFifo.html#a400db103e7b52fb031db1b515eeafdaa">SynchronizerFifo.rd_clk</a></div><div class="ttdeci">in rd_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00047">SynchronizerFifo.vhd:47</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a4557af55e906fafcc45c4111da8f4cf3"><div class="ttname"><a href="classAxiLitePkg.html#a4557af55e906fafcc45c4111da8f4cf3">AxiLitePkg.AXI_LITE_WRITE_SLAVE_INIT_C</a></div><div class="ttdeci">AxiLiteWriteSlaveType  :=(awready  =&gt; '0',wready  =&gt; '0',bresp  =&gt;( others =&gt; '0'),bvalid  =&gt; '0') AXI_LITE_WRITE_SLAVE_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00156">AxiLitePkg.vhd:156</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aadba1252ff7f25e42343ce5b96f1c20a"><div class="ttname"><a href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLitePkg.AxiLiteWriteSlaveType</a></div><div class="ttdeci">AxiLiteWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00144">AxiLitePkg.vhd:144</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_ae10218b9280bd97ed982c1aa2644c6d7"><div class="ttname"><a href="classTrueDualPortRam.html#ae10218b9280bd97ed982c1aa2644c6d7">TrueDualPortRam.dina</a></div><div class="ttdeci">in dinaslv(   DATA_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00050">TrueDualPortRam.vhd:50</a></div></div>
<div class="ttc" id="classAxiDualPortRam_html_aa92803d72989301fb3e3f9edc3ae8b13"><div class="ttname"><a href="classAxiDualPortRam.html#aa92803d72989301fb3e3f9edc3ae8b13">AxiDualPortRam.AXI_WR_EN_G</a></div><div class="ttdeci">AXI_WR_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiDualPortRam_8vhd_source.html#l00036">AxiDualPortRam.vhd:36</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a063be98099abe71dfd431e3295e231e5"><div class="ttname"><a href="classTrueDualPortRam.html#a063be98099abe71dfd431e3295e231e5">TrueDualPortRam.dinb</a></div><div class="ttdeci">in dinbslv(   DATA_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00060">TrueDualPortRam.vhd:60</a></div></div>
<div class="ttc" id="classAxiDmaPkg_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classAxiDmaPkg.html#a0a6af6eef40212dbaf130d57ce711256">AxiDmaPkg.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="AxiDmaPkg_8vhd_source.html#l00019">AxiDmaPkg.vhd:19</a></div></div>
<div class="ttc" id="classSynchronizerFifo_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classSynchronizerFifo.html#a04b2b321f81f02681a52c6c7d92ff12e">SynchronizerFifo.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerFifo_8vhd_source.html#l00036">SynchronizerFifo.vhd:36</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classTrueDualPortRam_html_a42d34e19643bbb7db10c856e39be1f70"><div class="ttname"><a href="classTrueDualPortRam.html#a42d34e19643bbb7db10c856e39be1f70">TrueDualPortRam.addrb</a></div><div class="ttdeci">in addrbslv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0')</div><div class="ttdef"><b>Definition:</b> <a href="TrueDualPortRam_8vhd_source.html#l00059">TrueDualPortRam.vhd:59</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a7f5d46811f4ffee5c621add2f69c01a.html">axi</a></li><li class="navelem"><a class="el" href="dir_6248789d70a2c07f4275d318e7bfc607.html">rtl</a></li><li class="navelem"><a class="el" href="AxiDualPortRam_8vhd.html">AxiDualPortRam.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
