// Seed: 1505415749
module module_0 (
    input tri   id_0,
    input tri0  id_1,
    input uwire id_2,
    input wor   id_3
);
  logic [7:0] id_5;
  assign id_5[1] = id_3;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1
);
  assign id_1 = id_0 > 1;
  module_0(
      id_0, id_0, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5, id_6;
endmodule
module module_3;
  assign id_1 = 1'h0 || id_1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
