{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:13:51 2018 " "Info: Processing started: Fri Jan 05 23:13:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_ORDER -c CPU_ORDER --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_ORDER -c CPU_ORDER --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "F_BUS\$latch " "Warning: Node \"F_BUS\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FL_BUS\$latch " "Warning: Node \"FL_BUS\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FR_BUS\$latch " "Warning: Node \"FR_BUS\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "M\$latch " "Warning: Node \"M\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "S\[0\]\$latch " "Warning: Node \"S\[0\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "S\[1\]\$latch " "Warning: Node \"S\[1\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "S\[2\]\$latch " "Warning: Node \"S\[2\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "S\[3\]\$latch " "Warning: Node \"S\[3\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R_Add\[0\]\$latch " "Warning: Node \"R_Add\[0\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R_Add\[1\]\$latch " "Warning: Node \"R_Add\[1\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "W_Add\[0\]\$latch " "Warning: Node \"W_Add\[0\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "W_Add\[1\]\$latch " "Warning: Node \"W_Add\[1\]\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "W_n\$latch " "Warning: Node \"W_n\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DL\$latch " "Warning: Node \"DL\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CS_n\$latch " "Warning: Node \"CS_n\$latch\" is a latch" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SM " "Info: Assuming node \"SM\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Data_in\[7\] " "Info: Assuming node \"Data_in\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Data_in\[4\] " "Info: Assuming node \"Data_in\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Data_in\[6\] " "Info: Assuming node \"Data_in\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Data_in\[5\] " "Info: Assuming node \"Data_in\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "F_BUS~2 " "Info: Detected gated clock \"F_BUS~2\" as buffer" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_BUS~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FL_BUS~0 " "Info: Detected gated clock \"FL_BUS~0\" as buffer" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_BUS~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "M\$latch Data_in\[0\] Data_in\[7\] 3.687 ns register " "Info: tsu for register \"M\$latch\" (data pin = \"Data_in\[0\]\", clock pin = \"Data_in\[7\]\") is 3.687 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.846 ns + Longest pin register " "Info: + Longest pin to register delay is 6.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[0\] 1 PIN PIN_R2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 5; PIN Node = 'Data_in\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.566 ns) + CELL(0.053 ns) 5.449 ns Mux12~10 2 COMB LCCOMB_X1_Y7_N22 2 " "Info: 2: + IC(4.566 ns) + CELL(0.053 ns) = 5.449 ns; Loc. = LCCOMB_X1_Y7_N22; Fanout = 2; COMB Node = 'Mux12~10'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { Data_in[0] Mux12~10 } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.378 ns) 6.846 ns M\$latch 3 REG LCCOMB_X10_Y4_N18 3 " "Info: 3: + IC(1.019 ns) + CELL(0.378 ns) = 6.846 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 3; REG Node = 'M\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { Mux12~10 M$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 18.42 % ) " "Info: Total cell delay = 1.261 ns ( 18.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.585 ns ( 81.58 % ) " "Info: Total interconnect delay = 5.585 ns ( 81.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { Data_in[0] Mux12~10 M$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { Data_in[0] {} Data_in[0]~combout {} Mux12~10 {} M$latch {} } { 0.000ns 0.000ns 4.566ns 1.019ns } { 0.000ns 0.830ns 0.053ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.419 ns + " "Info: + Micro setup delay of destination is 0.419 ns" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Data_in\[7\] destination 3.578 ns - Shortest register " "Info: - Shortest clock path from clock \"Data_in\[7\]\" to destination register is 3.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[7\] 1 CLK PIN_T21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 3; CLK Node = 'Data_in\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.225 ns) 1.638 ns F_BUS~2 2 COMB LCCOMB_X1_Y7_N24 1 " "Info: 2: + IC(0.583 ns) + CELL(0.225 ns) = 1.638 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'F_BUS~2'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Data_in[7] F_BUS~2 } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.000 ns) 2.612 ns F_BUS~2clkctrl 3 COMB CLKCTRL_G3 13 " "Info: 3: + IC(0.974 ns) + CELL(0.000 ns) = 2.612 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'F_BUS~2clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { F_BUS~2 F_BUS~2clkctrl } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 3.578 ns M\$latch 4 REG LCCOMB_X10_Y4_N18 3 " "Info: 4: + IC(0.913 ns) + CELL(0.053 ns) = 3.578 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 3; REG Node = 'M\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { F_BUS~2clkctrl M$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 30.97 % ) " "Info: Total cell delay = 1.108 ns ( 30.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 69.03 % ) " "Info: Total interconnect delay = 2.470 ns ( 69.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { Data_in[7] F_BUS~2 F_BUS~2clkctrl M$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Data_in[7] {} Data_in[7]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} M$latch {} } { 0.000ns 0.000ns 0.583ns 0.974ns 0.913ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { Data_in[0] Mux12~10 M$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { Data_in[0] {} Data_in[0]~combout {} Mux12~10 {} M$latch {} } { 0.000ns 0.000ns 4.566ns 1.019ns } { 0.000ns 0.830ns 0.053ns 0.378ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { Data_in[7] F_BUS~2 F_BUS~2clkctrl M$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { Data_in[7] {} Data_in[7]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} M$latch {} } { 0.000ns 0.000ns 0.583ns 0.974ns 0.913ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Data_in\[4\] R_Add\[1\] R_Add\[1\]\$latch 7.740 ns register " "Info: tco from clock \"Data_in\[4\]\" to destination pin \"R_Add\[1\]\" through register \"R_Add\[1\]\$latch\" is 7.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Data_in\[4\] source 3.719 ns + Longest register " "Info: + Longest clock path from clock \"Data_in\[4\]\" to source register is 3.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[4\] 1 CLK PIN_T22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 7; CLK Node = 'Data_in\[4\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.228 ns) 1.828 ns F_BUS~2 2 COMB LCCOMB_X1_Y7_N24 1 " "Info: 2: + IC(0.770 ns) + CELL(0.228 ns) = 1.828 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'F_BUS~2'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { Data_in[4] F_BUS~2 } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.000 ns) 2.802 ns F_BUS~2clkctrl 3 COMB CLKCTRL_G3 13 " "Info: 3: + IC(0.974 ns) + CELL(0.000 ns) = 2.802 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'F_BUS~2clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { F_BUS~2 F_BUS~2clkctrl } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.053 ns) 3.719 ns R_Add\[1\]\$latch 4 REG LCCOMB_X15_Y7_N16 1 " "Info: 4: + IC(0.864 ns) + CELL(0.053 ns) = 3.719 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; REG Node = 'R_Add\[1\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { F_BUS~2clkctrl R_Add[1]$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 29.87 % ) " "Info: Total cell delay = 1.111 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.608 ns ( 70.13 % ) " "Info: Total interconnect delay = 2.608 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { Data_in[4] F_BUS~2 F_BUS~2clkctrl R_Add[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { Data_in[4] {} Data_in[4]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} R_Add[1]$latch {} } { 0.000ns 0.000ns 0.770ns 0.974ns 0.864ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.021 ns + Longest register pin " "Info: + Longest register to pin delay is 4.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_Add\[1\]\$latch 1 REG LCCOMB_X15_Y7_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; REG Node = 'R_Add\[1\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_Add[1]$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(2.124 ns) 4.021 ns R_Add\[1\] 2 PIN PIN_R6 0 " "Info: 2: + IC(1.897 ns) + CELL(2.124 ns) = 4.021 ns; Loc. = PIN_R6; Fanout = 0; PIN Node = 'R_Add\[1\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { R_Add[1]$latch R_Add[1] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 52.82 % ) " "Info: Total cell delay = 2.124 ns ( 52.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.897 ns ( 47.18 % ) " "Info: Total interconnect delay = 1.897 ns ( 47.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { R_Add[1]$latch R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { R_Add[1]$latch {} R_Add[1] {} } { 0.000ns 1.897ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { Data_in[4] F_BUS~2 F_BUS~2clkctrl R_Add[1]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { Data_in[4] {} Data_in[4]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} R_Add[1]$latch {} } { 0.000ns 0.000ns 0.770ns 0.974ns 0.864ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { R_Add[1]$latch R_Add[1] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { R_Add[1]$latch {} R_Add[1] {} } { 0.000ns 1.897ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SM LD_PC 6.617 ns Longest " "Info: Longest tpd from source pin \"SM\" to destination pin \"LD_PC\" is 6.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns SM 1 CLK PIN_R22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R22; Fanout = 3; CLK Node = 'SM'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.653 ns) + CELL(2.134 ns) 6.617 ns LD_PC 2 PIN PIN_P18 0 " "Info: 2: + IC(3.653 ns) + CELL(2.134 ns) = 6.617 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'LD_PC'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.787 ns" { SM LD_PC } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 44.79 % ) " "Info: Total cell delay = 2.964 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.653 ns ( 55.21 % ) " "Info: Total interconnect delay = 3.653 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.617 ns" { SM LD_PC } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.617 ns" { SM {} SM~combout {} LD_PC {} } { 0.000ns 0.000ns 3.653ns } { 0.000ns 0.830ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "S\[3\]\$latch Data_in\[7\] Data_in\[4\] -0.775 ns register " "Info: th for register \"S\[3\]\$latch\" (data pin = \"Data_in\[7\]\", clock pin = \"Data_in\[4\]\") is -0.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Data_in\[4\] destination 3.753 ns + Longest register " "Info: + Longest clock path from clock \"Data_in\[4\]\" to destination register is 3.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[4\] 1 CLK PIN_T22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T22; Fanout = 7; CLK Node = 'Data_in\[4\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.228 ns) 1.828 ns F_BUS~2 2 COMB LCCOMB_X1_Y7_N24 1 " "Info: 2: + IC(0.770 ns) + CELL(0.228 ns) = 1.828 ns; Loc. = LCCOMB_X1_Y7_N24; Fanout = 1; COMB Node = 'F_BUS~2'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { Data_in[4] F_BUS~2 } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.000 ns) 2.802 ns F_BUS~2clkctrl 3 COMB CLKCTRL_G3 13 " "Info: 3: + IC(0.974 ns) + CELL(0.000 ns) = 2.802 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'F_BUS~2clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { F_BUS~2 F_BUS~2clkctrl } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 3.753 ns S\[3\]\$latch 4 REG LCCOMB_X1_Y7_N26 1 " "Info: 4: + IC(0.898 ns) + CELL(0.053 ns) = 3.753 ns; Loc. = LCCOMB_X1_Y7_N26; Fanout = 1; REG Node = 'S\[3\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { F_BUS~2clkctrl S[3]$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 29.60 % ) " "Info: Total cell delay = 1.111 ns ( 29.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.642 ns ( 70.40 % ) " "Info: Total interconnect delay = 2.642 ns ( 70.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { Data_in[4] F_BUS~2 F_BUS~2clkctrl S[3]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { Data_in[4] {} Data_in[4]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} S[3]$latch {} } { 0.000ns 0.000ns 0.770ns 0.974ns 0.898ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.528 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data_in\[7\] 1 CLK PIN_T21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T21; Fanout = 3; CLK Node = 'Data_in\[7\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.470 ns) + CELL(0.228 ns) 4.528 ns S\[3\]\$latch 2 REG LCCOMB_X1_Y7_N26 1 " "Info: 2: + IC(3.470 ns) + CELL(0.228 ns) = 4.528 ns; Loc. = LCCOMB_X1_Y7_N26; Fanout = 1; REG Node = 'S\[3\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { Data_in[7] S[3]$latch } "NODE_NAME" } } { "CPU_ORDER.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ORDER/CPU_ORDER.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.058 ns ( 23.37 % ) " "Info: Total cell delay = 1.058 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.470 ns ( 76.63 % ) " "Info: Total interconnect delay = 3.470 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { Data_in[7] S[3]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { Data_in[7] {} Data_in[7]~combout {} S[3]$latch {} } { 0.000ns 0.000ns 3.470ns } { 0.000ns 0.830ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.753 ns" { Data_in[4] F_BUS~2 F_BUS~2clkctrl S[3]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.753 ns" { Data_in[4] {} Data_in[4]~combout {} F_BUS~2 {} F_BUS~2clkctrl {} S[3]$latch {} } { 0.000ns 0.000ns 0.770ns 0.974ns 0.898ns } { 0.000ns 0.830ns 0.228ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { Data_in[7] S[3]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { Data_in[7] {} Data_in[7]~combout {} S[3]$latch {} } { 0.000ns 0.000ns 3.470ns } { 0.000ns 0.830ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:13:51 2018 " "Info: Processing ended: Fri Jan 05 23:13:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
