// Seed: 3063764117
module module_0;
  id_1(
      .id_0(1)
  );
  wand id_2;
  wire id_3, id_4;
  id_5(
      id_2, 1'b0, 1
  );
  wire id_6;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1.id_1 = 1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  wor   id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  tri   id_3,
    output wand  id_4
    , id_8,
    output wire  id_5,
    output logic id_6
);
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_6 <= 1;
    id_8 <= 1;
    begin : LABEL_0
      `define pp_9 0
    end
  end
endmodule
