Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 22 23:27:06 2022
| Host         : DESKTOP-TBK7KCD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Zed_SPI_wrapper_control_sets_placed.rpt
| Design       : Zed_SPI_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   337 |
|    Minimum number of control sets                        |   337 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   551 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   337 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |   175 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     8 |
| >= 16              |    61 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2160 |          768 |
| No           | No                    | Yes                    |              28 |           11 |
| No           | Yes                   | No                     |             427 |          178 |
| Yes          | No                    | No                     |             716 |          201 |
| Yes          | No                    | Yes                    |              40 |            9 |
| Yes          | Yes                   | No                     |            2974 |          853 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                                                 Enable Signal                                                                                                                                                |                                                                                                                                                     Set/Reset Signal                                                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                         | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                       | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                    |                3 |              4 |         1.33 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                                       | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3[0]                                                                                                          | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                               |                1 |              4 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                       | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                              | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                2 |              4 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/ip_addr_cap0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |              5 |         1.25 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |         2.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                     | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                     | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                2 |              5 |         2.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                2 |              5 |         2.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                              | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                               | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                                                                                                                                                                     | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8][0]                                                                                                                                           |                1 |              6 |         6.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_reg_out_reg[0]_0[0]                                                                                                       | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                                                                             |                1 |              6 |         6.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                   | Zed_SPI_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                   |                                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/rst_ps7_0_100M_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                 | Zed_SPI_i/rst_ps7_0_100M_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                         | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                   |                                                                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[15]_i_1_n_0                                                                                                                                                                                                                       |                5 |              7 |         1.40 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0                                                                                                                                                                                                                     | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                  | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_clr_dbc_reg_reg[0]                                                                                                                                                                     |                2 |              7 |         3.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                 | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                             |                2 |              7 |         3.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                         | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                             |                3 |              7 |         2.33 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                       | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                6 |              7 |         1.17 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                     | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                    | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                    | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                    | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                    | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                             |                5 |              8 |         1.60 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                    | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                             | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                             | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                             | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                            | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                     | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                     | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                           | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0                                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX26_out                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                           | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                          | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                4 |              8 |         2.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                          | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                          | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                          | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                          | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                          | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                          | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                                       | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                        | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                       | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                                     | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0                                                                                                                                                                                                                        | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_TX22_out                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                     | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                     | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0                                                                                                                                                                                                        | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX22_out                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                                                    | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                               | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                     | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                               | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                     | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                               | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                      | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                     | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                          | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                                      | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/E[0]                                                                                                                                                                                                                               | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                    | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                   | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                    | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                2 |              9 |         4.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                  |                                                                                                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                               | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                    |                2 |              9 |         4.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                3 |              9 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              9 |         4.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                               | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                    |                3 |              9 |         3.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                  | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              9 |         4.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |         2.25 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                4 |             10 |         2.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                       | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                      |                3 |             10 |         3.33 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                      |                2 |             10 |         5.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                           | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                  | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                             | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                                                             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                                                            |                2 |             10 |         5.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_eop_sent_reg0                                                                                                                                                                        |                8 |             11 |         1.38 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_2_n_0                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                 |                4 |             12 |         3.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                4 |             12 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/p_0_in7_out                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_2_n_0                                                                                                                                                                                                                 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_1_n_0                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             12 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          |                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count151_out                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_1_n_0                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                      |                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                      |                5 |             12 |         2.40 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                       | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                  |                2 |             13 |         6.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                          | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             14 |         2.80 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                    | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             14 |         3.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                9 |             15 |         1.67 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_mvalid_stop_reg_reg[0]                                                                                                                                                                 |               11 |             15 |         1.36 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                                                                    | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                            | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                            | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[1]                                                                                                                                                   |                5 |             17 |         3.40 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                             |                                                                                                                                                                                                                                                                                                                         |                6 |             20 |         3.33 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                                                                | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                7 |             20 |         2.86 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out2             | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work                                                                                                                                                                                                                  | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count[0]_i_1_n_0                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                                                          | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |                7 |             20 |         2.86 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                               | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |                7 |             21 |         3.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                       |               13 |             24 |         1.85 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                  | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                4 |             25 |         6.25 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[24]_i_1_n_0                                                                                                                                                                      | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count151_out                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                   | Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                   |               11 |             26 |         2.36 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                                         |                5 |             30 |         6.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                               | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                      | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                        |                                                                                                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                | Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_2_n_0                                                                                                                                                                                                            | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                        | Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                              | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                          | Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                                          | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                 | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                              | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                             |                9 |             33 |         3.67 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                       |               15 |             34 |         2.27 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]                                                | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                         |                7 |             36 |         5.14 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                      | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                                    |               12 |             39 |         3.25 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                          | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3[0]                                                                                                                                                                                    |               11 |             40 |         3.64 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                     |                                                                                                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                         |                9 |             40 |         4.44 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                           | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               14 |             41 |         2.93 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                       | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               14 |             41 |         2.93 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_addr_reg0                                                                                                                                                                         |                7 |             43 |         6.14 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                               | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                      |                8 |             45 |         5.62 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                         |               10 |             47 |         4.70 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                         |                8 |             47 |         5.88 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |               14 |             47 |         3.36 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                         |                8 |             48 |         6.00 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                      | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                                 |               16 |             50 |         3.12 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 | Zed_SPI_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                                                        | Zed_SPI_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                        |               11 |             58 |         5.27 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                             | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                             |               15 |             59 |         3.93 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst                                                                                                                                                                             |               35 |             81 |         2.31 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_0                                                                                                                                                                                                         | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/write_pointer[0]_i_1_n_0                                                                                                                                                                                                               |               19 |            111 |         5.84 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                         |               68 |            179 |         2.63 |
|  Zed_SPI_i/clk_wiz_0/inst/clk_out1             | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/read_pointer__0                                                                                                                                                                                                             | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                   |               82 |            225 |         2.74 |
|  Zed_SPI_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                         |              701 |           1981 |         2.83 |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


