Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8c5e2efb314f418aac4ef6df7b1aa863 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [F:/multicpu/multicpu.srcs/sources_1/new/multicpu.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DataLate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.pcaddr
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.multicpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_behav
