#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb058c5ea00 .scope module, "testbench" "testbench" 2 26;
 .timescale 0 0;
v0x7fb058e50330_0 .net "ALUOut_E", 31 0, v0x7fb058e3fd20_0;  1 drivers
v0x7fb058e50420_0 .net "ALUOut_M", 31 0, v0x7fb058e406a0_0;  1 drivers
v0x7fb058e504b0_0 .net "ALUOut_W", 31 0, v0x7fb058e43d60_0;  1 drivers
v0x7fb058e50580_0 .net "And_Input1", 31 0, v0x7fb058e447e0_0;  1 drivers
v0x7fb058e50650_0 .net "And_Input2", 31 0, v0x7fb058e44d50_0;  1 drivers
v0x7fb058e50760_0 .net "BranchD", 0 0, v0x7fb058e48650_0;  1 drivers
v0x7fb058e50830_0 .net "BranchOp", 2 0, v0x7fb058e48700_0;  1 drivers
v0x7fb058e50900_0 .net "EX_D", 6 0, v0x7fb058e487b0_0;  1 drivers
v0x7fb058e509d0_0 .net "EX_E", 6 0, v0x7fb058e414f0_0;  1 drivers
v0x7fb058e50ae0_0 .net "EqualD", 0 0, v0x7fb058e47900_0;  1 drivers
v0x7fb058e50b70_0 .net "FlushE", 0 0, v0x7fb058e49ed0_0;  1 drivers
v0x7fb058e50c40_0 .net "ForwardAD", 0 0, v0x7fb058e49f90_0;  1 drivers
v0x7fb058e50d10_0 .net "ForwardAE", 1 0, v0x7fb058e4a040_0;  1 drivers
v0x7fb058e50de0_0 .net "ForwardBD", 0 0, v0x7fb058e4a110_0;  1 drivers
v0x7fb058e50eb0_0 .net "ForwardBE", 1 0, v0x7fb058e4a1c0_0;  1 drivers
v0x7fb058e50f80_0 .net "MEM_D", 1 0, v0x7fb058e48930_0;  1 drivers
v0x7fb058e51050_0 .net "MEM_E", 1 0, v0x7fb058e416a0_0;  1 drivers
v0x7fb058e511e0_0 .net "MEM_M", 1 0, v0x7fb058e408a0_0;  1 drivers
v0x7fb058e51270_0 .net "Next_PC", 31 0, v0x7fb058e4c810_0;  1 drivers
v0x7fb058e51300_0 .net "PCBranch_D", 31 0, v0x7fb058e46f90_0;  1 drivers
v0x7fb058e51390_0 .net "PCPlus4_D", 31 0, v0x7fb058e42c80_0;  1 drivers
v0x7fb058e51420_0 .net "PCPlus4_F", 31 0, L_0x7fb058e54c30;  1 drivers
L_0x10107d008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x10104bed8 .resolv tri, v0x7fb058e47380_0, L_0x10107d008;
v0x7fb058e514b0_0 .net8 "PCSrc_D", 0 0, RS_0x10104bed8;  2 drivers
v0x7fb058e515c0_0 .net "PC_D", 31 0, v0x7fb058e42ae0_0;  1 drivers
v0x7fb058e51650_0 .net "PC_F", 31 0, v0x7fb058e45370_0;  1 drivers
v0x7fb058e51760_0 .net "RD1_D", 31 0, v0x7fb058e4e1e0_0;  1 drivers
v0x7fb058e517f0_0 .net "RD1_E", 31 0, v0x7fb058e41820_0;  1 drivers
v0x7fb058e51880_0 .net "RD2_D", 31 0, v0x7fb058e4e270_0;  1 drivers
v0x7fb058e51910_0 .net "RD2_E", 31 0, v0x7fb058e41980_0;  1 drivers
v0x7fb058e519a0_0 .net "Rd_E", 4 0, v0x7fb058e41b60_0;  1 drivers
v0x7fb058e51a70_0 .net "Result_W", 31 0, v0x7fb058e4cdc0_0;  1 drivers
v0x7fb058e51b80_0 .net "Rs_E", 4 0, v0x7fb058e41cc0_0;  1 drivers
v0x7fb058e51c10_0 .net "Rt_E", 4 0, v0x7fb058e41e20_0;  1 drivers
v0x7fb058e510e0_0 .net "Shamt_E", 4 0, v0x7fb058e41f80_0;  1 drivers
v0x7fb058e51ea0_0 .net "SrcAE", 31 0, v0x7fb058e463e0_0;  1 drivers
v0x7fb058e51f70_0 .net "SrcBE", 31 0, v0x7fb058e45cf0_0;  1 drivers
v0x7fb058e52040_0 .net "StallD", 0 0, v0x7fb058e4ab50_0;  1 drivers
v0x7fb058e52110_0 .net "StallF", 0 0, v0x7fb058e4abe0_0;  1 drivers
v0x7fb058e521e0_0 .net "WB_D", 1 0, v0x7fb058e48d50_0;  1 drivers
v0x7fb058e522b0_0 .net "WB_E", 1 0, v0x7fb058e422c0_0;  1 drivers
v0x7fb058e52380_0 .net "WB_M", 1 0, v0x7fb058e40a40_0;  1 drivers
v0x7fb058e52450_0 .net "WB_W", 1 0, v0x7fb058e44050_0;  1 drivers
v0x7fb058e524e0_0 .net "WriteData_E", 31 0, v0x7fb058e46a60_0;  1 drivers
L_0x10107d1b8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fb058e52570_0 .net/2u *"_s20", 31 0, L_0x10107d1b8;  1 drivers
v0x7fb058e52600_0 .net "a0", 31 0, L_0x7fb058e54e90;  1 drivers
v0x7fb058e52690_0 .net "branch_mux_out", 31 0, v0x7fb058e48060_0;  1 drivers
v0x7fb058e52760_0 .var "clk", 0 0;
v0x7fb058e528f0_0 .net "fp", 31 0, L_0x7fb058e55090;  1 drivers
v0x7fb058e52980_0 .net "instr_D", 31 0, v0x7fb058e42980_0;  1 drivers
v0x7fb058e52a10_0 .net "instr_F", 31 0, v0x7fb058e4ba90_0;  1 drivers
v0x7fb058e52aa0_0 .net "jal_control", 0 0, v0x7fb058e48ea0_0;  1 drivers
v0x7fb058e52b70_0 .net "jrMux_out", 31 0, v0x7fb058e4c260_0;  1 drivers
v0x7fb058e52c40_0 .net "jr_control", 0 0, v0x7fb058e48f40_0;  1 drivers
v0x7fb058e52d10_0 .net "jump", 0 0, v0x7fb058e48880_0;  1 drivers
v0x7fb058e52da0_0 .net "jumpAddr", 31 0, L_0x7fb058e545d0;  1 drivers
v0x7fb058e52e70_0 .net "number_instructions", 31 0, v0x7fb058e4bc40_0;  1 drivers
v0x7fb058e52f40_0 .net "print", 0 0, v0x7fb058e4ff50_0;  1 drivers
v0x7fb058e53010_0 .net "ra", 31 0, L_0x7fb058e54f80;  1 drivers
v0x7fb058e530e0_0 .net "readData_M", 31 0, v0x7fb058e497b0_0;  1 drivers
v0x7fb058e531b0_0 .net "readData_W", 31 0, v0x7fb058e43ec0_0;  1 drivers
v0x7fb058e53280_0 .net "signImm_D", 31 0, v0x7fb058e4fae0_0;  1 drivers
v0x7fb058e53310_0 .net "signImm_E", 31 0, v0x7fb058e421a0_0;  1 drivers
v0x7fb058e533e0_0 .net "sp", 31 0, L_0x7fb058e54ff0;  1 drivers
v0x7fb058e53470_0 .net "stat_control", 0 0, v0x7fb058e4fff0_0;  1 drivers
v0x7fb058e53540_0 .net "str", 31 0, L_0x7fb058e54b80;  1 drivers
v0x7fb058e51ce0_0 .net "strAddr", 31 0, v0x7fb058e4d5c0_0;  1 drivers
v0x7fb058e51db0_0 .net "syscall_control", 0 0, v0x7fb058e48fe0_0;  1 drivers
v0x7fb058e535d0_0 .net "sysstall", 0 0, v0x7fb058e4b0c0_0;  1 drivers
v0x7fb058e53660_0 .net "v0", 31 0, L_0x7fb058e54db0;  1 drivers
v0x7fb058e53730_0 .net "v1", 31 0, L_0x7fb058e54e20;  1 drivers
v0x7fb058e537c0_0 .net "writeData_M", 31 0, v0x7fb058e40ba0_0;  1 drivers
v0x7fb058e53890_0 .net "writeReg_E", 4 0, v0x7fb058e4f130_0;  1 drivers
v0x7fb058e53920_0 .net "writeReg_M", 4 0, v0x7fb058e40d60_0;  1 drivers
v0x7fb058e539b0_0 .net "writeReg_W", 4 0, v0x7fb058e441b0_0;  1 drivers
L_0x7fb058e53a40 .part v0x7fb058e416a0_0, 0, 1;
L_0x7fb058e53ae0 .part v0x7fb058e422c0_0, 0, 1;
L_0x7fb058e53b80 .part v0x7fb058e422c0_0, 1, 1;
L_0x7fb058e53ca0 .part v0x7fb058e408a0_0, 0, 1;
L_0x7fb058e53d40 .part v0x7fb058e40a40_0, 0, 1;
L_0x7fb058e53de0 .part v0x7fb058e40a40_0, 1, 1;
L_0x7fb058e53f00 .part v0x7fb058e44050_0, 1, 1;
L_0x7fb058e53fe0 .part v0x7fb058e42980_0, 21, 5;
L_0x7fb058e54080 .part v0x7fb058e42980_0, 16, 5;
L_0x7fb058e55140 .arith/sum 32, v0x7fb058e42ae0_0, L_0x10107d1b8;
L_0x7fb058e55280 .part v0x7fb058e42980_0, 21, 5;
L_0x7fb058e55480 .part v0x7fb058e42980_0, 16, 5;
L_0x7fb058e55520 .part v0x7fb058e48d50_0, 1, 1;
L_0x7fb058e555c0 .part v0x7fb058e44050_0, 1, 1;
L_0x7fb058e55660 .part v0x7fb058e42980_0, 21, 5;
L_0x7fb058e55700 .part v0x7fb058e42980_0, 16, 5;
L_0x7fb058e557a0 .part v0x7fb058e42980_0, 11, 5;
L_0x7fb058e558d0 .part v0x7fb058e42980_0, 6, 5;
L_0x7fb058e55970 .part v0x7fb058e414f0_0, 6, 1;
L_0x7fb058e55ab0 .part v0x7fb058e414f0_0, 5, 1;
L_0x7fb058e55b50 .part v0x7fb058e414f0_0, 0, 5;
L_0x7fb058e55a10 .part v0x7fb058e408a0_0, 1, 1;
L_0x7fb058e55ca0 .part v0x7fb058e408a0_0, 0, 1;
L_0x7fb058e55e80 .part v0x7fb058e44050_0, 0, 1;
S_0x7fb058c517c0 .scope module, "ALU_block" "ALU" 2 222, 3 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "shamt"
    .port_info 1 /INPUT 32 "reg1"
    .port_info 2 /INPUT 32 "reg2"
    .port_info 3 /INPUT 5 "ALUop"
    .port_info 4 /OUTPUT 32 "ALUresult"
v0x7fb058c26630_0 .net "ALUop", 4 0, L_0x7fb058e55b50;  1 drivers
v0x7fb058e3fd20_0 .var "ALUresult", 31 0;
v0x7fb058e3fde0_0 .var "HiLo", 63 0;
v0x7fb058e3fe90_0 .var "hi", 31 0;
v0x7fb058e3ff20_0 .var "lo", 31 0;
v0x7fb058e3fff0_0 .net "reg1", 31 0, v0x7fb058e463e0_0;  alias, 1 drivers
v0x7fb058e40090_0 .net "reg2", 31 0, v0x7fb058e45cf0_0;  alias, 1 drivers
v0x7fb058e40140_0 .net "shamt", 4 0, v0x7fb058e41f80_0;  alias, 1 drivers
E_0x7fb058c5cc00/0 .event edge, v0x7fb058c26630_0, v0x7fb058e3fff0_0, v0x7fb058e40090_0, v0x7fb058e3ff20_0;
E_0x7fb058c5cc00/1 .event edge, v0x7fb058e3fe90_0, v0x7fb058e40140_0, v0x7fb058e3fde0_0;
E_0x7fb058c5cc00 .event/or E_0x7fb058c5cc00/0, E_0x7fb058c5cc00/1;
S_0x7fb058e40270 .scope module, "ExMem" "EX_MEM" 2 228, 4 4 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7fb058e405f0_0 .net "ALUOut_E", 31 0, v0x7fb058e3fd20_0;  alias, 1 drivers
v0x7fb058e406a0_0 .var "ALUOut_M", 31 0;
o0x10104b2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb058e40740_0 .net "FlushE", 0 0, o0x10104b2a8;  0 drivers
v0x7fb058e407f0_0 .net "MEM_E", 1 0, v0x7fb058e416a0_0;  alias, 1 drivers
v0x7fb058e408a0_0 .var "MEM_M", 1 0;
v0x7fb058e40990_0 .net "WB_E", 1 0, v0x7fb058e422c0_0;  alias, 1 drivers
v0x7fb058e40a40_0 .var "WB_M", 1 0;
v0x7fb058e40af0_0 .net "WriteData_E", 31 0, v0x7fb058e46a60_0;  alias, 1 drivers
v0x7fb058e40ba0_0 .var "WriteData_M", 31 0;
v0x7fb058e40cb0_0 .net "WriteReg_E", 4 0, v0x7fb058e4f130_0;  alias, 1 drivers
v0x7fb058e40d60_0 .var "WriteReg_M", 4 0;
v0x7fb058e40e10_0 .net "clk", 0 0, v0x7fb058e52760_0;  1 drivers
E_0x7fb058e405a0 .event posedge, v0x7fb058e40e10_0;
S_0x7fb058e40fc0 .scope module, "IdEx" "ID_EX" 2 204, 5 4 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "FlushE"
    .port_info 3 /INPUT 7 "EX_D"
    .port_info 4 /INPUT 2 "MEM_D"
    .port_info 5 /INPUT 2 "WB_D"
    .port_info 6 /INPUT 5 "Rs_D"
    .port_info 7 /INPUT 5 "Rt_D"
    .port_info 8 /INPUT 5 "Rd_D"
    .port_info 9 /INPUT 32 "RD1_D"
    .port_info 10 /INPUT 32 "RD2_D"
    .port_info 11 /INPUT 32 "SignImm_D"
    .port_info 12 /INPUT 5 "Shamt_D"
    .port_info 13 /OUTPUT 7 "EX_E"
    .port_info 14 /OUTPUT 2 "MEM_E"
    .port_info 15 /OUTPUT 2 "WB_E"
    .port_info 16 /OUTPUT 5 "Rs_E"
    .port_info 17 /OUTPUT 5 "Rt_E"
    .port_info 18 /OUTPUT 5 "Rd_E"
    .port_info 19 /OUTPUT 32 "RD1_E"
    .port_info 20 /OUTPUT 32 "RD2_E"
    .port_info 21 /OUTPUT 32 "SignImm_E"
    .port_info 22 /OUTPUT 5 "Shamt_E"
v0x7fb058e41460_0 .net "EX_D", 6 0, v0x7fb058e487b0_0;  alias, 1 drivers
v0x7fb058e414f0_0 .var "EX_E", 6 0;
v0x7fb058e41580_0 .net "FlushE", 0 0, v0x7fb058e49ed0_0;  alias, 1 drivers
v0x7fb058e41610_0 .net "MEM_D", 1 0, v0x7fb058e48930_0;  alias, 1 drivers
v0x7fb058e416a0_0 .var "MEM_E", 1 0;
v0x7fb058e41780_0 .net "RD1_D", 31 0, v0x7fb058e4e1e0_0;  alias, 1 drivers
v0x7fb058e41820_0 .var "RD1_E", 31 0;
v0x7fb058e418d0_0 .net "RD2_D", 31 0, v0x7fb058e4e270_0;  alias, 1 drivers
v0x7fb058e41980_0 .var "RD2_E", 31 0;
v0x7fb058e41ab0_0 .net "Rd_D", 4 0, L_0x7fb058e557a0;  1 drivers
v0x7fb058e41b60_0 .var "Rd_E", 4 0;
v0x7fb058e41c10_0 .net "Rs_D", 4 0, L_0x7fb058e55660;  1 drivers
v0x7fb058e41cc0_0 .var "Rs_E", 4 0;
v0x7fb058e41d70_0 .net "Rt_D", 4 0, L_0x7fb058e55700;  1 drivers
v0x7fb058e41e20_0 .var "Rt_E", 4 0;
v0x7fb058e41ed0_0 .net "Shamt_D", 4 0, L_0x7fb058e558d0;  1 drivers
v0x7fb058e41f80_0 .var "Shamt_E", 4 0;
v0x7fb058e42110_0 .net "SignImm_D", 31 0, v0x7fb058e4fae0_0;  alias, 1 drivers
v0x7fb058e421a0_0 .var "SignImm_E", 31 0;
v0x7fb058e42230_0 .net "WB_D", 1 0, v0x7fb058e48d50_0;  alias, 1 drivers
v0x7fb058e422c0_0 .var "WB_E", 1 0;
v0x7fb058e42350_0 .net "clk", 0 0, v0x7fb058e52760_0;  alias, 1 drivers
v0x7fb058e42400_0 .net "jump", 0 0, v0x7fb058e48880_0;  alias, 1 drivers
S_0x7fb058e426a0 .scope module, "IfId" "IF_ID" 2 166, 6 4 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallD"
    .port_info 2 /INPUT 1 "PCSrcD"
    .port_info 3 /INPUT 32 "PC_F"
    .port_info 4 /INPUT 32 "Instr_F"
    .port_info 5 /INPUT 32 "PC_Plus4_F"
    .port_info 6 /OUTPUT 32 "PC_D"
    .port_info 7 /OUTPUT 32 "Instr_D"
    .port_info 8 /OUTPUT 32 "PC_Plus4_D"
v0x7fb058e42980_0 .var "Instr_D", 31 0;
v0x7fb058e42a40_0 .net "Instr_F", 31 0, v0x7fb058e4ba90_0;  alias, 1 drivers
v0x7fb058e41180_0 .net8 "PCSrcD", 0 0, RS_0x10104bed8;  alias, 2 drivers
v0x7fb058e42ae0_0 .var "PC_D", 31 0;
v0x7fb058e42b90_0 .net "PC_F", 31 0, v0x7fb058e45370_0;  alias, 1 drivers
v0x7fb058e42c80_0 .var "PC_Plus4_D", 31 0;
v0x7fb058e42d30_0 .net "PC_Plus4_F", 31 0, L_0x7fb058e54c30;  alias, 1 drivers
v0x7fb058e42de0_0 .net "StallD", 0 0, v0x7fb058e4ab50_0;  alias, 1 drivers
v0x7fb058e42e80_0 .net "clk", 0 0, v0x7fb058e52760_0;  alias, 1 drivers
S_0x7fb058e43050 .scope module, "JumpAddr_block" "Get_Jump_Addr" 2 142, 7 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x7fb058e43240_0 .net "PCplus4", 31 0, v0x7fb058e42c80_0;  alias, 1 drivers
v0x7fb058e432f0_0 .net *"_s1", 3 0, L_0x7fb058e54170;  1 drivers
v0x7fb058e43390_0 .net *"_s10", 29 0, L_0x7fb058e544b0;  1 drivers
L_0x10107d098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb058e43450_0 .net *"_s15", 1 0, L_0x10107d098;  1 drivers
v0x7fb058e43500_0 .net *"_s3", 25 0, L_0x7fb058e54290;  1 drivers
v0x7fb058e435f0_0 .net *"_s4", 25 0, L_0x7fb058e543d0;  1 drivers
v0x7fb058e436a0_0 .net *"_s6", 23 0, L_0x7fb058e54330;  1 drivers
L_0x10107d050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb058e43750_0 .net *"_s8", 1 0, L_0x10107d050;  1 drivers
v0x7fb058e43800_0 .net "instr", 31 0, v0x7fb058e42980_0;  alias, 1 drivers
v0x7fb058e43930_0 .net "jumpAddr", 31 0, L_0x7fb058e545d0;  alias, 1 drivers
L_0x7fb058e54170 .part v0x7fb058e42c80_0, 28, 4;
L_0x7fb058e54290 .part v0x7fb058e42980_0, 0, 26;
L_0x7fb058e54330 .part L_0x7fb058e54290, 0, 24;
L_0x7fb058e543d0 .concat [ 2 24 0 0], L_0x10107d050, L_0x7fb058e54330;
L_0x7fb058e544b0 .concat [ 26 4 0 0], L_0x7fb058e543d0, L_0x7fb058e54170;
L_0x7fb058e545d0 .concat [ 30 2 0 0], L_0x7fb058e544b0, L_0x10107d098;
S_0x7fb058e439d0 .scope module, "MemWb" "MEM_WB" 2 240, 8 4 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7fb058e43cb0_0 .net "ALUOut_M", 31 0, v0x7fb058e406a0_0;  alias, 1 drivers
v0x7fb058e43d60_0 .var "ALUOut_W", 31 0;
v0x7fb058e43e00_0 .net "ReadData_M", 31 0, v0x7fb058e497b0_0;  alias, 1 drivers
v0x7fb058e43ec0_0 .var "ReadData_W", 31 0;
v0x7fb058e43f70_0 .net "WB_M", 1 0, v0x7fb058e40a40_0;  alias, 1 drivers
v0x7fb058e44050_0 .var "WB_W", 1 0;
v0x7fb058e440f0_0 .net "WriteReg_M", 4 0, v0x7fb058e40d60_0;  alias, 1 drivers
v0x7fb058e441b0_0 .var "WriteReg_W", 4 0;
v0x7fb058e44250_0 .net "clk", 0 0, v0x7fb058e52760_0;  alias, 1 drivers
S_0x7fb058e44440 .scope module, "MuxRD1" "Mux_2_1_32bit" 2 178, 9 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb058e44650_0 .net "mux_in_0", 31 0, v0x7fb058e4e1e0_0;  alias, 1 drivers
v0x7fb058e44710_0 .net "mux_in_1", 31 0, v0x7fb058e406a0_0;  alias, 1 drivers
v0x7fb058e447e0_0 .var "mux_out", 31 0;
v0x7fb058e44880_0 .net "select", 0 0, v0x7fb058e49f90_0;  alias, 1 drivers
E_0x7fb058e44600 .event edge, v0x7fb058e44880_0, v0x7fb058e41780_0, v0x7fb058e406a0_0;
S_0x7fb058e44980 .scope module, "MuxRD2" "Mux_2_1_32bit" 2 181, 9 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb058e44bf0_0 .net "mux_in_0", 31 0, v0x7fb058e4e270_0;  alias, 1 drivers
v0x7fb058e44cc0_0 .net "mux_in_1", 31 0, v0x7fb058e406a0_0;  alias, 1 drivers
v0x7fb058e44d50_0 .var "mux_out", 31 0;
v0x7fb058e44e10_0 .net "select", 0 0, v0x7fb058e4a110_0;  alias, 1 drivers
E_0x7fb058e44b90 .event edge, v0x7fb058e44e10_0, v0x7fb058e418d0_0, v0x7fb058e406a0_0;
S_0x7fb058e44f10 .scope module, "PC_block" "PC" 2 154, 10 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallF"
    .port_info 2 /INPUT 32 "nextPC"
    .port_info 3 /OUTPUT 32 "currPC"
v0x7fb058e451a0_0 .net "StallF", 0 0, v0x7fb058e4abe0_0;  alias, 1 drivers
v0x7fb058e45250_0 .net "clk", 0 0, v0x7fb058e52760_0;  alias, 1 drivers
v0x7fb058e45370_0 .var "currPC", 31 0;
v0x7fb058e45400_0 .net "nextPC", 31 0, v0x7fb058e4c810_0;  alias, 1 drivers
S_0x7fb058e454b0 .scope module, "PCadd4" "Add4" 2 160, 11 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fb058e456a0_0 .net "PCplus4", 31 0, L_0x7fb058e54c30;  alias, 1 drivers
L_0x10107d170 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb058e45750_0 .net/2u *"_s0", 31 0, L_0x10107d170;  1 drivers
v0x7fb058e457f0_0 .net "currPC", 31 0, v0x7fb058e45370_0;  alias, 1 drivers
L_0x7fb058e54c30 .arith/sum 32, v0x7fb058e45370_0, L_0x10107d170;
S_0x7fb058e45910 .scope module, "aluMux" "Mux_2_1_32bit" 2 219, 9 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb058e45b70_0 .net "mux_in_0", 31 0, v0x7fb058e46a60_0;  alias, 1 drivers
v0x7fb058e45c40_0 .net "mux_in_1", 31 0, v0x7fb058e421a0_0;  alias, 1 drivers
v0x7fb058e45cf0_0 .var "mux_out", 31 0;
v0x7fb058e45dc0_0 .net "select", 0 0, L_0x7fb058e55ab0;  1 drivers
E_0x7fb058e45b20 .event edge, v0x7fb058e45dc0_0, v0x7fb058e40af0_0, v0x7fb058e421a0_0;
S_0x7fb058e45ea0 .scope module, "aluSrcAMux" "Mux_3_1_32bit" 2 213, 9 31 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7fb058e46140_0 .net "mux_in_0", 31 0, v0x7fb058e41820_0;  alias, 1 drivers
v0x7fb058e46210_0 .net "mux_in_1", 31 0, v0x7fb058e4cdc0_0;  alias, 1 drivers
v0x7fb058e462b0_0 .net "mux_in_2", 31 0, v0x7fb058e406a0_0;  alias, 1 drivers
v0x7fb058e463e0_0 .var "mux_out", 31 0;
v0x7fb058e464a0_0 .net "select", 1 0, v0x7fb058e4a040_0;  alias, 1 drivers
E_0x7fb058e46100 .event edge, v0x7fb058e464a0_0, v0x7fb058e41820_0, v0x7fb058e46210_0, v0x7fb058e406a0_0;
S_0x7fb058e465c0 .scope module, "aluSrcBMux" "Mux_3_1_32bit" 2 216, 9 31 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7fb058e46840_0 .net "mux_in_0", 31 0, v0x7fb058e41980_0;  alias, 1 drivers
v0x7fb058e46900_0 .net "mux_in_1", 31 0, v0x7fb058e4cdc0_0;  alias, 1 drivers
v0x7fb058e469b0_0 .net "mux_in_2", 31 0, v0x7fb058e406a0_0;  alias, 1 drivers
v0x7fb058e46a60_0 .var "mux_out", 31 0;
v0x7fb058e46b30_0 .net "select", 1 0, v0x7fb058e4a1c0_0;  alias, 1 drivers
E_0x7fb058e467f0 .event edge, v0x7fb058e46b30_0, v0x7fb058e41980_0, v0x7fb058e46210_0, v0x7fb058e406a0_0;
S_0x7fb058e46c80 .scope module, "branchAdder" "Adder" 2 193, 11 19 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fb058e46ea0_0 .net "PC_Plus4", 31 0, v0x7fb058e42c80_0;  alias, 1 drivers
v0x7fb058e46f90_0 .var "out", 31 0;
v0x7fb058e47030_0 .net "signExtendedImmediate", 31 0, v0x7fb058e4fae0_0;  alias, 1 drivers
E_0x7fb058e46050 .event edge, v0x7fb058e42c80_0, v0x7fb058e42110_0;
S_0x7fb058e47130 .scope module, "branchAnd" "And_Gate" 2 187, 12 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7fb058e47380_0 .var "and_out", 0 0;
v0x7fb058e47440_0 .net "branch", 0 0, v0x7fb058e48650_0;  alias, 1 drivers
v0x7fb058e474d0_0 .net "zero", 0 0, v0x7fb058e47900_0;  alias, 1 drivers
E_0x7fb058e47330 .event edge, v0x7fb058e47440_0, v0x7fb058e474d0_0;
S_0x7fb058e475d0 .scope module, "branchControl" "Branch_Control" 2 184, 13 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "BranchOp"
    .port_info 1 /INPUT 32 "input1"
    .port_info 2 /INPUT 32 "input2"
    .port_info 3 /OUTPUT 1 "equalD"
v0x7fb058e47840_0 .net "BranchOp", 2 0, v0x7fb058e48700_0;  alias, 1 drivers
v0x7fb058e47900_0 .var "equalD", 0 0;
v0x7fb058e479c0_0 .net "input1", 31 0, v0x7fb058e447e0_0;  alias, 1 drivers
v0x7fb058e47a90_0 .net "input2", 31 0, v0x7fb058e44d50_0;  alias, 1 drivers
E_0x7fb058e477e0 .event edge, v0x7fb058e47840_0, v0x7fb058e447e0_0, v0x7fb058e44d50_0;
S_0x7fb058e47b70 .scope module, "branchMux" "Mux_2_1_32bit" 2 148, 9 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb058e47ee0_0 .net "mux_in_0", 31 0, L_0x7fb058e54c30;  alias, 1 drivers
v0x7fb058e47fd0_0 .net "mux_in_1", 31 0, v0x7fb058e46f90_0;  alias, 1 drivers
v0x7fb058e48060_0 .var "mux_out", 31 0;
v0x7fb058e480f0_0 .net8 "select", 0 0, RS_0x10104bed8;  alias, 2 drivers
E_0x7fb058e47e80 .event edge, v0x7fb058e41180_0, v0x7fb058e42d30_0, v0x7fb058e46f90_0;
S_0x7fb058e481b0 .scope module, "control_block" "Control" 2 172, 14 7 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
    .port_info 9 /OUTPUT 3 "BranchOp"
v0x7fb058e484f0_0 .var "ALUop", 4 0;
v0x7fb058e485b0_0 .var "ALUsrc", 0 0;
v0x7fb058e48650_0 .var "Branch", 0 0;
v0x7fb058e48700_0 .var "BranchOp", 2 0;
v0x7fb058e487b0_0 .var "EX_D", 6 0;
v0x7fb058e48880_0 .var "Jump", 0 0;
v0x7fb058e48930_0 .var "MEM_D", 1 0;
v0x7fb058e489e0_0 .var "MemRead", 0 0;
v0x7fb058e48a70_0 .var "MemToReg", 0 0;
v0x7fb058e48b80_0 .var "MemWrite", 0 0;
v0x7fb058e48c10_0 .var "RegDst", 0 0;
v0x7fb058e48cb0_0 .var "RegWrite", 0 0;
v0x7fb058e48d50_0 .var "WB_D", 1 0;
v0x7fb058e48e10_0 .net "instr", 31 0, v0x7fb058e42980_0;  alias, 1 drivers
v0x7fb058e48ea0_0 .var "jal_control", 0 0;
v0x7fb058e48f40_0 .var "jr_control", 0 0;
v0x7fb058e48fe0_0 .var "syscall_control", 0 0;
E_0x7fb058e484a0 .event edge, v0x7fb058e42980_0;
S_0x7fb058e49250 .scope module, "dataMem" "Data_Memory" 2 234, 15 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7fb058e49440_0 .net "address", 31 0, v0x7fb058e406a0_0;  alias, 1 drivers
v0x7fb058e494f0_0 .net "clk", 0 0, v0x7fb058e52760_0;  alias, 1 drivers
v0x7fb058e49590_0 .net "memRead", 0 0, L_0x7fb058e55ca0;  1 drivers
v0x7fb058e49640_0 .net "memWrite", 0 0, L_0x7fb058e55a10;  1 drivers
v0x7fb058e496d0 .array "memory", 536868863 536870911, 31 0;
v0x7fb058e497b0_0 .var "readData", 31 0;
v0x7fb058e49850_0 .net "writeData", 31 0, v0x7fb058e40ba0_0;  alias, 1 drivers
E_0x7fb058e48b30 .event negedge, v0x7fb058e40e10_0;
S_0x7fb058e49980 .scope module, "hazard" "Hazard_Unit" 2 136, 16 4 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sycall_control"
    .port_info 1 /INPUT 1 "PCSrc_D"
    .port_info 2 /INPUT 1 "MemReadE"
    .port_info 3 /INPUT 1 "MemtoRegE"
    .port_info 4 /INPUT 1 "RegWriteE"
    .port_info 5 /INPUT 1 "MemReadM"
    .port_info 6 /INPUT 1 "MemtoRegM"
    .port_info 7 /INPUT 1 "RegWriteM"
    .port_info 8 /INPUT 1 "RegWriteW"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RsE"
    .port_info 12 /INPUT 5 "RtE"
    .port_info 13 /INPUT 5 "WriteRegE"
    .port_info 14 /INPUT 5 "WriteRegM"
    .port_info 15 /INPUT 5 "WriteRegW"
    .port_info 16 /OUTPUT 1 "StallF"
    .port_info 17 /OUTPUT 1 "StallD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 1 "ForwardAD"
    .port_info 20 /OUTPUT 1 "ForwardBD"
    .port_info 21 /OUTPUT 2 "ForwardAE"
    .port_info 22 /OUTPUT 2 "ForwardBE"
    .port_info 23 /OUTPUT 1 "sysstall"
v0x7fb058e49ed0_0 .var "FlushE", 0 0;
v0x7fb058e49f90_0 .var "ForwardAD", 0 0;
v0x7fb058e4a040_0 .var "ForwardAE", 1 0;
v0x7fb058e4a110_0 .var "ForwardBD", 0 0;
v0x7fb058e4a1c0_0 .var "ForwardBE", 1 0;
v0x7fb058e4a290_0 .net "MemReadE", 0 0, L_0x7fb058e53a40;  1 drivers
v0x7fb058e4a320_0 .net "MemReadM", 0 0, L_0x7fb058e53ca0;  1 drivers
v0x7fb058e4a3b0_0 .net "MemtoRegE", 0 0, L_0x7fb058e53ae0;  1 drivers
v0x7fb058e4a440_0 .net "MemtoRegM", 0 0, L_0x7fb058e53d40;  1 drivers
v0x7fb058e4a550_0 .net8 "PCSrc_D", 0 0, RS_0x10104bed8;  alias, 2 drivers
v0x7fb058e4a5e0_0 .net "RegWriteE", 0 0, L_0x7fb058e53b80;  1 drivers
v0x7fb058e4a680_0 .net "RegWriteM", 0 0, L_0x7fb058e53de0;  1 drivers
v0x7fb058e4a720_0 .net "RegWriteW", 0 0, L_0x7fb058e53f00;  1 drivers
v0x7fb058e4a7c0_0 .net "RsD", 4 0, L_0x7fb058e53fe0;  1 drivers
v0x7fb058e4a870_0 .net "RsE", 4 0, v0x7fb058e41cc0_0;  alias, 1 drivers
v0x7fb058e4a930_0 .net "RtD", 4 0, L_0x7fb058e54080;  1 drivers
v0x7fb058e4a9c0_0 .net "RtE", 4 0, v0x7fb058e41e20_0;  alias, 1 drivers
v0x7fb058e4ab50_0 .var "StallD", 0 0;
v0x7fb058e4abe0_0 .var "StallF", 0 0;
v0x7fb058e4ac70_0 .net "WriteRegE", 4 0, v0x7fb058e4f130_0;  alias, 1 drivers
v0x7fb058e4ad00_0 .net "WriteRegM", 4 0, v0x7fb058e40d60_0;  alias, 1 drivers
v0x7fb058e4add0_0 .net "WriteRegW", 4 0, v0x7fb058e441b0_0;  alias, 1 drivers
v0x7fb058e4ae60_0 .var "branchstall", 0 0;
o0x10104d858 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb058e4aef0_0 .net "jump", 0 0, o0x10104d858;  0 drivers
v0x7fb058e4af80_0 .var "lwstall", 0 0;
v0x7fb058e4b010_0 .net "sycall_control", 0 0, v0x7fb058e48fe0_0;  alias, 1 drivers
v0x7fb058e4b0c0_0 .var "sysstall", 0 0;
E_0x7fb058e48b00/0 .event edge, v0x7fb058e4a7c0_0, v0x7fb058e41e20_0, v0x7fb058e4a930_0, v0x7fb058e4a3b0_0;
E_0x7fb058e48b00/1 .event edge, v0x7fb058e41180_0, v0x7fb058e4a5e0_0, v0x7fb058e40cb0_0, v0x7fb058e4a440_0;
E_0x7fb058e48b00/2 .event edge, v0x7fb058e40d60_0, v0x7fb058e48fe0_0, v0x7fb058e4a680_0, v0x7fb058e4a720_0;
E_0x7fb058e48b00/3 .event edge, v0x7fb058e441b0_0, v0x7fb058e4af80_0, v0x7fb058e4ae60_0, v0x7fb058e4b0c0_0;
E_0x7fb058e48b00/4 .event edge, v0x7fb058e451a0_0, v0x7fb058e41cc0_0;
E_0x7fb058e48b00 .event/or E_0x7fb058e48b00/0, E_0x7fb058e48b00/1, E_0x7fb058e48b00/2, E_0x7fb058e48b00/3, E_0x7fb058e48b00/4;
S_0x7fb058e4b380 .scope module, "instructionMemory" "Instruction_Memory" 2 157, 17 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /INPUT 32 "strAddr"
    .port_info 2 /OUTPUT 32 "instr"
    .port_info 3 /OUTPUT 32 "number_instructions"
    .port_info 4 /OUTPUT 32 "str"
L_0x7fb058e54b80 .functor BUFZ 32, L_0x7fb058e546f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb058e4b630_0 .net *"_s0", 31 0, L_0x7fb058e546f0;  1 drivers
v0x7fb058e4b6f0_0 .net *"_s10", 31 0, L_0x7fb058e54a00;  1 drivers
v0x7fb058e49b40_0 .net *"_s2", 31 0, L_0x7fb058e54830;  1 drivers
v0x7fb058e4b7a0_0 .net *"_s4", 29 0, L_0x7fb058e54790;  1 drivers
L_0x10107d0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb058e4b850_0 .net *"_s6", 1 0, L_0x10107d0e0;  1 drivers
L_0x10107d128 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb058e4b940_0 .net/2u *"_s8", 31 0, L_0x10107d128;  1 drivers
v0x7fb058e4b9f0_0 .net "currPC", 31 0, v0x7fb058e45370_0;  alias, 1 drivers
v0x7fb058e4ba90_0 .var "instr", 31 0;
v0x7fb058e4bb30 .array "mem", 1048832 1048576, 31 0;
v0x7fb058e4bc40_0 .var "number_instructions", 31 0;
v0x7fb058e4bcf0_0 .net "str", 31 0, L_0x7fb058e54b80;  alias, 1 drivers
v0x7fb058e4bda0_0 .net "strAddr", 31 0, v0x7fb058e4d5c0_0;  alias, 1 drivers
E_0x7fb058e4b5e0 .event edge, v0x7fb058e42b90_0;
L_0x7fb058e546f0 .array/port v0x7fb058e4bb30, L_0x7fb058e54a00;
L_0x7fb058e54790 .part v0x7fb058e4d5c0_0, 2, 30;
L_0x7fb058e54830 .concat [ 30 2 0 0], L_0x7fb058e54790, L_0x10107d0e0;
L_0x7fb058e54a00 .arith/sub 32, L_0x7fb058e54830, L_0x10107d128;
S_0x7fb058e4bed0 .scope module, "jrMux" "Mux_2_1_32bit" 2 145, 9 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb058e4c100_0 .net "mux_in_0", 31 0, L_0x7fb058e545d0;  alias, 1 drivers
v0x7fb058e4c1c0_0 .net "mux_in_1", 31 0, L_0x7fb058e54f80;  alias, 1 drivers
v0x7fb058e4c260_0 .var "mux_out", 31 0;
v0x7fb058e4c320_0 .net "select", 0 0, v0x7fb058e48f40_0;  alias, 1 drivers
E_0x7fb058e4b530 .event edge, v0x7fb058e48f40_0, v0x7fb058e43930_0, v0x7fb058e4c1c0_0;
S_0x7fb058e4c420 .scope module, "jumpMux" "Mux_2_1_32bit" 2 151, 9 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb058e4c690_0 .net "mux_in_0", 31 0, v0x7fb058e48060_0;  alias, 1 drivers
v0x7fb058e4c760_0 .net "mux_in_1", 31 0, v0x7fb058e4c260_0;  alias, 1 drivers
v0x7fb058e4c810_0 .var "mux_out", 31 0;
v0x7fb058e4c8e0_0 .net "select", 0 0, v0x7fb058e48880_0;  alias, 1 drivers
E_0x7fb058e4c630 .event edge, v0x7fb058e42400_0, v0x7fb058e48060_0, v0x7fb058e4c260_0;
S_0x7fb058e4c9d0 .scope module, "memToRegMux" "Mux_2_1_32bit" 2 246, 9 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fb058e4cc40_0 .net "mux_in_0", 31 0, v0x7fb058e43d60_0;  alias, 1 drivers
v0x7fb058e4cd10_0 .net "mux_in_1", 31 0, v0x7fb058e43ec0_0;  alias, 1 drivers
v0x7fb058e4cdc0_0 .var "mux_out", 31 0;
v0x7fb058e4ceb0_0 .net "select", 0 0, L_0x7fb058e55e80;  1 drivers
E_0x7fb058e4cbe0 .event edge, v0x7fb058e4ceb0_0, v0x7fb058e43d60_0, v0x7fb058e43ec0_0;
S_0x7fb058e4cf80 .scope module, "printer" "Printer" 2 199, 18 4 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "str"
    .port_info 1 /INPUT 1 "print"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 32 "strAddr"
v0x7fb058e4d220_0 .net "a0", 31 0, L_0x7fb058e54e90;  alias, 1 drivers
v0x7fb058e4d2e0_0 .var/i "i", 31 0;
v0x7fb058e4d390_0 .var "isPrinting", 0 0;
v0x7fb058e4d440_0 .net "print", 0 0, v0x7fb058e4ff50_0;  alias, 1 drivers
v0x7fb058e4d4e0_0 .net "str", 31 0, L_0x7fb058e54b80;  alias, 1 drivers
v0x7fb058e4d5c0_0 .var "strAddr", 31 0;
v0x7fb058e4d670_0 .var "thisLetter", 7 0;
E_0x7fb058e4d190 .event edge, v0x7fb058e4bcf0_0;
E_0x7fb058e4d1e0 .event posedge, v0x7fb058e4d440_0;
S_0x7fb058e4d770 .scope module, "reg_block" "Registers" 2 175, 19 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite_D"
    .port_info 8 /INPUT 1 "RegWrite_W"
    .port_info 9 /OUTPUT 32 "readData1"
    .port_info 10 /OUTPUT 32 "readData2"
    .port_info 11 /OUTPUT 32 "v0"
    .port_info 12 /OUTPUT 32 "v1"
    .port_info 13 /OUTPUT 32 "a0"
    .port_info 14 /OUTPUT 32 "ra"
    .port_info 15 /OUTPUT 32 "sp"
    .port_info 16 /OUTPUT 32 "fp"
v0x7fb058e4e490_2 .array/port v0x7fb058e4e490, 2;
L_0x7fb058e54db0 .functor BUFZ 32, v0x7fb058e4e490_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb058e4e490_3 .array/port v0x7fb058e4e490, 3;
L_0x7fb058e54e20 .functor BUFZ 32, v0x7fb058e4e490_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb058e4e490_4 .array/port v0x7fb058e4e490, 4;
L_0x7fb058e54e90 .functor BUFZ 32, v0x7fb058e4e490_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb058e4e490_31 .array/port v0x7fb058e4e490, 31;
L_0x7fb058e54f80 .functor BUFZ 32, v0x7fb058e4e490_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb058e4e490_29 .array/port v0x7fb058e4e490, 29;
L_0x7fb058e54ff0 .functor BUFZ 32, v0x7fb058e4e490_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb058e4e490_30 .array/port v0x7fb058e4e490, 30;
L_0x7fb058e55090 .functor BUFZ 32, v0x7fb058e4e490_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb058e4db50_0 .net "RegWrite_D", 0 0, L_0x7fb058e55520;  1 drivers
v0x7fb058e4dc00_0 .net "RegWrite_W", 0 0, L_0x7fb058e555c0;  1 drivers
v0x7fb058e4dca0_0 .net "a0", 31 0, L_0x7fb058e54e90;  alias, 1 drivers
v0x7fb058e4dd50_0 .net "clk", 0 0, v0x7fb058e52760_0;  alias, 1 drivers
v0x7fb058e4dde0_0 .net "fp", 31 0, L_0x7fb058e55090;  alias, 1 drivers
v0x7fb058e4dec0_0 .var/i "i", 31 0;
v0x7fb058e4df70_0 .net "jal_address", 31 0, L_0x7fb058e55140;  1 drivers
v0x7fb058e4e020_0 .net "jal_control", 0 0, v0x7fb058e48ea0_0;  alias, 1 drivers
v0x7fb058e4e0b0_0 .net "ra", 31 0, L_0x7fb058e54f80;  alias, 1 drivers
v0x7fb058e4e1e0_0 .var "readData1", 31 0;
v0x7fb058e4e270_0 .var "readData2", 31 0;
v0x7fb058e4e350_0 .net "readReg1", 4 0, L_0x7fb058e55280;  1 drivers
v0x7fb058e4e3e0_0 .net "readReg2", 4 0, L_0x7fb058e55480;  1 drivers
v0x7fb058e4e490 .array "registers", 31 0, 31 0;
v0x7fb058e4e830_0 .net "sp", 31 0, L_0x7fb058e54ff0;  alias, 1 drivers
v0x7fb058e4e8e0_0 .net "v0", 31 0, L_0x7fb058e54db0;  alias, 1 drivers
v0x7fb058e4e990_0 .net "v1", 31 0, L_0x7fb058e54e20;  alias, 1 drivers
v0x7fb058e4eb20_0 .net "writeData", 31 0, v0x7fb058e4cdc0_0;  alias, 1 drivers
v0x7fb058e4ebc0_0 .net "writeReg", 4 0, v0x7fb058e441b0_0;  alias, 1 drivers
S_0x7fb058e4edc0 .scope module, "registerMux" "Mux_2_1_5bit" 2 210, 9 18 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7fb058e4d920_0 .net "mux_in_0", 4 0, v0x7fb058e41e20_0;  alias, 1 drivers
v0x7fb058e4f090_0 .net "mux_in_1", 4 0, v0x7fb058e41b60_0;  alias, 1 drivers
v0x7fb058e4f130_0 .var "mux_out", 4 0;
v0x7fb058e4f220_0 .net "select", 0 0, L_0x7fb058e55970;  1 drivers
E_0x7fb058e4efd0 .event edge, v0x7fb058e4f220_0, v0x7fb058e41e20_0, v0x7fb058e41b60_0;
S_0x7fb058e4f2f0 .scope module, "runStats" "Stats" 2 252, 20 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7fb058e4f540_0 .net "clk", 0 0, v0x7fb058e52760_0;  alias, 1 drivers
v0x7fb058e4f5e0_0 .var "number_cycles", 31 0;
v0x7fb058e4f690_0 .net "number_instructions", 31 0, v0x7fb058e4bc40_0;  alias, 1 drivers
v0x7fb058e4f760_0 .net "stat_control", 0 0, v0x7fb058e4fff0_0;  alias, 1 drivers
E_0x7fb058e4f4f0 .event edge, v0x7fb058e4f760_0;
S_0x7fb058e4f840 .scope module, "signExtend_block" "Sign_Extend_16_32" 2 190, 21 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7fb058e4fa30_0 .net "instr", 31 0, v0x7fb058e42980_0;  alias, 1 drivers
v0x7fb058e4fae0_0 .var "out_value", 31 0;
S_0x7fb058e4fbd0 .scope module, "testSyscall" "Syscall" 2 196, 22 5 0, S_0x7fb058c5ea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 1 "sysstall"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
    .port_info 4 /OUTPUT 1 "stat_control"
    .port_info 5 /OUTPUT 1 "print"
v0x7fb058e4fe70_0 .net "a0", 31 0, L_0x7fb058e54e90;  alias, 1 drivers
v0x7fb058e4ff50_0 .var "print", 0 0;
v0x7fb058e4fff0_0 .var "stat_control", 0 0;
v0x7fb058e500c0_0 .net "syscall_control", 0 0, v0x7fb058e48fe0_0;  alias, 1 drivers
v0x7fb058e50190_0 .net "sysstall", 0 0, v0x7fb058e4b0c0_0;  alias, 1 drivers
v0x7fb058e50260_0 .net "v0", 31 0, L_0x7fb058e54db0;  alias, 1 drivers
E_0x7fb058e4fe40 .event edge, v0x7fb058e4b0c0_0, v0x7fb058e48fe0_0;
    .scope S_0x7fb058e49980;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4ab50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e49ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e49f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4a110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb058e4a040_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb058e4a1c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4b0c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fb058e49980;
T_1 ;
    %wait E_0x7fb058e48b00;
    %load/vec4 v0x7fb058e4a7c0_0;
    %load/vec4 v0x7fb058e4a9c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e4a930_0;
    %load/vec4 v0x7fb058e4a9c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb058e4a3b0_0;
    %and;
    %store/vec4 v0x7fb058e4af80_0, 0, 1;
    %load/vec4 v0x7fb058e4a550_0;
    %load/vec4 v0x7fb058e4a5e0_0;
    %and;
    %load/vec4 v0x7fb058e4ac70_0;
    %load/vec4 v0x7fb058e4a7c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e4ac70_0;
    %load/vec4 v0x7fb058e4a930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fb058e4a550_0;
    %load/vec4 v0x7fb058e4a440_0;
    %and;
    %load/vec4 v0x7fb058e4ad00_0;
    %load/vec4 v0x7fb058e4a7c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e4ad00_0;
    %load/vec4 v0x7fb058e4a930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7fb058e4ae60_0, 0, 1;
    %load/vec4 v0x7fb058e4b010_0;
    %load/vec4 v0x7fb058e4a5e0_0;
    %and;
    %load/vec4 v0x7fb058e4ac70_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e4ac70_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fb058e4b010_0;
    %load/vec4 v0x7fb058e4a680_0;
    %and;
    %load/vec4 v0x7fb058e4ad00_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e4ad00_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %load/vec4 v0x7fb058e4b010_0;
    %load/vec4 v0x7fb058e4a720_0;
    %and;
    %load/vec4 v0x7fb058e4add0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e4add0_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7fb058e4b0c0_0, 0, 1;
    %load/vec4 v0x7fb058e4af80_0;
    %load/vec4 v0x7fb058e4ae60_0;
    %or;
    %load/vec4 v0x7fb058e4b0c0_0;
    %or;
    %store/vec4 v0x7fb058e4abe0_0, 0, 1;
    %load/vec4 v0x7fb058e4abe0_0;
    %store/vec4 v0x7fb058e4ab50_0, 0, 1;
    %load/vec4 v0x7fb058e4abe0_0;
    %store/vec4 v0x7fb058e49ed0_0, 0, 1;
    %load/vec4 v0x7fb058e4a7c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb058e4a7c0_0;
    %load/vec4 v0x7fb058e4ad00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb058e4a680_0;
    %and;
    %store/vec4 v0x7fb058e49f90_0, 0, 1;
    %load/vec4 v0x7fb058e4a930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb058e4a930_0;
    %load/vec4 v0x7fb058e4ad00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb058e4a680_0;
    %and;
    %store/vec4 v0x7fb058e4a110_0, 0, 1;
    %load/vec4 v0x7fb058e4a870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb058e4a870_0;
    %load/vec4 v0x7fb058e4ad00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb058e4a680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb058e4a040_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb058e4a870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb058e4a870_0;
    %load/vec4 v0x7fb058e4add0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb058e4a720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb058e4a040_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb058e4a040_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fb058e4a9c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb058e4a9c0_0;
    %load/vec4 v0x7fb058e4ad00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb058e4a680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb058e4a1c0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fb058e4a9c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb058e4a9c0_0;
    %load/vec4 v0x7fb058e4add0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb058e4a720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb058e4a1c0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb058e4a1c0_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb058e4bed0;
T_2 ;
    %wait E_0x7fb058e4b530;
    %load/vec4 v0x7fb058e4c320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fb058e4c100_0;
    %store/vec4 v0x7fb058e4c260_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb058e4c1c0_0;
    %store/vec4 v0x7fb058e4c260_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb058e47b70;
T_3 ;
    %wait E_0x7fb058e47e80;
    %load/vec4 v0x7fb058e480f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fb058e47ee0_0;
    %store/vec4 v0x7fb058e48060_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb058e47fd0_0;
    %store/vec4 v0x7fb058e48060_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb058e4c420;
T_4 ;
    %wait E_0x7fb058e4c630;
    %load/vec4 v0x7fb058e4c8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fb058e4c690_0;
    %store/vec4 v0x7fb058e4c810_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb058e4c760_0;
    %store/vec4 v0x7fb058e4c810_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb058e44f10;
T_5 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x7fb058e45370_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fb058e44f10;
T_6 ;
    %wait E_0x7fb058e405a0;
    %vpi_func 10 23 "$time" 64 {0 0 0};
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb058e451a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fb058e45400_0;
    %assign/vec4 v0x7fb058e45370_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb058e4b380;
T_7 ;
    %vpi_call 17 27 "$readmemh", "../test/fibonacci/fib.v", v0x7fb058e4bb30 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb058e4bc40_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fb058e4b380;
T_8 ;
    %wait E_0x7fb058e4b5e0;
    %load/vec4 v0x7fb058e4b9f0_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fb058e4bb30, 4;
    %store/vec4 v0x7fb058e4ba90_0, 0, 32;
    %load/vec4 v0x7fb058e4bc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb058e4bc40_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb058e426a0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e42980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e42c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e42ae0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7fb058e426a0;
T_10 ;
    %wait E_0x7fb058e405a0;
    %load/vec4 v0x7fb058e42de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fb058e42980_0;
    %assign/vec4 v0x7fb058e42980_0, 0;
    %load/vec4 v0x7fb058e42c80_0;
    %assign/vec4 v0x7fb058e42c80_0, 0;
    %load/vec4 v0x7fb058e42ae0_0;
    %assign/vec4 v0x7fb058e42ae0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fb058e41180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e42980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e42c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e42ae0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fb058e42b90_0;
    %assign/vec4 v0x7fb058e42ae0_0, 0;
    %load/vec4 v0x7fb058e42a40_0;
    %assign/vec4 v0x7fb058e42980_0, 0;
    %load/vec4 v0x7fb058e42d30_0;
    %assign/vec4 v0x7fb058e42c80_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb058e481b0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e489e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48a70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb058e48700_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48ea0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fb058e487b0_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb058e48930_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb058e48d50_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x7fb058e481b0;
T_12 ;
    %wait E_0x7fb058e484a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e489e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48a70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb058e48700_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e48ea0_0, 0, 1;
    %load/vec4 v0x7fb058e48e10_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %vpi_call 14 270 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_12.15;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.15;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48880_0, 0, 1;
    %jmp T_12.15;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48ea0_0, 0, 1;
    %jmp T_12.15;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %jmp T_12.15;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %jmp T_12.15;
T_12.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.15;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %jmp T_12.15;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48650_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb058e48700_0, 0, 3;
    %jmp T_12.15;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48650_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb058e48700_0, 0, 3;
    %jmp T_12.15;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48650_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb058e48700_0, 0, 3;
    %jmp T_12.15;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e489e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.15;
T_12.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48b80_0, 0, 1;
    %jmp T_12.15;
T_12.12 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e485b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48b80_0, 0, 1;
    %jmp T_12.15;
T_12.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %load/vec4 v0x7fb058e48e10_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %vpi_call 14 264 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_12.34;
T_12.16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.17 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.18 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.20 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.21 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.22 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.23 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.24 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.25 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.26 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.27 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.28 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48f40_0, 0, 1;
    %jmp T_12.34;
T_12.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e48cb0_0, 0, 1;
    %jmp T_12.34;
T_12.31 ;
    %vpi_call 14 253 "$display", "Break Instruction -- Finish Execution" {0 0 0};
    %vpi_call 14 254 "$finish" {0 0 0};
    %jmp T_12.34;
T_12.32 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x7fb058e484f0_0, 0, 5;
    %jmp T_12.34;
T_12.34 ;
    %pop/vec4 1;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb058e48c10_0;
    %load/vec4 v0x7fb058e485b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb058e484f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb058e487b0_0, 0, 7;
    %load/vec4 v0x7fb058e48b80_0;
    %load/vec4 v0x7fb058e489e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb058e48930_0, 0, 2;
    %load/vec4 v0x7fb058e48cb0_0;
    %load/vec4 v0x7fb058e48a70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb058e48d50_0, 0, 2;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb058e4d770;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb058e4dec0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fb058e4dec0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb058e4dec0_0;
    %store/vec4a v0x7fb058e4e490, 4, 0;
    %load/vec4 v0x7fb058e4dec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb058e4dec0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7fb058e4d770;
T_14 ;
    %wait E_0x7fb058e48b30;
    %load/vec4 v0x7fb058e4e350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb058e4e490, 4;
    %store/vec4 v0x7fb058e4e1e0_0, 0, 32;
    %load/vec4 v0x7fb058e4e3e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb058e4e490, 4;
    %store/vec4 v0x7fb058e4e270_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb058e4d770;
T_15 ;
    %wait E_0x7fb058e405a0;
    %delay 1, 0;
    %load/vec4 v0x7fb058e4db50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e4e020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fb058e4df70_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb058e4e490, 4, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb058e4d770;
T_16 ;
    %wait E_0x7fb058e405a0;
    %delay 1, 0;
    %load/vec4 v0x7fb058e4dc00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e4ebc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7fb058e4eb20_0;
    %load/vec4 v0x7fb058e4ebc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fb058e4e490, 4, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb058e44440;
T_17 ;
    %wait E_0x7fb058e44600;
    %load/vec4 v0x7fb058e44880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fb058e44650_0;
    %store/vec4 v0x7fb058e447e0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fb058e44710_0;
    %store/vec4 v0x7fb058e447e0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fb058e44980;
T_18 ;
    %wait E_0x7fb058e44b90;
    %load/vec4 v0x7fb058e44e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7fb058e44bf0_0;
    %store/vec4 v0x7fb058e44d50_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fb058e44cc0_0;
    %store/vec4 v0x7fb058e44d50_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fb058e475d0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e47900_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fb058e475d0;
T_20 ;
    %wait E_0x7fb058e477e0;
    %load/vec4 v0x7fb058e47840_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e47900_0, 0, 1;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7fb058e479c0_0;
    %load/vec4 v0x7fb058e47a90_0;
    %cmp/e;
    %jmp/0xz  T_20.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e47900_0, 0, 1;
    %jmp T_20.6;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e47900_0, 0, 1;
T_20.6 ;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7fb058e479c0_0;
    %load/vec4 v0x7fb058e47a90_0;
    %cmp/ne;
    %jmp/0xz  T_20.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e47900_0, 0, 1;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e47900_0, 0, 1;
T_20.8 ;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7fb058e479c0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_20.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e47900_0, 0, 1;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e47900_0, 0, 1;
T_20.10 ;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fb058e47130;
T_21 ;
    %wait E_0x7fb058e47330;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e47380_0, 0, 1;
    %load/vec4 v0x7fb058e47440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e474d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e47380_0, 0, 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fb058e4f840;
T_22 ;
    %wait E_0x7fb058e484a0;
    %load/vec4 v0x7fb058e4fa30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fb058e4fa30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb058e4fae0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fb058e4fa30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fb058e4fa30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb058e4fae0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fb058e46c80;
T_23 ;
    %wait E_0x7fb058e46050;
    %load/vec4 v0x7fb058e46ea0_0;
    %load/vec4 v0x7fb058e47030_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fb058e46f90_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fb058e4fbd0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4fff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4ff50_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7fb058e4fbd0;
T_25 ;
    %wait E_0x7fb058e4fe40;
    %load/vec4 v0x7fb058e500c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb058e50190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7fb058e50260_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %vpi_call 22 27 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7fb058e4fe70_0 {0 0 0};
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x7fb058e50260_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e4ff50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4ff50_0, 0, 1;
T_25.4 ;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fb058e50260_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %vpi_call 22 39 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e4fff0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 22 41 "$finish" {0 0 0};
T_25.6 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fb058e4cf80;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4d390_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fb058e4cf80;
T_27 ;
    %wait E_0x7fb058e4d1e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e4d390_0, 0, 1;
    %load/vec4 v0x7fb058e4d220_0;
    %store/vec4 v0x7fb058e4d5c0_0, 0, 32;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb058e4cf80;
T_28 ;
    %wait E_0x7fb058e4d190;
    %load/vec4 v0x7fb058e4d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fb058e4d2e0_0, 0, 32;
T_28.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb058e4d2e0_0;
    %cmp/s;
    %jmp/0xz T_28.3, 5;
    %load/vec4 v0x7fb058e4d2e0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x7fb058e4d4e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fb058e4d670_0, 0, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x7fb058e4d2e0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x7fb058e4d4e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fb058e4d670_0, 0, 8;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x7fb058e4d2e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_28.8, 4;
    %load/vec4 v0x7fb058e4d4e0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fb058e4d670_0, 0, 8;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x7fb058e4d4e0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fb058e4d670_0, 0, 8;
T_28.9 ;
T_28.7 ;
T_28.5 ;
    %load/vec4 v0x7fb058e4d670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb058e4d390_0, 0, 1;
    %jmp T_28.11;
T_28.10 ;
    %vpi_call 18 58 "$write", "%s", v0x7fb058e4d670_0 {0 0 0};
T_28.11 ;
    %load/vec4 v0x7fb058e4d2e0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x7fb058e4d2e0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %load/vec4 v0x7fb058e4d390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %vpi_call 18 63 "$display", "\000" {0 0 0};
T_28.12 ;
    %load/vec4 v0x7fb058e4d5c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fb058e4d5c0_0, 0, 32;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fb058e40fc0;
T_29 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb058e414f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb058e416a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb058e422c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e41cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e41e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e41b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e41820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e41980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e421a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e41f80_0, 0;
    %end;
    .thread T_29;
    .scope S_0x7fb058e40fc0;
T_30 ;
    %wait E_0x7fb058e405a0;
    %load/vec4 v0x7fb058e41580_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb058e42400_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.0, 9;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb058e414f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb058e416a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb058e422c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e41cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e41e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e41b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e41820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e41980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e421a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e41f80_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fb058e41460_0;
    %assign/vec4 v0x7fb058e414f0_0, 0;
    %load/vec4 v0x7fb058e41610_0;
    %assign/vec4 v0x7fb058e416a0_0, 0;
    %load/vec4 v0x7fb058e42230_0;
    %assign/vec4 v0x7fb058e422c0_0, 0;
    %load/vec4 v0x7fb058e41c10_0;
    %assign/vec4 v0x7fb058e41cc0_0, 0;
    %load/vec4 v0x7fb058e41d70_0;
    %assign/vec4 v0x7fb058e41e20_0, 0;
    %load/vec4 v0x7fb058e41ab0_0;
    %assign/vec4 v0x7fb058e41b60_0, 0;
    %load/vec4 v0x7fb058e41780_0;
    %assign/vec4 v0x7fb058e41820_0, 0;
    %load/vec4 v0x7fb058e418d0_0;
    %assign/vec4 v0x7fb058e41980_0, 0;
    %load/vec4 v0x7fb058e42110_0;
    %assign/vec4 v0x7fb058e421a0_0, 0;
    %load/vec4 v0x7fb058e41ed0_0;
    %assign/vec4 v0x7fb058e41f80_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fb058e4edc0;
T_31 ;
    %wait E_0x7fb058e4efd0;
    %load/vec4 v0x7fb058e4f220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x7fb058e4d920_0;
    %store/vec4 v0x7fb058e4f130_0, 0, 5;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fb058e4f090_0;
    %store/vec4 v0x7fb058e4f130_0, 0, 5;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fb058e45ea0;
T_32 ;
    %wait E_0x7fb058e46100;
    %load/vec4 v0x7fb058e464a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x7fb058e46140_0;
    %store/vec4 v0x7fb058e463e0_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fb058e464a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x7fb058e46210_0;
    %store/vec4 v0x7fb058e463e0_0, 0, 32;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7fb058e462b0_0;
    %store/vec4 v0x7fb058e463e0_0, 0, 32;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fb058e465c0;
T_33 ;
    %wait E_0x7fb058e467f0;
    %load/vec4 v0x7fb058e46b30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x7fb058e46840_0;
    %store/vec4 v0x7fb058e46a60_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fb058e46b30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x7fb058e46900_0;
    %store/vec4 v0x7fb058e46a60_0, 0, 32;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x7fb058e469b0_0;
    %store/vec4 v0x7fb058e46a60_0, 0, 32;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fb058e45910;
T_34 ;
    %wait E_0x7fb058e45b20;
    %load/vec4 v0x7fb058e45dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x7fb058e45b70_0;
    %store/vec4 v0x7fb058e45cf0_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fb058e45c40_0;
    %store/vec4 v0x7fb058e45cf0_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fb058c517c0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb058e3ff20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb058e3fe90_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x7fb058c517c0;
T_36 ;
    %wait E_0x7fb058c5cc00;
    %load/vec4 v0x7fb058c26630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %jmp T_36.12;
T_36.0 ;
    %load/vec4 v0x7fb058e3fff0_0;
    %load/vec4 v0x7fb058e40090_0;
    %and;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.1 ;
    %load/vec4 v0x7fb058e3fff0_0;
    %load/vec4 v0x7fb058e40090_0;
    %or;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.2 ;
    %load/vec4 v0x7fb058e3fff0_0;
    %load/vec4 v0x7fb058e40090_0;
    %add;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.3 ;
    %load/vec4 v0x7fb058e40090_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.4 ;
    %load/vec4 v0x7fb058e3ff20_0;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.5 ;
    %load/vec4 v0x7fb058e3fe90_0;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.6 ;
    %load/vec4 v0x7fb058e3fff0_0;
    %load/vec4 v0x7fb058e40090_0;
    %sub;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.7 ;
    %load/vec4 v0x7fb058e3fff0_0;
    %load/vec4 v0x7fb058e40090_0;
    %cmp/u;
    %jmp/0xz  T_36.13, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.14;
T_36.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
T_36.14 ;
    %jmp T_36.12;
T_36.8 ;
    %load/vec4 v0x7fb058e3fff0_0;
    %ix/getv 4, v0x7fb058e40140_0;
    %shiftl 4;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.9 ;
    %load/vec4 v0x7fb058e3fff0_0;
    %ix/getv 4, v0x7fb058e40140_0;
    %shiftr 4;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
    %jmp T_36.12;
T_36.10 ;
    %load/vec4 v0x7fb058e3fff0_0;
    %pad/u 64;
    %load/vec4 v0x7fb058e40090_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x7fb058e3fde0_0, 0, 64;
    %load/vec4 v0x7fb058e3fde0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fb058e3ff20_0, 0, 32;
    %load/vec4 v0x7fb058e3fde0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7fb058e3fe90_0, 0, 32;
    %jmp T_36.12;
T_36.11 ;
    %load/vec4 v0x7fb058e40090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.15, 4;
    %load/vec4 v0x7fb058e3fff0_0;
    %store/vec4 v0x7fb058e3fd20_0, 0, 32;
T_36.15 ;
    %jmp T_36.12;
T_36.12 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fb058e40270;
T_37 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb058e408a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb058e40a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e406a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e40ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e40d60_0, 0;
    %end;
    .thread T_37;
    .scope S_0x7fb058e40270;
T_38 ;
    %wait E_0x7fb058e405a0;
    %load/vec4 v0x7fb058e407f0_0;
    %assign/vec4 v0x7fb058e408a0_0, 0;
    %load/vec4 v0x7fb058e40990_0;
    %assign/vec4 v0x7fb058e40a40_0, 0;
    %load/vec4 v0x7fb058e405f0_0;
    %assign/vec4 v0x7fb058e406a0_0, 0;
    %load/vec4 v0x7fb058e40af0_0;
    %assign/vec4 v0x7fb058e40ba0_0, 0;
    %load/vec4 v0x7fb058e40cb0_0;
    %assign/vec4 v0x7fb058e40d60_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fb058e49250;
T_39 ;
    %wait E_0x7fb058e405a0;
    %delay 1, 0;
    %load/vec4 v0x7fb058e49590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x7fb058e49440_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536868863, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fb058e496d0, 4;
    %store/vec4 v0x7fb058e497b0_0, 0, 32;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fb058e49250;
T_40 ;
    %wait E_0x7fb058e48b30;
    %load/vec4 v0x7fb058e49640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0x7fb058e49850_0;
    %load/vec4 v0x7fb058e49440_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536868863, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fb058e496d0, 4, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fb058e439d0;
T_41 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb058e44050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e43ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb058e43d60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb058e441b0_0, 0;
    %end;
    .thread T_41;
    .scope S_0x7fb058e439d0;
T_42 ;
    %wait E_0x7fb058e405a0;
    %load/vec4 v0x7fb058e43f70_0;
    %assign/vec4 v0x7fb058e44050_0, 0;
    %load/vec4 v0x7fb058e43e00_0;
    %assign/vec4 v0x7fb058e43ec0_0, 0;
    %load/vec4 v0x7fb058e43cb0_0;
    %assign/vec4 v0x7fb058e43d60_0, 0;
    %load/vec4 v0x7fb058e440f0_0;
    %assign/vec4 v0x7fb058e441b0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fb058e4c9d0;
T_43 ;
    %wait E_0x7fb058e4cbe0;
    %load/vec4 v0x7fb058e4ceb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x7fb058e4cc40_0;
    %store/vec4 v0x7fb058e4cdc0_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fb058e4cd10_0;
    %store/vec4 v0x7fb058e4cdc0_0, 0, 32;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fb058e4f2f0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb058e4f5e0_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x7fb058e4f2f0;
T_45 ;
    %wait E_0x7fb058e405a0;
    %load/vec4 v0x7fb058e4f5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb058e4f5e0_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fb058e4f2f0;
T_46 ;
    %wait E_0x7fb058e4f4f0;
    %load/vec4 v0x7fb058e4f760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %vpi_call 20 27 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7fb058e4f690_0;
    %load/vec4 v0x7fb058e4f5e0_0;
    %div;
    %vpi_call 20 28 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7fb058e4f5e0_0, v0x7fb058e4f690_0, S<0,vec4,u32> {1 0 0};
T_46.0 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7fb058c5ea00;
T_47 ;
    %load/vec4 v0x7fb058e53470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fb058e52760_0;
    %inv;
    %store/vec4 v0x7fb058e52760_0, 0, 1;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fb058c5ea00;
T_48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb058e52760_0, 0, 1;
    %vpi_call 2 266 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 267 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb058c5ea00 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 271 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./Get_Jump_Addr.v";
    "./MEM_WB.v";
    "./MUX.v";
    "./PC.v";
    "./Adder.v";
    "./And_Gate.v";
    "./Branch_Control.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Hazard_Unit.v";
    "./Instruction_Memory.v";
    "./printer.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
