{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 20:48:21 2008 " "Info: Processing started: Thu Jul 03 20:48:21 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DC32VQM -c DC32VQM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DC32VQM -c DC32VQM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DigCom32VQM.vqm " "Warning: Can't analyze file -- file K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DigCom32VQM.vqm is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" DC32VQM.vhd(46) " "Error (10500): VHDL syntax error at DC32VQM.vhd(46) near text \":\";  expecting \";\", or \")\"" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" DC32VQM.vhd(66) " "Error (10500): VHDL syntax error at DC32VQM.vhd(66) near text \":\";  expecting \";\", or \")\"" {  } { { "DC32VQM.vhd" "" { Text "K:/Work2008/NowWorking/compArch/DigiCom/DC32VQM/DC32VQM.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DC32VQM.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file DC32VQM.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "152 " "Info: Allocated 152 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 03 20:48:24 2008 " "Error: Processing ended: Thu Jul 03 20:48:24 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
