[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|DivLatch2",
    "duplicate":"~ClockDivider|ClockDivider/clk_div_map_0:DivLatch2",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|DivLatch2_1",
    "duplicate":"~ClockDivider|ClockDivider/clk_div_map_1:DivLatch2",
    "index":0.09090909090909091
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|DivLatch2_2",
    "duplicate":"~ClockDivider|ClockDivider/clk_div_map_2:DivLatch2",
    "index":0.18181818181818182
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|DivLatch2_3",
    "duplicate":"~ClockDivider|ClockDivider/clk_div_map_3:DivLatch2",
    "index":0.2727272727272727
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|DivLatch2_4",
    "duplicate":"~ClockDivider|ClockDivider/clk_div_map_4:DivLatch2",
    "index":0.36363636363636365
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|ClockMux",
    "duplicate":"~ClockDivider|ClockDivider/div_mux_tree:ClockMuxTree/io_out_clk_mux:ClockMux",
    "index":0.45454545454545453
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|ClockMux_1",
    "duplicate":"~ClockDivider|ClockDivider/div_mux_tree:ClockMuxTree/io_out_clk_mux_io_clocksIn_0_mux:ClockMux",
    "index":0.5454545454545454
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|ClockMux_2",
    "duplicate":"~ClockDivider|ClockDivider/div_mux_tree:ClockMuxTree/io_out_clk_mux_io_clocksIn_1_mux:ClockMux",
    "index":0.6363636363636364
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|ClockMux_3",
    "duplicate":"~ClockDivider|ClockDivider/div_mux_tree:ClockMuxTree/io_out_clk_mux_io_clocksIn_1_mux_io_clocksIn_0_mux:ClockMux",
    "index":0.7272727272727273
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ClockDivider|ClockMux_4",
    "duplicate":"~ClockDivider|ClockDivider/div_mux_tree:ClockMuxTree/io_out_clk_mux_io_clocksIn_1_mux_io_clocksIn_1_mux:ClockMux",
    "index":0.8181818181818182
  },
  {
    "class":"firrtl.CustomDefaultRegisterEmission",
    "useInitAsPreset":false,
    "disableRandomization":true
  },
  {
    "class":"firrtl.CustomDefaultMemoryEmission",
    "initValue":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]