## ==============================================================
## Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
## Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
## ==============================================================

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/data41/software/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1394.766 ; gain = 30.719 ; free physical = 1099 ; free virtual = 13818
Wrote  : </nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Sep 23 16:55:40 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Sep 23 16:55:41 2020] Launched synth_1...
Run output will be captured here: /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Sep 23 16:55:41 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/data41/software/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.320 ; gain = 31.719 ; free physical = 2292 ; free virtual = 13733
Command: synth_design -top bd_0_wrapper -part xcvu9p-flgc2104-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcvu9p-flgc2104-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9230 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.328 ; gain = 96.707 ; free physical = 312 ; free virtual = 11303
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-8990-torreys.colorado.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-8990-torreys.colorado.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2444.059 ; gain = 153.438 ; free physical = 580 ; free virtual = 11572
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.988 ; gain = 160.367 ; free physical = 525 ; free virtual = 11517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.988 ; gain = 160.367 ; free physical = 525 ; free virtual = 11517
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/my_prj.xdc]
Finished Parsing XDC File [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/my_prj.xdc]
Parsing XDC File [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.953 ; gain = 0.000 ; free physical = 366 ; free virtual = 11388
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2521.957 ; gain = 0.004 ; free physical = 372 ; free virtual = 11400
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2521.957 ; gain = 231.336 ; free physical = 451 ; free virtual = 11480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgc2104-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2521.957 ; gain = 231.336 ; free physical = 461 ; free virtual = 11489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2521.957 ; gain = 231.336 ; free physical = 460 ; free virtual = 11488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2521.965 ; gain = 231.344 ; free physical = 458 ; free virtual = 11486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2521.965 ; gain = 231.344 ; free physical = 433 ; free virtual = 11464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:27 . Memory (MB): peak = 2863.270 ; gain = 572.648 ; free physical = 555 ; free virtual = 10594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:27 . Memory (MB): peak = 2863.270 ; gain = 572.648 ; free physical = 569 ; free virtual = 10607
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:28 . Memory (MB): peak = 2873.277 ; gain = 582.656 ; free physical = 567 ; free virtual = 10605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2887.156 ; gain = 596.535 ; free physical = 577 ; free virtual = 10616
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2887.156 ; gain = 596.535 ; free physical = 577 ; free virtual = 10616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2887.156 ; gain = 596.535 ; free physical = 577 ; free virtual = 10616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2887.156 ; gain = 596.535 ; free physical = 577 ; free virtual = 10616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2887.156 ; gain = 596.535 ; free physical = 577 ; free virtual = 10616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2887.156 ; gain = 596.535 ; free physical = 577 ; free virtual = 10616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1215|
|2     |  bd_0_i |bd_0   |  1215|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2887.156 ; gain = 596.535 ; free physical = 577 ; free virtual = 10616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:20 . Memory (MB): peak = 2887.156 ; gain = 525.566 ; free physical = 601 ; free virtual = 10644
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 2887.160 ; gain = 596.535 ; free physical = 615 ; free virtual = 10659
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.508 ; gain = 0.000 ; free physical = 504 ; free virtual = 10589
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:02:09 . Memory (MB): peak = 2962.508 ; gain = 1562.195 ; free physical = 590 ; free virtual = 10680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.508 ; gain = 0.000 ; free physical = 589 ; free virtual = 10680
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 23 17:01:44 2020...
[Wed Sep 23 17:01:45 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:02:50 ; elapsed = 00:06:04 . Memory (MB): peak = 2071.281 ; gain = 0.000 ; free physical = 2288 ; free virtual = 12391
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-flgc2104-1-e
INFO: [Device 21-403] Loading part xcvu9p-flgc2104-1-e
INFO: [Project 1-454] Reading design checkpoint '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/my_prj.xdc]
Finished Parsing XDC File [/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/my_prj.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.293 ; gain = 0.000 ; free physical = 477 ; free virtual = 10610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 2595.293 ; gain = 524.012 ; free physical = 477 ; free virtual = 10610
Running report: report_utilization -file ./report/my_prj_utilization_synth.rpt
Contents of report file './report/my_prj_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep 23 17:02:30 2020
| Host         : torreys.colorado.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_utilization -file ./report/my_prj_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pflgc2104-1
| Design State : Synthesized
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               | 5739 |     0 |   1182240 |  0.49 |
|   LUT as Logic          | 5739 |     0 |   1182240 |  0.49 |
|   LUT as Memory         |    0 |     0 |    591840 |  0.00 |
| CLB Registers           | 2376 |     0 |   2364480 |  0.10 |
|   Register as Flip Flop | 2376 |     0 |   2364480 |  0.10 |
|   Register as Latch     |    0 |     0 |   2364480 |  0.00 |
| CARRY8                  |  789 |     0 |    147780 |  0.53 |
| F7 Muxes                |    0 |     0 |    591120 |  0.00 |
| F8 Muxes                |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                |    0 |     0 |    147780 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 2376  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      2160 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      2160 |  0.00 |
|   RAMB18       |    0 |     0 |      4320 |  0.00 |
| URAM           |    0 |     0 |       960 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       416 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |       104 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        26 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        52 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        52 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT2     | 5585 |                 CLB |
| FDRE     | 2376 |            Register |
| LUT3     | 1383 |                 CLB |
| CARRY8   |  789 |                 CLB |
| LUT1     |  697 |                 CLB |
| LUT5     |  436 |                 CLB |
| LUT6     |  301 |                 CLB |
| LUT4     |  258 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/my_prj_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:40 ; elapsed = 00:01:32 . Memory (MB): peak = 4162.621 ; gain = 1567.328 ; free physical = 506 ; free virtual = 9371
Contents of report file './report/my_prj_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Sep 23 17:04:02 2020
| Host              : torreys.colorado.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing_summary -file ./report/my_prj_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 79 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1214 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.933        0.000                      0                 2298        0.082        0.000                      0                 2298        1.810        0.000                       0                  2376  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.085}        4.170           239.808         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.933        0.000                      0                 2298        0.082        0.000                      0                 2298        1.810        0.000                       0                  2376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/activation_leaf_0_12_reg_2266_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.916ns (41.095%)  route 1.313ns (58.905%))
  Logic Levels:           7  (CARRY8=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/activation_leaf_0_12_reg_2266_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.093 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/activation_leaf_0_12_reg_2266_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.229    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/activation_leaf_0_12_reg_2266
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.408 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/i___1/O
                         net (fo=16, unplaced)        0.221     0.629    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/grp_decision_function_fu_8074_ap_return[2]
                         LUT3 (Prop_LUT3_I0_O)        0.136     0.765 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878[10]_i_61/O
                         net (fo=1, unplaced)         0.269     1.034    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878[10]_i_61_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.148     1.182 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878_reg[10]_i_11/CO[7]
                         net (fo=1, unplaced)         0.007     1.189    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878_reg[10]_i_11_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.072     1.261 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074/add_ln703_96_reg_10878_reg[10]_i_15/O[0]
                         net (fo=2, unplaced)         0.174     1.435    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_8074_n_13
                         LUT3 (Prop_LUT3_I1_O)        0.122     1.557 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878[10]_i_8/O
                         net (fo=3, unplaced)         0.229     1.786    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878[10]_i_8_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.040     1.826 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878[10]_i_2/O
                         net (fo=1, unplaced)         0.245     2.071    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878[10]_i_2_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.126     2.197 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]_i_1/O[2]
                         net (fo=1, unplaced)         0.032     2.229    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_fu_8942_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.000     4.170    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]/C
                         clock pessimism              0.000     4.170    
                         clock uncertainty           -0.035     4.135    
                         FDRE (Setup_FDRE_C_D)        0.027     4.162    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/add_ln703_96_reg_10878_reg[10]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                  1.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_0_6_reg_2068_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_0_6_reg_2068_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.037 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_0_6_reg_2068_reg[0]/Q
                         net (fo=2, unplaced)         0.052     0.089    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_0_6_reg_2068
                         LUT3 (Prop_LUT3_I1_O)        0.023     0.112 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260[0]_i_1/O
                         net (fo=1, unplaced)         0.016     0.128    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_fu_1665_p3
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260_reg[0]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1080/activation_leaf_6_10_reg_2260_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.085 }
Period(ns):         4.170
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.170       3.620                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.085       1.810                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.085       1.810                bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4162.621 ; gain = 0.000 ; free physical = 505 ; free virtual = 9370
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Sep 23 17:04:05 2020] Launched impl_1...
Run output will be captured here: /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/runme.log
[Wed Sep 23 17:04:05 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1351.516 ; gain = 0.000 ; free physical = 426 ; free virtual = 9301
INFO: [Device 21-403] Loading part xcvu9p-flgc2104-1-e
INFO: [Netlist 29-17] Analyzing 789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.258 ; gain = 0.000 ; free physical = 298 ; free virtual = 7860
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:01:16 . Memory (MB): peak = 2725.258 ; gain = 1373.746 ; free physical = 298 ; free virtual = 7851
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/data41/software/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2797.785 ; gain = 63.598 ; free physical = 301 ; free virtual = 7842

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e2f9ee6a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2797.785 ; gain = 0.000 ; free physical = 289 ; free virtual = 7835

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b7e94eae

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.785 ; gain = 0.004 ; free physical = 309 ; free virtual = 7805
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dfdf6bb1

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.785 ; gain = 0.004 ; free physical = 309 ; free virtual = 7805
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14735509d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2874.785 ; gain = 0.004 ; free physical = 299 ; free virtual = 7804
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14735509d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2874.785 ; gain = 0.004 ; free physical = 286 ; free virtual = 7804
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14735509d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2874.785 ; gain = 0.004 ; free physical = 286 ; free virtual = 7804
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14735509d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2874.785 ; gain = 0.004 ; free physical = 286 ; free virtual = 7804
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.785 ; gain = 0.000 ; free physical = 286 ; free virtual = 7804
Ending Logic Optimization Task | Checksum: 108ad18df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2874.785 ; gain = 0.004 ; free physical = 357 ; free virtual = 7801

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 108ad18df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2874.785 ; gain = 0.000 ; free physical = 311 ; free virtual = 7801

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 108ad18df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.785 ; gain = 0.000 ; free physical = 311 ; free virtual = 7801

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.785 ; gain = 0.000 ; free physical = 301 ; free virtual = 7802
Ending Netlist Obfuscation Task | Checksum: 108ad18df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2874.785 ; gain = 0.000 ; free physical = 301 ; free virtual = 7802
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2874.785 ; gain = 149.527 ; free physical = 298 ; free virtual = 7800
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.785 ; gain = 0.000 ; free physical = 296 ; free virtual = 7802
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2880.809 ; gain = 6.023 ; free physical = 304 ; free virtual = 7796
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2983.000 ; gain = 102.191 ; free physical = 307 ; free virtual = 7772
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2983.012 ; gain = 0.000 ; free physical = 302 ; free virtual = 7768
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7eeadbe3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2983.012 ; gain = 0.000 ; free physical = 302 ; free virtual = 7768
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2983.012 ; gain = 0.000 ; free physical = 300 ; free virtual = 7767

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dbade007

Time (s): cpu = 00:00:41 ; elapsed = 00:01:58 . Memory (MB): peak = 4029.836 ; gain = 1046.824 ; free physical = 281 ; free virtual = 6396

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16cb49e93

Time (s): cpu = 00:00:45 ; elapsed = 00:02:04 . Memory (MB): peak = 4043.863 ; gain = 1060.852 ; free physical = 312 ; free virtual = 6440

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16cb49e93

Time (s): cpu = 00:00:45 ; elapsed = 00:02:04 . Memory (MB): peak = 4043.863 ; gain = 1060.852 ; free physical = 312 ; free virtual = 6441
Phase 1 Placer Initialization | Checksum: 16cb49e93

Time (s): cpu = 00:00:45 ; elapsed = 00:02:04 . Memory (MB): peak = 4043.863 ; gain = 1060.852 ; free physical = 312 ; free virtual = 6442

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c6c570cf

Time (s): cpu = 00:00:51 ; elapsed = 00:02:10 . Memory (MB): peak = 4097.270 ; gain = 1114.258 ; free physical = 329 ; free virtual = 6215

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4426.645 ; gain = 0.000 ; free physical = 677 ; free virtual = 6982

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 120520952

Time (s): cpu = 00:01:04 ; elapsed = 00:02:41 . Memory (MB): peak = 4426.645 ; gain = 1443.633 ; free physical = 678 ; free virtual = 6983
Phase 2.2 Global Placement Core | Checksum: 10b80410f

Time (s): cpu = 00:01:06 ; elapsed = 00:02:41 . Memory (MB): peak = 4434.660 ; gain = 1451.648 ; free physical = 654 ; free virtual = 6959
Phase 2 Global Placement | Checksum: 10b80410f

Time (s): cpu = 00:01:06 ; elapsed = 00:02:41 . Memory (MB): peak = 4434.660 ; gain = 1451.648 ; free physical = 675 ; free virtual = 6980

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1129cb9ac

Time (s): cpu = 00:01:06 ; elapsed = 00:02:42 . Memory (MB): peak = 4450.691 ; gain = 1467.680 ; free physical = 655 ; free virtual = 6960

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19d9b5512

Time (s): cpu = 00:01:08 ; elapsed = 00:02:42 . Memory (MB): peak = 4450.691 ; gain = 1467.680 ; free physical = 584 ; free virtual = 6950

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1406a45dc

Time (s): cpu = 00:01:08 ; elapsed = 00:02:42 . Memory (MB): peak = 4450.691 ; gain = 1467.680 ; free physical = 581 ; free virtual = 6947

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1741933b2

Time (s): cpu = 00:01:09 ; elapsed = 00:02:43 . Memory (MB): peak = 4450.691 ; gain = 1467.680 ; free physical = 516 ; free virtual = 6913

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 203d58d67

Time (s): cpu = 00:01:09 ; elapsed = 00:02:43 . Memory (MB): peak = 4450.691 ; gain = 1467.680 ; free physical = 495 ; free virtual = 6892

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1e6874386

Time (s): cpu = 00:01:10 ; elapsed = 00:02:44 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 418 ; free virtual = 6815

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 24db51dc2

Time (s): cpu = 00:01:11 ; elapsed = 00:02:44 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 484 ; free virtual = 6882

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 22c66deb8

Time (s): cpu = 00:01:12 ; elapsed = 00:02:45 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 534 ; free virtual = 6931

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1bf04a623

Time (s): cpu = 00:01:12 ; elapsed = 00:02:45 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 537 ; free virtual = 6935
Phase 3 Detail Placement | Checksum: 1bf04a623

Time (s): cpu = 00:01:12 ; elapsed = 00:02:45 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 535 ; free virtual = 6933

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1447fd49f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1447fd49f

Time (s): cpu = 00:01:15 ; elapsed = 00:02:46 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 447 ; free virtual = 6860

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1447fd49f

Time (s): cpu = 00:01:15 ; elapsed = 00:02:46 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 447 ; free virtual = 6860
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.343. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=1.343. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1232c1c91

Time (s): cpu = 00:01:16 ; elapsed = 00:02:46 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 447 ; free virtual = 6859
Phase 4.1.1 Post Placement Optimization | Checksum: 1232c1c91

Time (s): cpu = 00:01:16 ; elapsed = 00:02:46 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 452 ; free virtual = 6865
Phase 4.1 Post Commit Optimization | Checksum: 1232c1c91

Time (s): cpu = 00:01:16 ; elapsed = 00:02:46 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 452 ; free virtual = 6865

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1232c1c91

Time (s): cpu = 00:01:16 ; elapsed = 00:02:46 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 502 ; free virtual = 6914

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1232c1c91

Time (s): cpu = 00:01:38 ; elapsed = 00:03:08 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 633 ; free virtual = 7077

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4520.215 ; gain = 0.000 ; free physical = 633 ; free virtual = 7077
Phase 4.4 Final Placement Cleanup | Checksum: 1d1363cb8

Time (s): cpu = 00:01:38 ; elapsed = 00:03:08 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 633 ; free virtual = 7077
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1363cb8

Time (s): cpu = 00:01:38 ; elapsed = 00:03:08 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 633 ; free virtual = 7077
Ending Placer Task | Checksum: 126514100

Time (s): cpu = 00:01:38 ; elapsed = 00:03:08 . Memory (MB): peak = 4520.215 ; gain = 1537.203 ; free physical = 633 ; free virtual = 7077
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:03:14 . Memory (MB): peak = 4520.215 ; gain = 1537.215 ; free physical = 887 ; free virtual = 7330
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4520.215 ; gain = 0.000 ; free physical = 887 ; free virtual = 7330
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4520.215 ; gain = 0.000 ; free physical = 864 ; free virtual = 7322
INFO: [Common 17-1381] The checkpoint '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4520.227 ; gain = 0.000 ; free physical = 826 ; free virtual = 7278
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4520.227 ; gain = 0.000 ; free physical = 876 ; free virtual = 7329
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4520.227 ; gain = 0.000 ; free physical = 845 ; free virtual = 7300
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4520.227 ; gain = 0.000 ; free physical = 820 ; free virtual = 7289
INFO: [Common 17-1381] The checkpoint '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5a099650 ConstDB: 0 ShapeSum: cc47aab0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "x_1_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_0_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_0_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_4_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_4_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_6_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_6_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_5_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_5_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_1_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_1_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_3_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_3_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_2_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_2_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: b2c02aff

Time (s): cpu = 00:02:34 ; elapsed = 00:01:50 . Memory (MB): peak = 5179.777 ; gain = 659.551 ; free physical = 830 ; free virtual = 6852
Post Restoration Checksum: NetGraph: 90417728 NumContArr: 227eb3d7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b2c02aff

Time (s): cpu = 00:02:34 ; elapsed = 00:01:51 . Memory (MB): peak = 5179.777 ; gain = 659.551 ; free physical = 784 ; free virtual = 6852

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b2c02aff

Time (s): cpu = 00:02:34 ; elapsed = 00:01:51 . Memory (MB): peak = 5179.777 ; gain = 659.551 ; free physical = 633 ; free virtual = 6713

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b2c02aff

Time (s): cpu = 00:02:34 ; elapsed = 00:01:51 . Memory (MB): peak = 5179.777 ; gain = 659.551 ; free physical = 633 ; free virtual = 6713

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: b2c02aff

Time (s): cpu = 00:02:38 ; elapsed = 00:01:55 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 863 ; free virtual = 6695

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 13e260804

Time (s): cpu = 00:02:41 ; elapsed = 00:01:56 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 848 ; free virtual = 6696
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.387  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: cc5666c9

Time (s): cpu = 00:02:43 ; elapsed = 00:01:57 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 822 ; free virtual = 6689

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3535
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3115
  Number of Partially Routed Nets     = 420
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4b0d923e

Time (s): cpu = 00:02:57 ; elapsed = 00:02:04 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 794 ; free virtual = 6637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.622  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1164d59a9

Time (s): cpu = 00:03:02 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 784 ; free virtual = 6639

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: f9d5ca15

Time (s): cpu = 00:03:02 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 784 ; free virtual = 6638
Phase 4 Rip-up And Reroute | Checksum: f9d5ca15

Time (s): cpu = 00:03:02 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 784 ; free virtual = 6638

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f9d5ca15

Time (s): cpu = 00:03:02 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 784 ; free virtual = 6638

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f9d5ca15

Time (s): cpu = 00:03:02 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 784 ; free virtual = 6638
Phase 5 Delay and Skew Optimization | Checksum: f9d5ca15

Time (s): cpu = 00:03:02 ; elapsed = 00:02:07 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 784 ; free virtual = 6638

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 134cd8c24

Time (s): cpu = 00:03:04 ; elapsed = 00:02:08 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 770 ; free virtual = 6638
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.622  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134cd8c24

Time (s): cpu = 00:03:04 ; elapsed = 00:02:08 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 770 ; free virtual = 6638
Phase 6 Post Hold Fix | Checksum: 134cd8c24

Time (s): cpu = 00:03:04 ; elapsed = 00:02:08 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 770 ; free virtual = 6638

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0701222 %
  Global Horizontal Routing Utilization  = 0.0653738 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18ab1ad83

Time (s): cpu = 00:03:07 ; elapsed = 00:02:09 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 755 ; free virtual = 6623

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18ab1ad83

Time (s): cpu = 00:03:07 ; elapsed = 00:02:09 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 754 ; free virtual = 6622

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18ab1ad83

Time (s): cpu = 00:03:08 ; elapsed = 00:02:09 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 739 ; free virtual = 6622

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.622  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18ab1ad83

Time (s): cpu = 00:03:08 ; elapsed = 00:02:09 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 751 ; free virtual = 6634
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:08 ; elapsed = 00:02:09 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 939 ; free virtual = 6831

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:12 ; elapsed = 00:02:15 . Memory (MB): peak = 5270.402 ; gain = 750.176 ; free physical = 880 ; free virtual = 6832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5270.402 ; gain = 0.000 ; free physical = 867 ; free virtual = 6832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 5270.402 ; gain = 0.000 ; free physical = 830 ; free virtual = 6825
INFO: [Common 17-1381] The checkpoint '/nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 5284.430 ; gain = 0.000 ; free physical = 296 ; free virtual = 6015
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 5284.430 ; gain = 0.000 ; free physical = 287 ; free virtual = 5790
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Sep 23 17:12:53 2020...
[Wed Sep 23 17:12:59 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.90 ; elapsed = 00:08:54 . Memory (MB): peak = 4170.648 ; gain = 0.000 ; free physical = 4427 ; free virtual = 10614
INFO: [Netlist 29-17] Analyzing 789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4260.309 ; gain = 0.000 ; free physical = 4015 ; free virtual = 10307
Restored from archive | CPU: 0.340000 secs | Memory: 8.990158 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4260.309 ; gain = 0.000 ; free physical = 4015 ; free virtual = 10307
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4260.309 ; gain = 0.000 ; free physical = 4016 ; free virtual = 10309
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4260.309 ; gain = 89.660 ; free physical = 4016 ; free virtual = 10309
Running report: report_route_status -file ./report/my_prj_status_routed.rpt
Contents of report file './report/my_prj_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       12367 :
       # of nets not needing routing.......... :        8832 :
           # of internally routed nets........ :        8363 :
           # of implicitly routed ports....... :         469 :
       # of routable nets..................... :        3535 :
           # of fully routed nets............. :        3535 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/my_prj_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/my_prj_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Sep 23 17:13:10 2020
| Host              : torreys.colorado.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -max_paths 10 -file ./report/my_prj_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.436ns (12.351%)  route 3.094ns (87.649%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/Q
                         net (fo=161, routed)         2.778     2.910    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[4]
    SLICE_X27Y100        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.973 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___14_rep__35/O
                         net (fo=1, routed)           0.015     2.988    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]_1[4]
    SLICE_X27Y100        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.118 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__i_3/CO[5]
                         net (fo=2, routed)           0.219     3.337    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/icmp_ln1497_5_fu_658_p2
    SLICE_X27Y98         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     3.484 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i_/O
                         net (fo=1, routed)           0.082     3.566    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__n_0
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/ap_clk
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X27Y98         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.456ns (13.006%)  route 3.050ns (86.994%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/Q
                         net (fo=161, routed)         2.778     2.910    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[4]
    SLICE_X27Y100        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.973 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___14_rep__35/O
                         net (fo=1, routed)           0.015     2.988    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]_1[4]
    SLICE_X27Y100        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.118 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__i_3/CO[5]
                         net (fo=2, routed)           0.219     3.337    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/icmp_ln1497_5_fu_658_p2
    SLICE_X27Y98         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     3.504 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152[0]_i_1/O
                         net (fo=1, routed)           0.038     3.542    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_fu_1158_p2
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/ap_clk
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X27Y98         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.387ns (11.270%)  route 3.047ns (88.730%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.768     2.900    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y97         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.963 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__36/O
                         net (fo=1, routed)           0.015     2.978    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]_2[4]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.108 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_i_1/CO[5]
                         net (fo=4, routed)           0.206     3.314    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/icmp_ln1497_1_fu_508_p2
    SLICE_X26Y98         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.413 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___14/O
                         net (fo=1, routed)           0.058     3.471    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___14_n_0
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/ap_clk
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X26Y98         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_3_reg_2098_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.386ns (11.241%)  route 3.048ns (88.759%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.768     2.900    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y97         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.963 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__36/O
                         net (fo=1, routed)           0.015     2.978    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]_2[4]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.108 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_i_1/CO[5]
                         net (fo=4, routed)           0.206     3.314    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/icmp_ln1497_1_fu_508_p2
    SLICE_X26Y98         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     3.412 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___8/O
                         net (fo=1, routed)           0.059     3.471    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___8_n_0
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_3_reg_2098_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/ap_clk
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_3_reg_2098_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X26Y98         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_3_reg_2098_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_3_reg_2098_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.547ns (15.975%)  route 2.877ns (84.025%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.035     0.035    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/Q
                         net (fo=138, routed)         2.466     2.597    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[1]
    SLICE_X23Y90         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.745 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___24_rep__15/O
                         net (fo=1, routed)           0.011     2.756    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_6_reg_2068_reg[0]_0[2]
    SLICE_X23Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[5])
                                                      0.205     2.961 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i__i_1/CO[5]
                         net (fo=7, routed)           0.341     3.302    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/icmp_ln1497_fu_472_p2
    SLICE_X23Y89         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     3.400 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i___8/O
                         net (fo=1, routed)           0.059     3.459    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i___8_n_0
    SLICE_X23Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_3_reg_2098_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/ap_clk
    SLICE_X23Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_3_reg_2098_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X23Y89         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_3_reg_2098_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_4_reg_2107_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.409ns (11.956%)  route 3.012ns (88.044%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.768     2.900    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y97         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.963 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__36/O
                         net (fo=1, routed)           0.015     2.978    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]_2[4]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.108 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_i_1/CO[5]
                         net (fo=4, routed)           0.206     3.314    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/icmp_ln1497_1_fu_508_p2
    SLICE_X26Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     3.435 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7/O
                         net (fo=1, routed)           0.023     3.458    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_n_0
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_4_reg_2107_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/ap_clk
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_4_reg_2107_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X26Y98         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_4_reg_2107_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.406ns (11.882%)  route 3.011ns (88.118%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.768     2.900    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y97         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.963 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__36/O
                         net (fo=1, routed)           0.015     2.978    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]_2[4]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.108 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_i_1/CO[5]
                         net (fo=4, routed)           0.206     3.314    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/icmp_ln1497_1_fu_508_p2
    SLICE_X26Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     3.432 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090[0]_i_1/O
                         net (fo=1, routed)           0.022     3.454    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_fu_802_p2
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/ap_clk
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X26Y98         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.434ns (12.694%)  route 2.985ns (87.306%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.938     3.070    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y96         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.247 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__41/O
                         net (fo=1, routed)           0.015     3.262    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]_2[4]
    SLICE_X25Y96         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.162     3.424 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]_i_1/O[6]
                         net (fo=1, routed)           0.032     3.456    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_fu_1334_p17
    SLICE_X25Y96         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/ap_clk
    SLICE_X25Y96         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X25Y96         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_8_reg_2133_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.478ns (13.989%)  route 2.939ns (86.011%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/Q
                         net (fo=161, routed)         2.617     2.749    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[4]
    SLICE_X30Y100        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.812 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___14_rep__59/O
                         net (fo=1, routed)           0.015     2.827    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_6_reg_2068_reg[0]_1[4]
    SLICE_X30Y100        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.137     2.964 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/i__i_1/CO[5]
                         net (fo=7, routed)           0.239     3.203    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/icmp_ln1497_fu_472_p2
    SLICE_X30Y101        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.385 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/i_/O
                         net (fo=1, routed)           0.068     3.453    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/i__n_0
    SLICE_X30Y101        FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_8_reg_2133_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/ap_clk
    SLICE_X30Y101        FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_8_reg_2133_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X30Y101        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_8_reg_2133_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_4_reg_2107_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.570ns (16.711%)  route 2.841ns (83.289%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.035     0.035    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/Q
                         net (fo=138, routed)         2.466     2.597    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[1]
    SLICE_X23Y90         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.745 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___24_rep__15/O
                         net (fo=1, routed)           0.011     2.756    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_6_reg_2068_reg[0]_0[2]
    SLICE_X23Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[5])
                                                      0.205     2.961 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i__i_1/CO[5]
                         net (fo=7, routed)           0.341     3.302    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/icmp_ln1497_fu_472_p2
    SLICE_X23Y89         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     3.423 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i___7/O
                         net (fo=1, routed)           0.023     3.446    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i___7_n_0
    SLICE_X23Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_4_reg_2107_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/ap_clk
    SLICE_X23Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_4_reg_2107_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X23Y89         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_4_reg_2107_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  0.740    





Running report: report_utilization -file ./report/my_prj_utilization_routed.rpt
Contents of report file './report/my_prj_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep 23 17:13:11 2020
| Host         : torreys.colorado.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_utilization -file ./report/my_prj_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pflgc2104-1
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                | 5739 |     0 |   1182240 |  0.49 |
|   LUT as Logic          | 5739 |     0 |   1182240 |  0.49 |
|   LUT as Memory         |    0 |     0 |    591840 |  0.00 |
| CLB Registers           | 2376 |     0 |   2364480 |  0.10 |
|   Register as Flip Flop | 2376 |     0 |   2364480 |  0.10 |
|   Register as Latch     |    0 |     0 |   2364480 |  0.00 |
| CARRY8                  |  789 |     0 |    147780 |  0.53 |
| F7 Muxes                |    0 |     0 |    591120 |  0.00 |
| F8 Muxes                |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                |    0 |     0 |    147780 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 2376  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1049 |     0 |    147780 |  0.71 |
|   CLBL                                     |  463 |     0 |           |       |
|   CLBM                                     |  586 |     0 |           |       |
| LUT as Logic                               | 5739 |     0 |   1182240 |  0.49 |
|   using O5 output only                     |  148 |       |           |       |
|   using O6 output only                     | 2670 |       |           |       |
|   using O5 and O6                          | 2921 |       |           |       |
| LUT as Memory                              |    0 |     0 |    591840 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              | 2376 |     0 |   2364480 |  0.10 |
|   Register driven from within the CLB      | 1827 |       |           |       |
|   Register driven from outside the CLB     |  549 |       |           |       |
|     LUT in front of the register is unused |  348 |       |           |       |
|     LUT in front of the register is used   |  201 |       |           |       |
| Unique Control Sets                        |    2 |       |    295560 | <0.01 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      2160 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      2160 |  0.00 |
|   RAMB18       |    0 |     0 |      4320 |  0.00 |
| URAM           |    0 |     0 |       960 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       416 |  0.00 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |       104 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        26 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        52 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        52 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT2     | 5585 |                 CLB |
| FDRE     | 2376 |            Register |
| LUT3     | 1383 |                 CLB |
| CARRY8   |  789 |                 CLB |
| LUT1     |  697 |                 CLB |
| LUT5     |  436 |                 CLB |
| LUT6     |  301 |                 CLB |
| LUT4     |  258 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1049 |    0 |    0 |   2.13 |   0.00 |   0.00 |
|   CLBL                     |  463 |    0 |    0 |   1.88 |   0.00 |   0.00 |
|   CLBM                     |  586 |    0 |    0 |   2.38 |   0.00 |   0.00 |
| CLB LUTs                   | 5739 |    0 |    0 |   1.46 |   0.00 |   0.00 |
|   LUT as Logic             | 5739 |    0 |    0 |   1.46 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              | 2376 |    0 |    0 |   0.30 |   0.00 |   0.00 |
| CARRY8                     |  789 |    0 |    0 |   1.60 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/my_prj_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/my_prj_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Sep 23 17:13:11 2020
| Host              : torreys.colorado.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing_summary -file ./report/my_prj_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 79 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1214 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.622        0.000                      0                 2298        0.039        0.000                      0                 2298        1.810        0.000                       0                  2376  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.085}        4.170           239.808         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.622        0.000                      0                 2298        0.039        0.000                      0                 2298        1.810        0.000                       0                  2376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.436ns (12.351%)  route 3.094ns (87.649%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/Q
                         net (fo=161, routed)         2.778     2.910    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[4]
    SLICE_X27Y100        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.973 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___14_rep__35/O
                         net (fo=1, routed)           0.015     2.988    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]_1[4]
    SLICE_X27Y100        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.118 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__i_3/CO[5]
                         net (fo=2, routed)           0.219     3.337    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/icmp_ln1497_5_fu_658_p2
    SLICE_X27Y98         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     3.484 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i_/O
                         net (fo=1, routed)           0.082     3.566    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__n_0
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/ap_clk
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X27Y98         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  0.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/activation_leaf_0_1_reg_2082_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/ap_clk
    SLICE_X32Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/activation_leaf_0_1_reg_2082_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/activation_leaf_0_1_reg_2082_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/activation_leaf_0_1_reg_2082
    SLICE_X32Y93         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.097 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295[2]_i_1__68/O
                         net (fo=1, routed)           0.007     0.104    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_fu_1831_p3[2]
    SLICE_X32Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/ap_clk
    SLICE_X32Y93         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y93         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_6020/select_ln101_3_reg_2295_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.085 }
Period(ns):         4.170
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.170       3.620      SLICE_X54Y24  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.085       1.810      SLICE_X54Y24  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.085       1.810      SLICE_X54Y24  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C




HLS: impl run complete: worst setup slack (WNS)=0.621645, worst hold slack (WHS)=0.039000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  0 1182240 2364480 6840 4320 {0 } 960
HLS EXTRACTION: impl area_current: 0 5739 2376 0 0 0 0 1049 0 960
HLS EXTRACTION: generated /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/report/verilog/my_prj_export.xml


Implementation tool: Xilinx Vivado v.2019.1
Project:             my_prj_prj
Solution:            solution1
Device target:       xcvu9p-flgc2104-1-e
Report date:         Wed Sep 23 17:13:11 MDT 2020

#=== Post-Implementation Resource usage ===
CLB:           1049
LUT:           5739
FF:            2376
DSP:              0
BRAM:             0
SRL:              0
URAM:             0
#=== Final timing ===
CP required:    4.170
CP achieved post-synthesis:    2.237
CP achieved post-implementation:    3.548
Timing met

HLS EXTRACTION: generated /nfs/data41/csavard/CS_conifer/conifer/11_6_opt/my_prj_prj/solution1/impl/report/verilog/my_prj_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Sep 23 17:13:11 2020...
