#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002906abd5550 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000002906ac4dca0_0 .net "PC", 31 0, v000002906ac46d80_0;  1 drivers
v000002906ac4d840_0 .var "clk", 0 0;
v000002906ac4c120_0 .net "clkout", 0 0, L_000002906abd09d0;  1 drivers
v000002906ac4d8e0_0 .net "cycles_consumed", 31 0, v000002906ac4a3a0_0;  1 drivers
v000002906ac4c8a0_0 .net "regs0", 31 0, L_000002906abd0960;  1 drivers
v000002906ac4d2a0_0 .net "regs1", 31 0, L_000002906abd0c70;  1 drivers
v000002906ac4d520_0 .net "regs2", 31 0, L_000002906abd0570;  1 drivers
v000002906ac4d7a0_0 .net "regs3", 31 0, L_000002906abd07a0;  1 drivers
v000002906ac4d980_0 .net "regs4", 31 0, L_000002906abd1060;  1 drivers
v000002906ac4c080_0 .net "regs5", 31 0, L_000002906abd0e30;  1 drivers
v000002906ac4dd40_0 .var "rst", 0 0;
S_000002906ab55d10 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000002906abd5550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002906abd5870 .param/l "RType" 0 4 2, C4<000000>;
P_000002906abd58a8 .param/l "add" 0 4 5, C4<100000>;
P_000002906abd58e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002906abd5918 .param/l "addu" 0 4 5, C4<100001>;
P_000002906abd5950 .param/l "and_" 0 4 5, C4<100100>;
P_000002906abd5988 .param/l "andi" 0 4 8, C4<001100>;
P_000002906abd59c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002906abd59f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002906abd5a30 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002906abd5a68 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002906abd5aa0 .param/l "j" 0 4 12, C4<000010>;
P_000002906abd5ad8 .param/l "jal" 0 4 12, C4<000011>;
P_000002906abd5b10 .param/l "jr" 0 4 6, C4<001000>;
P_000002906abd5b48 .param/l "lw" 0 4 8, C4<100011>;
P_000002906abd5b80 .param/l "nor_" 0 4 5, C4<100111>;
P_000002906abd5bb8 .param/l "or_" 0 4 5, C4<100101>;
P_000002906abd5bf0 .param/l "ori" 0 4 8, C4<001101>;
P_000002906abd5c28 .param/l "sgt" 0 4 6, C4<101011>;
P_000002906abd5c60 .param/l "sll" 0 4 6, C4<000000>;
P_000002906abd5c98 .param/l "slt" 0 4 5, C4<101010>;
P_000002906abd5cd0 .param/l "slti" 0 4 8, C4<101010>;
P_000002906abd5d08 .param/l "srl" 0 4 6, C4<000010>;
P_000002906abd5d40 .param/l "sub" 0 4 5, C4<100010>;
P_000002906abd5d78 .param/l "subu" 0 4 5, C4<100011>;
P_000002906abd5db0 .param/l "sw" 0 4 8, C4<101011>;
P_000002906abd5de8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002906abd5e20 .param/l "xori" 0 4 8, C4<001110>;
L_000002906abd0a40 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd1300 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd1290 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd1370 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd0c00 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd10d0 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd0dc0 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd0730 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd09d0 .functor OR 1, v000002906ac4d840_0, v000002906abc7e30_0, C4<0>, C4<0>;
L_000002906abd0810 .functor OR 1, L_000002906ac4bfe0, L_000002906ac4d700, C4<0>, C4<0>;
L_000002906abd0650 .functor AND 1, L_000002906aca6d30, L_000002906aca6510, C4<1>, C4<1>;
L_000002906abd13e0 .functor NOT 1, v000002906ac4dd40_0, C4<0>, C4<0>, C4<0>;
L_000002906abd1140 .functor OR 1, L_000002906aca7410, L_000002906aca7a50, C4<0>, C4<0>;
L_000002906abd1220 .functor OR 1, L_000002906abd1140, L_000002906aca6970, C4<0>, C4<0>;
L_000002906abd0f80 .functor OR 1, L_000002906aca6470, L_000002906aca6b50, C4<0>, C4<0>;
L_000002906abd11b0 .functor AND 1, L_000002906aca7910, L_000002906abd0f80, C4<1>, C4<1>;
L_000002906abd05e0 .functor OR 1, L_000002906aca61f0, L_000002906aca6ab0, C4<0>, C4<0>;
L_000002906abd08f0 .functor AND 1, L_000002906aca6150, L_000002906abd05e0, C4<1>, C4<1>;
L_000002906ab88f20 .functor NOT 1, L_000002906abd09d0, C4<0>, C4<0>, C4<0>;
v000002906ac46e20_0 .net "ALUOp", 3 0, v000002906abc7890_0;  1 drivers
v000002906ac470a0_0 .net "ALUResult", 31 0, v000002906ac3cd80_0;  1 drivers
v000002906ac45de0_0 .net "ALUSrc", 0 0, v000002906abc7930_0;  1 drivers
v000002906ac46420_0 .net "ALUin2", 31 0, L_000002906aca7af0;  1 drivers
v000002906ac46060_0 .net "MemReadEn", 0 0, v000002906abc80b0_0;  1 drivers
v000002906ac47460_0 .net "MemWriteEn", 0 0, v000002906abc79d0_0;  1 drivers
v000002906ac47140_0 .net "MemtoReg", 0 0, v000002906abc6a30_0;  1 drivers
v000002906ac461a0_0 .net "PC", 31 0, v000002906ac46d80_0;  alias, 1 drivers
v000002906ac45a20_0 .net "PCPlus1", 31 0, L_000002906ac4cf80;  1 drivers
v000002906ac47280_0 .net "PCsrc", 1 0, v000002906ac3c9c0_0;  1 drivers
v000002906ac475a0_0 .net "RegDst", 0 0, v000002906abc6cb0_0;  1 drivers
v000002906ac466a0_0 .net "RegWriteEn", 0 0, v000002906abc7d90_0;  1 drivers
v000002906ac458e0_0 .net "WriteRegister", 4 0, L_000002906aca72d0;  1 drivers
v000002906ac47320_0 .net *"_ivl_0", 0 0, L_000002906abd0a40;  1 drivers
L_000002906ac4df50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002906ac45840_0 .net/2u *"_ivl_10", 4 0, L_000002906ac4df50;  1 drivers
L_000002906ac4e340 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac46100_0 .net *"_ivl_101", 15 0, L_000002906ac4e340;  1 drivers
v000002906ac46740_0 .net *"_ivl_102", 31 0, L_000002906aca5f70;  1 drivers
L_000002906ac4e388 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac47500_0 .net *"_ivl_105", 25 0, L_000002906ac4e388;  1 drivers
L_000002906ac4e3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac46ec0_0 .net/2u *"_ivl_106", 31 0, L_000002906ac4e3d0;  1 drivers
v000002906ac45700_0 .net *"_ivl_108", 0 0, L_000002906aca6d30;  1 drivers
L_000002906ac4e418 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002906ac46240_0 .net/2u *"_ivl_110", 5 0, L_000002906ac4e418;  1 drivers
v000002906ac45980_0 .net *"_ivl_112", 0 0, L_000002906aca6510;  1 drivers
v000002906ac46f60_0 .net *"_ivl_115", 0 0, L_000002906abd0650;  1 drivers
v000002906ac45ac0_0 .net *"_ivl_116", 47 0, L_000002906aca6fb0;  1 drivers
L_000002906ac4e460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac45b60_0 .net *"_ivl_119", 15 0, L_000002906ac4e460;  1 drivers
L_000002906ac4df98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002906ac45d40_0 .net/2u *"_ivl_12", 5 0, L_000002906ac4df98;  1 drivers
v000002906ac462e0_0 .net *"_ivl_120", 47 0, L_000002906aca7870;  1 drivers
L_000002906ac4e4a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac46380_0 .net *"_ivl_123", 15 0, L_000002906ac4e4a8;  1 drivers
v000002906ac46560_0 .net *"_ivl_125", 0 0, L_000002906aca6330;  1 drivers
v000002906ac45c00_0 .net *"_ivl_126", 31 0, L_000002906aca6dd0;  1 drivers
v000002906ac467e0_0 .net *"_ivl_128", 47 0, L_000002906aca6830;  1 drivers
v000002906ac45ca0_0 .net *"_ivl_130", 47 0, L_000002906aca7730;  1 drivers
v000002906ac45e80_0 .net *"_ivl_132", 47 0, L_000002906aca6e70;  1 drivers
v000002906ac45f20_0 .net *"_ivl_134", 47 0, L_000002906aca7d70;  1 drivers
L_000002906ac4e4f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002906ac46880_0 .net/2u *"_ivl_138", 1 0, L_000002906ac4e4f0;  1 drivers
v000002906ac46920_0 .net *"_ivl_14", 0 0, L_000002906ac4da20;  1 drivers
v000002906ac469c0_0 .net *"_ivl_140", 0 0, L_000002906aca6f10;  1 drivers
L_000002906ac4e538 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002906ac46a60_0 .net/2u *"_ivl_142", 1 0, L_000002906ac4e538;  1 drivers
v000002906ac46b00_0 .net *"_ivl_144", 0 0, L_000002906aca68d0;  1 drivers
L_000002906ac4e580 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002906ac46ba0_0 .net/2u *"_ivl_146", 1 0, L_000002906ac4e580;  1 drivers
v000002906ac46c40_0 .net *"_ivl_148", 0 0, L_000002906aca7050;  1 drivers
L_000002906ac4e5c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002906ac46ce0_0 .net/2u *"_ivl_150", 31 0, L_000002906ac4e5c8;  1 drivers
L_000002906ac4e610 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002906ac490b0_0 .net/2u *"_ivl_152", 31 0, L_000002906ac4e610;  1 drivers
v000002906ac491f0_0 .net *"_ivl_154", 31 0, L_000002906aca70f0;  1 drivers
v000002906ac47990_0 .net *"_ivl_156", 31 0, L_000002906aca7b90;  1 drivers
L_000002906ac4dfe0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002906ac48570_0 .net/2u *"_ivl_16", 4 0, L_000002906ac4dfe0;  1 drivers
v000002906ac484d0_0 .net *"_ivl_160", 0 0, L_000002906abd13e0;  1 drivers
L_000002906ac4e6a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac48610_0 .net/2u *"_ivl_162", 31 0, L_000002906ac4e6a0;  1 drivers
L_000002906ac4e778 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002906ac486b0_0 .net/2u *"_ivl_166", 5 0, L_000002906ac4e778;  1 drivers
v000002906ac49290_0 .net *"_ivl_168", 0 0, L_000002906aca7410;  1 drivers
L_000002906ac4e7c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002906ac493d0_0 .net/2u *"_ivl_170", 5 0, L_000002906ac4e7c0;  1 drivers
v000002906ac48750_0 .net *"_ivl_172", 0 0, L_000002906aca7a50;  1 drivers
v000002906ac481b0_0 .net *"_ivl_175", 0 0, L_000002906abd1140;  1 drivers
L_000002906ac4e808 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002906ac487f0_0 .net/2u *"_ivl_176", 5 0, L_000002906ac4e808;  1 drivers
v000002906ac47f30_0 .net *"_ivl_178", 0 0, L_000002906aca6970;  1 drivers
v000002906ac49150_0 .net *"_ivl_181", 0 0, L_000002906abd1220;  1 drivers
L_000002906ac4e850 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac48e30_0 .net/2u *"_ivl_182", 15 0, L_000002906ac4e850;  1 drivers
v000002906ac48250_0 .net *"_ivl_184", 31 0, L_000002906aca75f0;  1 drivers
v000002906ac48cf0_0 .net *"_ivl_187", 0 0, L_000002906aca6010;  1 drivers
v000002906ac49330_0 .net *"_ivl_188", 15 0, L_000002906aca7690;  1 drivers
v000002906ac49470_0 .net *"_ivl_19", 4 0, L_000002906ac4c940;  1 drivers
v000002906ac47a30_0 .net *"_ivl_190", 31 0, L_000002906aca77d0;  1 drivers
v000002906ac48890_0 .net *"_ivl_194", 31 0, L_000002906aca66f0;  1 drivers
L_000002906ac4e898 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac48930_0 .net *"_ivl_197", 25 0, L_000002906ac4e898;  1 drivers
L_000002906ac4e8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac489d0_0 .net/2u *"_ivl_198", 31 0, L_000002906ac4e8e0;  1 drivers
L_000002906ac4df08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002906ac48a70_0 .net/2u *"_ivl_2", 5 0, L_000002906ac4df08;  1 drivers
v000002906ac48b10_0 .net *"_ivl_20", 4 0, L_000002906ac4dac0;  1 drivers
v000002906ac48bb0_0 .net *"_ivl_200", 0 0, L_000002906aca7910;  1 drivers
L_000002906ac4e928 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002906ac48c50_0 .net/2u *"_ivl_202", 5 0, L_000002906ac4e928;  1 drivers
v000002906ac49510_0 .net *"_ivl_204", 0 0, L_000002906aca6470;  1 drivers
L_000002906ac4e970 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002906ac48d90_0 .net/2u *"_ivl_206", 5 0, L_000002906ac4e970;  1 drivers
v000002906ac495b0_0 .net *"_ivl_208", 0 0, L_000002906aca6b50;  1 drivers
v000002906ac47df0_0 .net *"_ivl_211", 0 0, L_000002906abd0f80;  1 drivers
v000002906ac477b0_0 .net *"_ivl_213", 0 0, L_000002906abd11b0;  1 drivers
L_000002906ac4e9b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002906ac47ad0_0 .net/2u *"_ivl_214", 5 0, L_000002906ac4e9b8;  1 drivers
v000002906ac48ed0_0 .net *"_ivl_216", 0 0, L_000002906aca6790;  1 drivers
L_000002906ac4ea00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002906ac482f0_0 .net/2u *"_ivl_218", 31 0, L_000002906ac4ea00;  1 drivers
v000002906ac47710_0 .net *"_ivl_220", 31 0, L_000002906aca7e10;  1 drivers
v000002906ac47cb0_0 .net *"_ivl_224", 31 0, L_000002906aca6a10;  1 drivers
L_000002906ac4ea48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac48390_0 .net *"_ivl_227", 25 0, L_000002906ac4ea48;  1 drivers
L_000002906ac4ea90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac48f70_0 .net/2u *"_ivl_228", 31 0, L_000002906ac4ea90;  1 drivers
v000002906ac49010_0 .net *"_ivl_230", 0 0, L_000002906aca6150;  1 drivers
L_000002906ac4ead8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002906ac47850_0 .net/2u *"_ivl_232", 5 0, L_000002906ac4ead8;  1 drivers
v000002906ac478f0_0 .net *"_ivl_234", 0 0, L_000002906aca61f0;  1 drivers
L_000002906ac4eb20 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002906ac48070_0 .net/2u *"_ivl_236", 5 0, L_000002906ac4eb20;  1 drivers
v000002906ac47b70_0 .net *"_ivl_238", 0 0, L_000002906aca6ab0;  1 drivers
v000002906ac47c10_0 .net *"_ivl_24", 0 0, L_000002906abd1290;  1 drivers
v000002906ac47d50_0 .net *"_ivl_241", 0 0, L_000002906abd05e0;  1 drivers
v000002906ac47e90_0 .net *"_ivl_243", 0 0, L_000002906abd08f0;  1 drivers
L_000002906ac4eb68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002906ac47fd0_0 .net/2u *"_ivl_244", 5 0, L_000002906ac4eb68;  1 drivers
v000002906ac48110_0 .net *"_ivl_246", 0 0, L_000002906aca6290;  1 drivers
v000002906ac48430_0 .net *"_ivl_248", 31 0, L_000002906aca9570;  1 drivers
L_000002906ac4e028 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002906ac4a940_0 .net/2u *"_ivl_26", 4 0, L_000002906ac4e028;  1 drivers
v000002906ac49ea0_0 .net *"_ivl_29", 4 0, L_000002906ac4dc00;  1 drivers
v000002906ac49fe0_0 .net *"_ivl_32", 0 0, L_000002906abd1370;  1 drivers
L_000002906ac4e070 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002906ac4a9e0_0 .net/2u *"_ivl_34", 4 0, L_000002906ac4e070;  1 drivers
v000002906ac4b200_0 .net *"_ivl_37", 4 0, L_000002906ac4dde0;  1 drivers
v000002906ac4b3e0_0 .net *"_ivl_40", 0 0, L_000002906abd0c00;  1 drivers
L_000002906ac4e0b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac49c20_0 .net/2u *"_ivl_42", 15 0, L_000002906ac4e0b8;  1 drivers
v000002906ac4b480_0 .net *"_ivl_45", 15 0, L_000002906ac4cda0;  1 drivers
v000002906ac4a080_0 .net *"_ivl_48", 0 0, L_000002906abd10d0;  1 drivers
v000002906ac4a300_0 .net *"_ivl_5", 5 0, L_000002906ac4c1c0;  1 drivers
L_000002906ac4e100 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac4b520_0 .net/2u *"_ivl_50", 36 0, L_000002906ac4e100;  1 drivers
L_000002906ac4e148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac4b020_0 .net/2u *"_ivl_52", 31 0, L_000002906ac4e148;  1 drivers
v000002906ac49900_0 .net *"_ivl_55", 4 0, L_000002906ac4c440;  1 drivers
v000002906ac49860_0 .net *"_ivl_56", 36 0, L_000002906ac4c620;  1 drivers
v000002906ac4a1c0_0 .net *"_ivl_58", 36 0, L_000002906ac4ca80;  1 drivers
v000002906ac4aa80_0 .net *"_ivl_62", 0 0, L_000002906abd0dc0;  1 drivers
L_000002906ac4e190 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002906ac4abc0_0 .net/2u *"_ivl_64", 5 0, L_000002906ac4e190;  1 drivers
v000002906ac4af80_0 .net *"_ivl_67", 5 0, L_000002906ac4cb20;  1 drivers
v000002906ac4b0c0_0 .net *"_ivl_70", 0 0, L_000002906abd0730;  1 drivers
L_000002906ac4e1d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac49e00_0 .net/2u *"_ivl_72", 57 0, L_000002906ac4e1d8;  1 drivers
L_000002906ac4e220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac4a440_0 .net/2u *"_ivl_74", 31 0, L_000002906ac4e220;  1 drivers
v000002906ac4b340_0 .net *"_ivl_77", 25 0, L_000002906ac4cbc0;  1 drivers
v000002906ac4ab20_0 .net *"_ivl_78", 57 0, L_000002906ac4d5c0;  1 drivers
v000002906ac4a260_0 .net *"_ivl_8", 0 0, L_000002906abd1300;  1 drivers
v000002906ac49a40_0 .net *"_ivl_80", 57 0, L_000002906ac4ce40;  1 drivers
L_000002906ac4e268 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002906ac49b80_0 .net/2u *"_ivl_84", 31 0, L_000002906ac4e268;  1 drivers
L_000002906ac4e2b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002906ac4b5c0_0 .net/2u *"_ivl_88", 5 0, L_000002906ac4e2b0;  1 drivers
v000002906ac4a620_0 .net *"_ivl_90", 0 0, L_000002906ac4bfe0;  1 drivers
L_000002906ac4e2f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002906ac499a0_0 .net/2u *"_ivl_92", 5 0, L_000002906ac4e2f8;  1 drivers
v000002906ac4b160_0 .net *"_ivl_94", 0 0, L_000002906ac4d700;  1 drivers
v000002906ac49cc0_0 .net *"_ivl_97", 0 0, L_000002906abd0810;  1 drivers
v000002906ac4b2a0_0 .net *"_ivl_98", 47 0, L_000002906aca6c90;  1 drivers
v000002906ac49ae0_0 .net "adderResult", 31 0, L_000002906aca7cd0;  1 drivers
v000002906ac49720_0 .net "address", 31 0, L_000002906ac4cc60;  1 drivers
v000002906ac497c0_0 .net "clk", 0 0, L_000002906abd09d0;  alias, 1 drivers
v000002906ac4a3a0_0 .var "cycles_consumed", 31 0;
o000002906ac01888 .functor BUFZ 1, C4<z>; HiZ drive
v000002906ac4ad00_0 .net "excep_flag", 0 0, o000002906ac01888;  0 drivers
v000002906ac4a4e0_0 .net "extImm", 31 0, L_000002906aca6650;  1 drivers
v000002906ac49d60_0 .net "funct", 5 0, L_000002906ac4d340;  1 drivers
v000002906ac49f40_0 .net "hlt", 0 0, v000002906abc7e30_0;  1 drivers
v000002906ac4a120_0 .net "imm", 15 0, L_000002906ac4bf40;  1 drivers
v000002906ac4a580_0 .net "immediate", 31 0, L_000002906aca60b0;  1 drivers
v000002906ac4a800_0 .net "input_clk", 0 0, v000002906ac4d840_0;  1 drivers
v000002906ac4a6c0_0 .net "instruction", 31 0, L_000002906aca7230;  1 drivers
v000002906ac4a760_0 .net "memoryReadData", 31 0, v000002906ac471e0_0;  1 drivers
v000002906ac4a8a0_0 .net "nextPC", 31 0, L_000002906aca65b0;  1 drivers
v000002906ac4ac60_0 .net "opcode", 5 0, L_000002906ac4c300;  1 drivers
v000002906ac4ada0_0 .net "rd", 4 0, L_000002906ac4cd00;  1 drivers
v000002906ac4ae40_0 .net "readData1", 31 0, L_000002906abd0b90;  1 drivers
v000002906ac4aee0_0 .net "readData1_w", 31 0, L_000002906aca8210;  1 drivers
v000002906ac4d3e0_0 .net "readData2", 31 0, L_000002906abd0ce0;  1 drivers
v000002906ac4d0c0_0 .net "regs0", 31 0, L_000002906abd0960;  alias, 1 drivers
v000002906ac4db60_0 .net "regs1", 31 0, L_000002906abd0c70;  alias, 1 drivers
v000002906ac4c6c0_0 .net "regs2", 31 0, L_000002906abd0570;  alias, 1 drivers
v000002906ac4d160_0 .net "regs3", 31 0, L_000002906abd07a0;  alias, 1 drivers
v000002906ac4d200_0 .net "regs4", 31 0, L_000002906abd1060;  alias, 1 drivers
v000002906ac4d660_0 .net "regs5", 31 0, L_000002906abd0e30;  alias, 1 drivers
v000002906ac4d480_0 .net "rs", 4 0, L_000002906ac4c3a0;  1 drivers
v000002906ac4c760_0 .net "rst", 0 0, v000002906ac4dd40_0;  1 drivers
v000002906ac4c9e0_0 .net "rt", 4 0, L_000002906ac4cee0;  1 drivers
v000002906ac4c580_0 .net "shamt", 31 0, L_000002906ac4c4e0;  1 drivers
v000002906ac4c800_0 .net "wire_instruction", 31 0, L_000002906abd0ab0;  1 drivers
v000002906ac4c260_0 .net "writeData", 31 0, L_000002906aca8df0;  1 drivers
v000002906ac4d020_0 .net "zero", 0 0, L_000002906aca9610;  1 drivers
L_000002906ac4c1c0 .part L_000002906aca7230, 26, 6;
L_000002906ac4c300 .functor MUXZ 6, L_000002906ac4c1c0, L_000002906ac4df08, L_000002906abd0a40, C4<>;
L_000002906ac4da20 .cmp/eq 6, L_000002906ac4c300, L_000002906ac4df98;
L_000002906ac4c940 .part L_000002906aca7230, 11, 5;
L_000002906ac4dac0 .functor MUXZ 5, L_000002906ac4c940, L_000002906ac4dfe0, L_000002906ac4da20, C4<>;
L_000002906ac4cd00 .functor MUXZ 5, L_000002906ac4dac0, L_000002906ac4df50, L_000002906abd1300, C4<>;
L_000002906ac4dc00 .part L_000002906aca7230, 21, 5;
L_000002906ac4c3a0 .functor MUXZ 5, L_000002906ac4dc00, L_000002906ac4e028, L_000002906abd1290, C4<>;
L_000002906ac4dde0 .part L_000002906aca7230, 16, 5;
L_000002906ac4cee0 .functor MUXZ 5, L_000002906ac4dde0, L_000002906ac4e070, L_000002906abd1370, C4<>;
L_000002906ac4cda0 .part L_000002906aca7230, 0, 16;
L_000002906ac4bf40 .functor MUXZ 16, L_000002906ac4cda0, L_000002906ac4e0b8, L_000002906abd0c00, C4<>;
L_000002906ac4c440 .part L_000002906aca7230, 6, 5;
L_000002906ac4c620 .concat [ 5 32 0 0], L_000002906ac4c440, L_000002906ac4e148;
L_000002906ac4ca80 .functor MUXZ 37, L_000002906ac4c620, L_000002906ac4e100, L_000002906abd10d0, C4<>;
L_000002906ac4c4e0 .part L_000002906ac4ca80, 0, 32;
L_000002906ac4cb20 .part L_000002906aca7230, 0, 6;
L_000002906ac4d340 .functor MUXZ 6, L_000002906ac4cb20, L_000002906ac4e190, L_000002906abd0dc0, C4<>;
L_000002906ac4cbc0 .part L_000002906aca7230, 0, 26;
L_000002906ac4d5c0 .concat [ 26 32 0 0], L_000002906ac4cbc0, L_000002906ac4e220;
L_000002906ac4ce40 .functor MUXZ 58, L_000002906ac4d5c0, L_000002906ac4e1d8, L_000002906abd0730, C4<>;
L_000002906ac4cc60 .part L_000002906ac4ce40, 0, 32;
L_000002906ac4cf80 .arith/sum 32, v000002906ac46d80_0, L_000002906ac4e268;
L_000002906ac4bfe0 .cmp/eq 6, L_000002906ac4c300, L_000002906ac4e2b0;
L_000002906ac4d700 .cmp/eq 6, L_000002906ac4c300, L_000002906ac4e2f8;
L_000002906aca6c90 .concat [ 32 16 0 0], L_000002906ac4cc60, L_000002906ac4e340;
L_000002906aca5f70 .concat [ 6 26 0 0], L_000002906ac4c300, L_000002906ac4e388;
L_000002906aca6d30 .cmp/eq 32, L_000002906aca5f70, L_000002906ac4e3d0;
L_000002906aca6510 .cmp/eq 6, L_000002906ac4d340, L_000002906ac4e418;
L_000002906aca6fb0 .concat [ 32 16 0 0], L_000002906abd0b90, L_000002906ac4e460;
L_000002906aca7870 .concat [ 32 16 0 0], v000002906ac46d80_0, L_000002906ac4e4a8;
L_000002906aca6330 .part L_000002906ac4bf40, 15, 1;
LS_000002906aca6dd0_0_0 .concat [ 1 1 1 1], L_000002906aca6330, L_000002906aca6330, L_000002906aca6330, L_000002906aca6330;
LS_000002906aca6dd0_0_4 .concat [ 1 1 1 1], L_000002906aca6330, L_000002906aca6330, L_000002906aca6330, L_000002906aca6330;
LS_000002906aca6dd0_0_8 .concat [ 1 1 1 1], L_000002906aca6330, L_000002906aca6330, L_000002906aca6330, L_000002906aca6330;
LS_000002906aca6dd0_0_12 .concat [ 1 1 1 1], L_000002906aca6330, L_000002906aca6330, L_000002906aca6330, L_000002906aca6330;
LS_000002906aca6dd0_0_16 .concat [ 1 1 1 1], L_000002906aca6330, L_000002906aca6330, L_000002906aca6330, L_000002906aca6330;
LS_000002906aca6dd0_0_20 .concat [ 1 1 1 1], L_000002906aca6330, L_000002906aca6330, L_000002906aca6330, L_000002906aca6330;
LS_000002906aca6dd0_0_24 .concat [ 1 1 1 1], L_000002906aca6330, L_000002906aca6330, L_000002906aca6330, L_000002906aca6330;
LS_000002906aca6dd0_0_28 .concat [ 1 1 1 1], L_000002906aca6330, L_000002906aca6330, L_000002906aca6330, L_000002906aca6330;
LS_000002906aca6dd0_1_0 .concat [ 4 4 4 4], LS_000002906aca6dd0_0_0, LS_000002906aca6dd0_0_4, LS_000002906aca6dd0_0_8, LS_000002906aca6dd0_0_12;
LS_000002906aca6dd0_1_4 .concat [ 4 4 4 4], LS_000002906aca6dd0_0_16, LS_000002906aca6dd0_0_20, LS_000002906aca6dd0_0_24, LS_000002906aca6dd0_0_28;
L_000002906aca6dd0 .concat [ 16 16 0 0], LS_000002906aca6dd0_1_0, LS_000002906aca6dd0_1_4;
L_000002906aca6830 .concat [ 16 32 0 0], L_000002906ac4bf40, L_000002906aca6dd0;
L_000002906aca7730 .arith/sum 48, L_000002906aca7870, L_000002906aca6830;
L_000002906aca6e70 .functor MUXZ 48, L_000002906aca7730, L_000002906aca6fb0, L_000002906abd0650, C4<>;
L_000002906aca7d70 .functor MUXZ 48, L_000002906aca6e70, L_000002906aca6c90, L_000002906abd0810, C4<>;
L_000002906aca7cd0 .part L_000002906aca7d70, 0, 32;
L_000002906aca6f10 .cmp/eq 2, v000002906ac3c9c0_0, L_000002906ac4e4f0;
L_000002906aca68d0 .cmp/eq 2, v000002906ac3c9c0_0, L_000002906ac4e538;
L_000002906aca7050 .cmp/eq 2, v000002906ac3c9c0_0, L_000002906ac4e580;
L_000002906aca70f0 .functor MUXZ 32, L_000002906ac4e610, L_000002906ac4e5c8, L_000002906aca7050, C4<>;
L_000002906aca7b90 .functor MUXZ 32, L_000002906aca70f0, L_000002906aca7cd0, L_000002906aca68d0, C4<>;
L_000002906aca65b0 .functor MUXZ 32, L_000002906aca7b90, L_000002906ac4cf80, L_000002906aca6f10, C4<>;
L_000002906aca7230 .functor MUXZ 32, L_000002906abd0ab0, L_000002906ac4e6a0, L_000002906abd13e0, C4<>;
L_000002906aca7410 .cmp/eq 6, L_000002906ac4c300, L_000002906ac4e778;
L_000002906aca7a50 .cmp/eq 6, L_000002906ac4c300, L_000002906ac4e7c0;
L_000002906aca6970 .cmp/eq 6, L_000002906ac4c300, L_000002906ac4e808;
L_000002906aca75f0 .concat [ 16 16 0 0], L_000002906ac4bf40, L_000002906ac4e850;
L_000002906aca6010 .part L_000002906ac4bf40, 15, 1;
LS_000002906aca7690_0_0 .concat [ 1 1 1 1], L_000002906aca6010, L_000002906aca6010, L_000002906aca6010, L_000002906aca6010;
LS_000002906aca7690_0_4 .concat [ 1 1 1 1], L_000002906aca6010, L_000002906aca6010, L_000002906aca6010, L_000002906aca6010;
LS_000002906aca7690_0_8 .concat [ 1 1 1 1], L_000002906aca6010, L_000002906aca6010, L_000002906aca6010, L_000002906aca6010;
LS_000002906aca7690_0_12 .concat [ 1 1 1 1], L_000002906aca6010, L_000002906aca6010, L_000002906aca6010, L_000002906aca6010;
L_000002906aca7690 .concat [ 4 4 4 4], LS_000002906aca7690_0_0, LS_000002906aca7690_0_4, LS_000002906aca7690_0_8, LS_000002906aca7690_0_12;
L_000002906aca77d0 .concat [ 16 16 0 0], L_000002906ac4bf40, L_000002906aca7690;
L_000002906aca6650 .functor MUXZ 32, L_000002906aca77d0, L_000002906aca75f0, L_000002906abd1220, C4<>;
L_000002906aca66f0 .concat [ 6 26 0 0], L_000002906ac4c300, L_000002906ac4e898;
L_000002906aca7910 .cmp/eq 32, L_000002906aca66f0, L_000002906ac4e8e0;
L_000002906aca6470 .cmp/eq 6, L_000002906ac4d340, L_000002906ac4e928;
L_000002906aca6b50 .cmp/eq 6, L_000002906ac4d340, L_000002906ac4e970;
L_000002906aca6790 .cmp/eq 6, L_000002906ac4c300, L_000002906ac4e9b8;
L_000002906aca7e10 .functor MUXZ 32, L_000002906aca6650, L_000002906ac4ea00, L_000002906aca6790, C4<>;
L_000002906aca60b0 .functor MUXZ 32, L_000002906aca7e10, L_000002906ac4c4e0, L_000002906abd11b0, C4<>;
L_000002906aca6a10 .concat [ 6 26 0 0], L_000002906ac4c300, L_000002906ac4ea48;
L_000002906aca6150 .cmp/eq 32, L_000002906aca6a10, L_000002906ac4ea90;
L_000002906aca61f0 .cmp/eq 6, L_000002906ac4d340, L_000002906ac4ead8;
L_000002906aca6ab0 .cmp/eq 6, L_000002906ac4d340, L_000002906ac4eb20;
L_000002906aca6290 .cmp/eq 6, L_000002906ac4c300, L_000002906ac4eb68;
L_000002906aca9570 .functor MUXZ 32, L_000002906abd0b90, v000002906ac46d80_0, L_000002906aca6290, C4<>;
L_000002906aca8210 .functor MUXZ 32, L_000002906aca9570, L_000002906abd0ce0, L_000002906abd08f0, C4<>;
S_000002906ab55f60 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002906abbe000 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002906abd0880 .functor NOT 1, v000002906abc7930_0, C4<0>, C4<0>, C4<0>;
v000002906abc7570_0 .net *"_ivl_0", 0 0, L_000002906abd0880;  1 drivers
v000002906abc7610_0 .net "in1", 31 0, L_000002906abd0ce0;  alias, 1 drivers
v000002906abc76b0_0 .net "in2", 31 0, L_000002906aca60b0;  alias, 1 drivers
v000002906abc7750_0 .net "out", 31 0, L_000002906aca7af0;  alias, 1 drivers
v000002906abc6c10_0 .net "s", 0 0, v000002906abc7930_0;  alias, 1 drivers
L_000002906aca7af0 .functor MUXZ 32, L_000002906aca60b0, L_000002906abd0ce0, L_000002906abd0880, C4<>;
S_000002906abf69c0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002906abee940 .param/l "RType" 0 4 2, C4<000000>;
P_000002906abee978 .param/l "add" 0 4 5, C4<100000>;
P_000002906abee9b0 .param/l "addi" 0 4 8, C4<001000>;
P_000002906abee9e8 .param/l "addu" 0 4 5, C4<100001>;
P_000002906abeea20 .param/l "and_" 0 4 5, C4<100100>;
P_000002906abeea58 .param/l "andi" 0 4 8, C4<001100>;
P_000002906abeea90 .param/l "beq" 0 4 10, C4<000100>;
P_000002906abeeac8 .param/l "bne" 0 4 10, C4<000101>;
P_000002906abeeb00 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002906abeeb38 .param/l "j" 0 4 12, C4<000010>;
P_000002906abeeb70 .param/l "jal" 0 4 12, C4<000011>;
P_000002906abeeba8 .param/l "jr" 0 4 6, C4<001000>;
P_000002906abeebe0 .param/l "lw" 0 4 8, C4<100011>;
P_000002906abeec18 .param/l "nor_" 0 4 5, C4<100111>;
P_000002906abeec50 .param/l "or_" 0 4 5, C4<100101>;
P_000002906abeec88 .param/l "ori" 0 4 8, C4<001101>;
P_000002906abeecc0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002906abeecf8 .param/l "sll" 0 4 6, C4<000000>;
P_000002906abeed30 .param/l "slt" 0 4 5, C4<101010>;
P_000002906abeed68 .param/l "slti" 0 4 8, C4<101010>;
P_000002906abeeda0 .param/l "srl" 0 4 6, C4<000010>;
P_000002906abeedd8 .param/l "sub" 0 4 5, C4<100010>;
P_000002906abeee10 .param/l "subu" 0 4 5, C4<100011>;
P_000002906abeee48 .param/l "sw" 0 4 8, C4<101011>;
P_000002906abeee80 .param/l "xor_" 0 4 5, C4<100110>;
P_000002906abeeeb8 .param/l "xori" 0 4 8, C4<001110>;
v000002906abc7890_0 .var "ALUOp", 3 0;
v000002906abc7930_0 .var "ALUSrc", 0 0;
v000002906abc80b0_0 .var "MemReadEn", 0 0;
v000002906abc79d0_0 .var "MemWriteEn", 0 0;
v000002906abc6a30_0 .var "MemtoReg", 0 0;
v000002906abc6cb0_0 .var "RegDst", 0 0;
v000002906abc7d90_0 .var "RegWriteEn", 0 0;
v000002906abc6710_0 .net "funct", 5 0, L_000002906ac4d340;  alias, 1 drivers
v000002906abc7e30_0 .var "hlt", 0 0;
v000002906abc7ed0_0 .net "opcode", 5 0, L_000002906ac4c300;  alias, 1 drivers
v000002906abc6df0_0 .net "rst", 0 0, v000002906ac4dd40_0;  alias, 1 drivers
E_000002906abbda40 .event anyedge, v000002906abc6df0_0, v000002906abc7ed0_0, v000002906abc6710_0;
S_000002906abf6b50 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002906abbe0c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002906abd0ab0 .functor BUFZ 32, L_000002906aca6bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002906abc83d0_0 .net "Data_Out", 31 0, L_000002906abd0ab0;  alias, 1 drivers
v000002906abc6850 .array "InstMem", 0 1023, 31 0;
v000002906abc6990_0 .net *"_ivl_0", 31 0, L_000002906aca6bf0;  1 drivers
v000002906abc7f70_0 .net *"_ivl_3", 9 0, L_000002906aca7190;  1 drivers
v000002906abc6e90_0 .net *"_ivl_4", 11 0, L_000002906aca74b0;  1 drivers
L_000002906ac4e658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002906abc8010_0 .net *"_ivl_7", 1 0, L_000002906ac4e658;  1 drivers
v000002906abc8290_0 .net "addr", 31 0, v000002906ac46d80_0;  alias, 1 drivers
v000002906ab9d7b0_0 .var/i "i", 31 0;
L_000002906aca6bf0 .array/port v000002906abc6850, L_000002906aca74b0;
L_000002906aca7190 .part v000002906ac46d80_0, 0, 10;
L_000002906aca74b0 .concat [ 10 2 0 0], L_000002906aca7190, L_000002906ac4e658;
S_000002906ab6dcc0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002906abd0b90 .functor BUFZ 32, L_000002906aca79b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002906abd0ce0 .functor BUFZ 32, L_000002906aca7370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002906ac3d280_1 .array/port v000002906ac3d280, 1;
L_000002906abd0960 .functor BUFZ 32, v000002906ac3d280_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002906ac3d280_2 .array/port v000002906ac3d280, 2;
L_000002906abd0c70 .functor BUFZ 32, v000002906ac3d280_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002906ac3d280_3 .array/port v000002906ac3d280, 3;
L_000002906abd0570 .functor BUFZ 32, v000002906ac3d280_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002906ac3d280_4 .array/port v000002906ac3d280, 4;
L_000002906abd07a0 .functor BUFZ 32, v000002906ac3d280_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002906ac3d280_5 .array/port v000002906ac3d280, 5;
L_000002906abd1060 .functor BUFZ 32, v000002906ac3d280_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002906ac3d280_6 .array/port v000002906ac3d280, 6;
L_000002906abd0e30 .functor BUFZ 32, v000002906ac3d280_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002906ac3d140_0 .net *"_ivl_0", 31 0, L_000002906aca79b0;  1 drivers
v000002906ac3c420_0 .net *"_ivl_10", 6 0, L_000002906aca63d0;  1 drivers
L_000002906ac4e730 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002906ac3d640_0 .net *"_ivl_13", 1 0, L_000002906ac4e730;  1 drivers
v000002906ac3cec0_0 .net *"_ivl_2", 6 0, L_000002906aca7550;  1 drivers
L_000002906ac4e6e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002906ac3cba0_0 .net *"_ivl_5", 1 0, L_000002906ac4e6e8;  1 drivers
v000002906ac3cb00_0 .net *"_ivl_8", 31 0, L_000002906aca7370;  1 drivers
v000002906ac3c380_0 .net "clk", 0 0, L_000002906abd09d0;  alias, 1 drivers
v000002906ac3ddc0_0 .var/i "i", 31 0;
v000002906ac3c240_0 .net "readData1", 31 0, L_000002906abd0b90;  alias, 1 drivers
v000002906ac3cf60_0 .net "readData2", 31 0, L_000002906abd0ce0;  alias, 1 drivers
v000002906ac3d1e0_0 .net "readRegister1", 4 0, L_000002906ac4c3a0;  alias, 1 drivers
v000002906ac3d000_0 .net "readRegister2", 4 0, L_000002906ac4cee0;  alias, 1 drivers
v000002906ac3d280 .array "registers", 31 0, 31 0;
v000002906ac3cc40_0 .net "regs0", 31 0, L_000002906abd0960;  alias, 1 drivers
v000002906ac3c6a0_0 .net "regs1", 31 0, L_000002906abd0c70;  alias, 1 drivers
v000002906ac3cce0_0 .net "regs2", 31 0, L_000002906abd0570;  alias, 1 drivers
v000002906ac3c920_0 .net "regs3", 31 0, L_000002906abd07a0;  alias, 1 drivers
v000002906ac3d460_0 .net "regs4", 31 0, L_000002906abd1060;  alias, 1 drivers
v000002906ac3dd20_0 .net "regs5", 31 0, L_000002906abd0e30;  alias, 1 drivers
v000002906ac3c4c0_0 .net "rst", 0 0, v000002906ac4dd40_0;  alias, 1 drivers
v000002906ac3dbe0_0 .net "we", 0 0, v000002906abc7d90_0;  alias, 1 drivers
v000002906ac3c7e0_0 .net "writeData", 31 0, L_000002906aca8df0;  alias, 1 drivers
v000002906ac3de60_0 .net "writeRegister", 4 0, L_000002906aca72d0;  alias, 1 drivers
E_000002906abbd3c0/0 .event negedge, v000002906abc6df0_0;
E_000002906abbd3c0/1 .event posedge, v000002906ac3c380_0;
E_000002906abbd3c0 .event/or E_000002906abbd3c0/0, E_000002906abbd3c0/1;
L_000002906aca79b0 .array/port v000002906ac3d280, L_000002906aca7550;
L_000002906aca7550 .concat [ 5 2 0 0], L_000002906ac4c3a0, L_000002906ac4e6e8;
L_000002906aca7370 .array/port v000002906ac3d280, L_000002906aca63d0;
L_000002906aca63d0 .concat [ 5 2 0 0], L_000002906ac4cee0, L_000002906ac4e730;
S_000002906ab6de50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002906ab6dcc0;
 .timescale 0 0;
v000002906ab9e430_0 .var/i "i", 31 0;
S_000002906ab3e550 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002906abbe940 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002906abd0b20 .functor NOT 1, v000002906abc6cb0_0, C4<0>, C4<0>, C4<0>;
v000002906ac3c600_0 .net *"_ivl_0", 0 0, L_000002906abd0b20;  1 drivers
v000002906ac3d780_0 .net "in1", 4 0, L_000002906ac4cee0;  alias, 1 drivers
v000002906ac3d8c0_0 .net "in2", 4 0, L_000002906ac4cd00;  alias, 1 drivers
v000002906ac3df00_0 .net "out", 4 0, L_000002906aca72d0;  alias, 1 drivers
v000002906ac3daa0_0 .net "s", 0 0, v000002906abc6cb0_0;  alias, 1 drivers
L_000002906aca72d0 .functor MUXZ 5, L_000002906ac4cd00, L_000002906ac4cee0, L_000002906abd0b20, C4<>;
S_000002906ab3e6e0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002906abbe2c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002906acac7e0 .functor NOT 1, v000002906abc6a30_0, C4<0>, C4<0>, C4<0>;
v000002906ac3c100_0 .net *"_ivl_0", 0 0, L_000002906acac7e0;  1 drivers
v000002906ac3c560_0 .net "in1", 31 0, v000002906ac3cd80_0;  alias, 1 drivers
v000002906ac3c2e0_0 .net "in2", 31 0, v000002906ac471e0_0;  alias, 1 drivers
v000002906ac3dfa0_0 .net "out", 31 0, L_000002906aca8df0;  alias, 1 drivers
v000002906ac3ca60_0 .net "s", 0 0, v000002906abc6a30_0;  alias, 1 drivers
L_000002906aca8df0 .functor MUXZ 32, v000002906ac471e0_0, v000002906ac3cd80_0, L_000002906acac7e0, C4<>;
S_000002906ab852f0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002906ab85480 .param/l "ADD" 0 9 12, C4<0000>;
P_000002906ab854b8 .param/l "AND" 0 9 12, C4<0010>;
P_000002906ab854f0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002906ab85528 .param/l "OR" 0 9 12, C4<0011>;
P_000002906ab85560 .param/l "SGT" 0 9 12, C4<0111>;
P_000002906ab85598 .param/l "SLL" 0 9 12, C4<1000>;
P_000002906ab855d0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002906ab85608 .param/l "SRL" 0 9 12, C4<1001>;
P_000002906ab85640 .param/l "SUB" 0 9 12, C4<0001>;
P_000002906ab85678 .param/l "XOR" 0 9 12, C4<0100>;
P_000002906ab856b0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002906ab856e8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002906ac4ebb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002906ac3d5a0_0 .net/2u *"_ivl_0", 31 0, L_000002906ac4ebb0;  1 drivers
v000002906ac3c1a0_0 .net "opSel", 3 0, v000002906abc7890_0;  alias, 1 drivers
v000002906ac3c740_0 .net "operand1", 31 0, L_000002906aca8210;  alias, 1 drivers
v000002906ac3c880_0 .net "operand2", 31 0, L_000002906aca7af0;  alias, 1 drivers
v000002906ac3cd80_0 .var "result", 31 0;
v000002906ac3ce20_0 .net "zero", 0 0, L_000002906aca9610;  alias, 1 drivers
E_000002906abbe900 .event anyedge, v000002906abc7890_0, v000002906ac3c740_0, v000002906abc7750_0;
L_000002906aca9610 .cmp/eq 32, v000002906ac3cd80_0, L_000002906ac4ebb0;
S_000002906ab36a50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002906ac400d0 .param/l "RType" 0 4 2, C4<000000>;
P_000002906ac40108 .param/l "add" 0 4 5, C4<100000>;
P_000002906ac40140 .param/l "addi" 0 4 8, C4<001000>;
P_000002906ac40178 .param/l "addu" 0 4 5, C4<100001>;
P_000002906ac401b0 .param/l "and_" 0 4 5, C4<100100>;
P_000002906ac401e8 .param/l "andi" 0 4 8, C4<001100>;
P_000002906ac40220 .param/l "beq" 0 4 10, C4<000100>;
P_000002906ac40258 .param/l "bne" 0 4 10, C4<000101>;
P_000002906ac40290 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002906ac402c8 .param/l "j" 0 4 12, C4<000010>;
P_000002906ac40300 .param/l "jal" 0 4 12, C4<000011>;
P_000002906ac40338 .param/l "jr" 0 4 6, C4<001000>;
P_000002906ac40370 .param/l "lw" 0 4 8, C4<100011>;
P_000002906ac403a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002906ac403e0 .param/l "or_" 0 4 5, C4<100101>;
P_000002906ac40418 .param/l "ori" 0 4 8, C4<001101>;
P_000002906ac40450 .param/l "sgt" 0 4 6, C4<101011>;
P_000002906ac40488 .param/l "sll" 0 4 6, C4<000000>;
P_000002906ac404c0 .param/l "slt" 0 4 5, C4<101010>;
P_000002906ac404f8 .param/l "slti" 0 4 8, C4<101010>;
P_000002906ac40530 .param/l "srl" 0 4 6, C4<000010>;
P_000002906ac40568 .param/l "sub" 0 4 5, C4<100010>;
P_000002906ac405a0 .param/l "subu" 0 4 5, C4<100011>;
P_000002906ac405d8 .param/l "sw" 0 4 8, C4<101011>;
P_000002906ac40610 .param/l "xor_" 0 4 5, C4<100110>;
P_000002906ac40648 .param/l "xori" 0 4 8, C4<001110>;
v000002906ac3c9c0_0 .var "PCsrc", 1 0;
v000002906ac3dc80_0 .net "excep_flag", 0 0, o000002906ac01888;  alias, 0 drivers
v000002906ac3d0a0_0 .net "funct", 5 0, L_000002906ac4d340;  alias, 1 drivers
v000002906ac3d320_0 .net "opcode", 5 0, L_000002906ac4c300;  alias, 1 drivers
v000002906ac3d820_0 .net "operand1", 31 0, L_000002906abd0b90;  alias, 1 drivers
v000002906ac3d3c0_0 .net "operand2", 31 0, L_000002906aca7af0;  alias, 1 drivers
v000002906ac3d500_0 .net "rst", 0 0, v000002906ac4dd40_0;  alias, 1 drivers
E_000002906abbe540/0 .event anyedge, v000002906abc6df0_0, v000002906ac3dc80_0, v000002906abc7ed0_0, v000002906ac3c240_0;
E_000002906abbe540/1 .event anyedge, v000002906abc7750_0, v000002906abc6710_0;
E_000002906abbe540 .event/or E_000002906abbe540/0, E_000002906abbe540/1;
S_000002906ab36be0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002906ac3d6e0 .array "DataMem", 0 1023, 31 0;
v000002906ac3d960_0 .net "address", 31 0, v000002906ac3cd80_0;  alias, 1 drivers
v000002906ac3da00_0 .net "clock", 0 0, L_000002906ab88f20;  1 drivers
v000002906ac3db40_0 .net "data", 31 0, L_000002906abd0ce0;  alias, 1 drivers
v000002906ac46600_0 .var/i "i", 31 0;
v000002906ac471e0_0 .var "q", 31 0;
v000002906ac473c0_0 .net "rden", 0 0, v000002906abc80b0_0;  alias, 1 drivers
v000002906ac457a0_0 .net "wren", 0 0, v000002906abc79d0_0;  alias, 1 drivers
E_000002906abbeb80 .event posedge, v000002906ac3da00_0;
S_000002906ab6b730 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002906ab55d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002906abbe8c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002906ac47000_0 .net "PCin", 31 0, L_000002906aca65b0;  alias, 1 drivers
v000002906ac46d80_0 .var "PCout", 31 0;
v000002906ac45fc0_0 .net "clk", 0 0, L_000002906abd09d0;  alias, 1 drivers
v000002906ac464c0_0 .net "rst", 0 0, v000002906ac4dd40_0;  alias, 1 drivers
    .scope S_000002906ab36a50;
T_0 ;
    %wait E_000002906abbe540;
    %load/vec4 v000002906ac3d500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002906ac3c9c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002906ac3dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002906ac3c9c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002906ac3d320_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002906ac3d820_0;
    %load/vec4 v000002906ac3d3c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002906ac3d320_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002906ac3d820_0;
    %load/vec4 v000002906ac3d3c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002906ac3d320_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002906ac3d320_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002906ac3d320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002906ac3d0a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002906ac3c9c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002906ac3c9c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002906ab6b730;
T_1 ;
    %wait E_000002906abbd3c0;
    %load/vec4 v000002906ac464c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002906ac46d80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002906ac47000_0;
    %assign/vec4 v000002906ac46d80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002906abf6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002906ab9d7b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002906ab9d7b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002906ab9d7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %load/vec4 v000002906ab9d7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002906ab9d7b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906abc6850, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002906abf69c0;
T_3 ;
    %wait E_000002906abbda40;
    %load/vec4 v000002906abc6df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002906abc7e30_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002906abc79d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002906abc6a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002906abc80b0_0, 0;
    %assign/vec4 v000002906abc6cb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002906abc7e30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002906abc7890_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002906abc7930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002906abc7d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002906abc79d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002906abc6a30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002906abc80b0_0, 0, 1;
    %store/vec4 v000002906abc6cb0_0, 0, 1;
    %load/vec4 v000002906abc7ed0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7e30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %load/vec4 v000002906abc6710_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002906abc6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc80b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc6a30_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc79d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002906abc7930_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002906abc7890_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002906ab6dcc0;
T_4 ;
    %wait E_000002906abbd3c0;
    %fork t_1, S_000002906ab6de50;
    %jmp t_0;
    .scope S_000002906ab6de50;
t_1 ;
    %load/vec4 v000002906ac3c4c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002906ab9e430_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002906ab9e430_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002906ab9e430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906ac3d280, 0, 4;
    %load/vec4 v000002906ab9e430_0;
    %addi 1, 0, 32;
    %store/vec4 v000002906ab9e430_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002906ac3dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002906ac3c7e0_0;
    %load/vec4 v000002906ac3de60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906ac3d280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906ac3d280, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002906ab6dcc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002906ab6dcc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002906ac3ddc0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002906ac3ddc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002906ac3ddc0_0;
    %ix/getv/s 4, v000002906ac3ddc0_0;
    %load/vec4a v000002906ac3d280, 4;
    %ix/getv/s 4, v000002906ac3ddc0_0;
    %load/vec4a v000002906ac3d280, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002906ac3ddc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002906ac3ddc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002906ab852f0;
T_6 ;
    %wait E_000002906abbe900;
    %load/vec4 v000002906ac3c1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002906ac3c740_0;
    %load/vec4 v000002906ac3c880_0;
    %add;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002906ac3c740_0;
    %load/vec4 v000002906ac3c880_0;
    %sub;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002906ac3c740_0;
    %load/vec4 v000002906ac3c880_0;
    %and;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002906ac3c740_0;
    %load/vec4 v000002906ac3c880_0;
    %or;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002906ac3c740_0;
    %load/vec4 v000002906ac3c880_0;
    %xor;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002906ac3c740_0;
    %load/vec4 v000002906ac3c880_0;
    %or;
    %inv;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002906ac3c740_0;
    %load/vec4 v000002906ac3c880_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002906ac3c880_0;
    %load/vec4 v000002906ac3c740_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002906ac3c740_0;
    %ix/getv 4, v000002906ac3c880_0;
    %shiftl 4;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002906ac3c740_0;
    %ix/getv 4, v000002906ac3c880_0;
    %shiftr 4;
    %assign/vec4 v000002906ac3cd80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002906ab36be0;
T_7 ;
    %wait E_000002906abbeb80;
    %load/vec4 v000002906ac473c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002906ac3d960_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002906ac3d6e0, 4;
    %assign/vec4 v000002906ac471e0_0, 0;
T_7.0 ;
    %load/vec4 v000002906ac457a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002906ac3db40_0;
    %ix/getv 3, v000002906ac3d960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002906ac3d6e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002906ab36be0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002906ab36be0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002906ac46600_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002906ac46600_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002906ac46600_0;
    %load/vec4a v000002906ac3d6e0, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000002906ac46600_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002906ac46600_0;
    %addi 1, 0, 32;
    %store/vec4 v000002906ac46600_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002906ab55d10;
T_10 ;
    %wait E_000002906abbd3c0;
    %load/vec4 v000002906ac4c760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002906ac4a3a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002906ac4a3a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002906ac4a3a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002906abd5550;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002906ac4d840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002906ac4dd40_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002906abd5550;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002906ac4d840_0;
    %inv;
    %assign/vec4 v000002906ac4d840_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002906abd5550;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002906ac4dd40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002906ac4dd40_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002906ac4d8e0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
