#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x6426579e6e70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6426579e7000 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x6426579f6e10 .functor NOT 1, L_0x642657a1b2e0, C4<0>, C4<0>, C4<0>;
L_0x642657a1b040 .functor XOR 1, L_0x642657a1aee0, L_0x642657a1afa0, C4<0>, C4<0>;
L_0x642657a1b1d0 .functor XOR 1, L_0x642657a1b040, L_0x642657a1b100, C4<0>, C4<0>;
v0x642657a18660_0 .net *"_ivl_10", 0 0, L_0x642657a1b100;  1 drivers
v0x642657a18760_0 .net *"_ivl_12", 0 0, L_0x642657a1b1d0;  1 drivers
v0x642657a18840_0 .net *"_ivl_2", 0 0, L_0x642657a1a710;  1 drivers
v0x642657a18900_0 .net *"_ivl_4", 0 0, L_0x642657a1aee0;  1 drivers
v0x642657a189e0_0 .net *"_ivl_6", 0 0, L_0x642657a1afa0;  1 drivers
v0x642657a18b10_0 .net *"_ivl_8", 0 0, L_0x642657a1b040;  1 drivers
v0x642657a18bf0_0 .net "a", 0 0, v0x642657a16480_0;  1 drivers
v0x642657a18c90_0 .net "b", 0 0, v0x642657a16520_0;  1 drivers
v0x642657a18d30_0 .net "c", 0 0, v0x642657a165c0_0;  1 drivers
v0x642657a18dd0_0 .var "clk", 0 0;
v0x642657a18e70_0 .net "d", 0 0, v0x642657a16700_0;  1 drivers
v0x642657a18f10_0 .net "q_dut", 0 0, L_0x642657a1ad80;  1 drivers
v0x642657a18fb0_0 .net "q_ref", 0 0, L_0x6426579d6b60;  1 drivers
v0x642657a19050_0 .var/2u "stats1", 159 0;
v0x642657a190f0_0 .var/2u "strobe", 0 0;
v0x642657a19190_0 .net "tb_match", 0 0, L_0x642657a1b2e0;  1 drivers
v0x642657a19250_0 .net "tb_mismatch", 0 0, L_0x6426579f6e10;  1 drivers
v0x642657a19420_0 .net "wavedrom_enable", 0 0, v0x642657a167f0_0;  1 drivers
v0x642657a194c0_0 .net "wavedrom_title", 511 0, v0x642657a16890_0;  1 drivers
L_0x642657a1a710 .concat [ 1 0 0 0], L_0x6426579d6b60;
L_0x642657a1aee0 .concat [ 1 0 0 0], L_0x6426579d6b60;
L_0x642657a1afa0 .concat [ 1 0 0 0], L_0x642657a1ad80;
L_0x642657a1b100 .concat [ 1 0 0 0], L_0x6426579d6b60;
L_0x642657a1b2e0 .cmp/eeq 1, L_0x642657a1a710, L_0x642657a1b1d0;
S_0x6426579eb930 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x6426579e7000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x6426579d6b60 .functor OR 1, v0x642657a165c0_0, v0x642657a16520_0, C4<0>, C4<0>;
v0x6426579f6fb0_0 .net "a", 0 0, v0x642657a16480_0;  alias, 1 drivers
v0x6426579f7050_0 .net "b", 0 0, v0x642657a16520_0;  alias, 1 drivers
v0x6426579d6cc0_0 .net "c", 0 0, v0x642657a165c0_0;  alias, 1 drivers
v0x6426579d6d60_0 .net "d", 0 0, v0x642657a16700_0;  alias, 1 drivers
v0x642657a15ac0_0 .net "q", 0 0, L_0x6426579d6b60;  alias, 1 drivers
S_0x642657a15c70 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x6426579e7000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x642657a16480_0 .var "a", 0 0;
v0x642657a16520_0 .var "b", 0 0;
v0x642657a165c0_0 .var "c", 0 0;
v0x642657a16660_0 .net "clk", 0 0, v0x642657a18dd0_0;  1 drivers
v0x642657a16700_0 .var "d", 0 0;
v0x642657a167f0_0 .var "wavedrom_enable", 0 0;
v0x642657a16890_0 .var "wavedrom_title", 511 0;
E_0x6426579e6920/0 .event negedge, v0x642657a16660_0;
E_0x6426579e6920/1 .event posedge, v0x642657a16660_0;
E_0x6426579e6920 .event/or E_0x6426579e6920/0, E_0x6426579e6920/1;
E_0x6426579e6b70 .event posedge, v0x642657a16660_0;
E_0x6426579cf820 .event negedge, v0x642657a16660_0;
S_0x642657a15f80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x642657a15c70;
 .timescale -12 -12;
v0x642657a16180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x642657a16280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x642657a15c70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x642657a169f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x6426579e7000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x6426579ec360 .functor NOT 1, v0x642657a16480_0, C4<0>, C4<0>, C4<0>;
L_0x642657a19720 .functor NOT 1, v0x642657a16520_0, C4<0>, C4<0>, C4<0>;
L_0x642657a197e0 .functor AND 1, L_0x6426579ec360, L_0x642657a19720, C4<1>, C4<1>;
L_0x642657a19880 .functor NOT 1, v0x642657a165c0_0, C4<0>, C4<0>, C4<0>;
L_0x642657a19920 .functor AND 1, L_0x642657a197e0, L_0x642657a19880, C4<1>, C4<1>;
L_0x642657a199e0 .functor AND 1, L_0x642657a19920, v0x642657a16700_0, C4<1>, C4<1>;
L_0x642657a19b70 .functor NOT 1, v0x642657a16520_0, C4<0>, C4<0>, C4<0>;
L_0x642657a19be0 .functor AND 1, v0x642657a16480_0, L_0x642657a19b70, C4<1>, C4<1>;
L_0x642657a19ca0 .functor NOT 1, v0x642657a165c0_0, C4<0>, C4<0>, C4<0>;
L_0x642657a19d10 .functor AND 1, L_0x642657a19be0, L_0x642657a19ca0, C4<1>, C4<1>;
L_0x642657a19e80 .functor AND 1, L_0x642657a19d10, v0x642657a16700_0, C4<1>, C4<1>;
L_0x642657a19ef0 .functor OR 1, L_0x642657a199e0, L_0x642657a19e80, C4<0>, C4<0>;
L_0x642657a1a070 .functor NOT 1, v0x642657a16520_0, C4<0>, C4<0>, C4<0>;
L_0x642657a1a0e0 .functor AND 1, v0x642657a16480_0, L_0x642657a1a070, C4<1>, C4<1>;
L_0x642657a1a000 .functor AND 1, L_0x642657a1a0e0, v0x642657a165c0_0, C4<1>, C4<1>;
L_0x642657a1a270 .functor OR 1, L_0x642657a19ef0, L_0x642657a1a000, C4<0>, C4<0>;
L_0x642657a1a410 .functor AND 1, v0x642657a16480_0, v0x642657a16520_0, C4<1>, C4<1>;
L_0x642657a1a590 .functor NOT 1, v0x642657a165c0_0, C4<0>, C4<0>, C4<0>;
L_0x642657a1a7b0 .functor AND 1, L_0x642657a1a410, L_0x642657a1a590, C4<1>, C4<1>;
L_0x642657a1a8c0 .functor OR 1, L_0x642657a1a270, L_0x642657a1a7b0, C4<0>, C4<0>;
L_0x642657a1aa80 .functor AND 1, v0x642657a16480_0, v0x642657a16520_0, C4<1>, C4<1>;
L_0x642657a1ac00 .functor AND 1, L_0x642657a1aa80, v0x642657a165c0_0, C4<1>, C4<1>;
L_0x642657a1ad80 .functor OR 1, L_0x642657a1a8c0, L_0x642657a1ac00, C4<0>, C4<0>;
v0x642657a16bd0_0 .net *"_ivl_0", 0 0, L_0x6426579ec360;  1 drivers
v0x642657a16cb0_0 .net *"_ivl_10", 0 0, L_0x642657a199e0;  1 drivers
v0x642657a16d90_0 .net *"_ivl_12", 0 0, L_0x642657a19b70;  1 drivers
v0x642657a16e80_0 .net *"_ivl_14", 0 0, L_0x642657a19be0;  1 drivers
v0x642657a16f60_0 .net *"_ivl_16", 0 0, L_0x642657a19ca0;  1 drivers
v0x642657a17090_0 .net *"_ivl_18", 0 0, L_0x642657a19d10;  1 drivers
v0x642657a17170_0 .net *"_ivl_2", 0 0, L_0x642657a19720;  1 drivers
v0x642657a17250_0 .net *"_ivl_20", 0 0, L_0x642657a19e80;  1 drivers
v0x642657a17330_0 .net *"_ivl_22", 0 0, L_0x642657a19ef0;  1 drivers
v0x642657a17410_0 .net *"_ivl_24", 0 0, L_0x642657a1a070;  1 drivers
v0x642657a174f0_0 .net *"_ivl_26", 0 0, L_0x642657a1a0e0;  1 drivers
v0x642657a175d0_0 .net *"_ivl_28", 0 0, L_0x642657a1a000;  1 drivers
v0x642657a176b0_0 .net *"_ivl_30", 0 0, L_0x642657a1a270;  1 drivers
v0x642657a17790_0 .net *"_ivl_32", 0 0, L_0x642657a1a410;  1 drivers
v0x642657a17870_0 .net *"_ivl_34", 0 0, L_0x642657a1a590;  1 drivers
v0x642657a17950_0 .net *"_ivl_36", 0 0, L_0x642657a1a7b0;  1 drivers
v0x642657a17a30_0 .net *"_ivl_38", 0 0, L_0x642657a1a8c0;  1 drivers
v0x642657a17b10_0 .net *"_ivl_4", 0 0, L_0x642657a197e0;  1 drivers
v0x642657a17bf0_0 .net *"_ivl_40", 0 0, L_0x642657a1aa80;  1 drivers
v0x642657a17cd0_0 .net *"_ivl_42", 0 0, L_0x642657a1ac00;  1 drivers
v0x642657a17db0_0 .net *"_ivl_6", 0 0, L_0x642657a19880;  1 drivers
v0x642657a17e90_0 .net *"_ivl_8", 0 0, L_0x642657a19920;  1 drivers
v0x642657a17f70_0 .net "a", 0 0, v0x642657a16480_0;  alias, 1 drivers
v0x642657a18010_0 .net "b", 0 0, v0x642657a16520_0;  alias, 1 drivers
v0x642657a18100_0 .net "c", 0 0, v0x642657a165c0_0;  alias, 1 drivers
v0x642657a181f0_0 .net "d", 0 0, v0x642657a16700_0;  alias, 1 drivers
v0x642657a182e0_0 .net "q", 0 0, L_0x642657a1ad80;  alias, 1 drivers
S_0x642657a18440 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x6426579e7000;
 .timescale -12 -12;
E_0x6426579e66c0 .event anyedge, v0x642657a190f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x642657a190f0_0;
    %nor/r;
    %assign/vec4 v0x642657a190f0_0, 0;
    %wait E_0x6426579e66c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x642657a15c70;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x642657a16700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x642657a165c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x642657a16520_0, 0;
    %assign/vec4 v0x642657a16480_0, 0;
    %wait E_0x6426579cf820;
    %wait E_0x6426579e6b70;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x642657a16700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x642657a165c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x642657a16520_0, 0;
    %assign/vec4 v0x642657a16480_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6426579e6920;
    %load/vec4 v0x642657a16480_0;
    %load/vec4 v0x642657a16520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642657a165c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642657a16700_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x642657a16700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x642657a165c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x642657a16520_0, 0;
    %assign/vec4 v0x642657a16480_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x642657a16280;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6426579e6920;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x642657a16700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x642657a165c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x642657a16520_0, 0;
    %assign/vec4 v0x642657a16480_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x6426579e7000;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642657a18dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642657a190f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x6426579e7000;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x642657a18dd0_0;
    %inv;
    %store/vec4 v0x642657a18dd0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x6426579e7000;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x642657a16660_0, v0x642657a19250_0, v0x642657a18bf0_0, v0x642657a18c90_0, v0x642657a18d30_0, v0x642657a18e70_0, v0x642657a18fb0_0, v0x642657a18f10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x6426579e7000;
T_7 ;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x6426579e7000;
T_8 ;
    %wait E_0x6426579e6920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642657a19050_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x642657a19050_0, 4, 32;
    %load/vec4 v0x642657a19190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x642657a19050_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x642657a19050_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x642657a19050_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x642657a18fb0_0;
    %load/vec4 v0x642657a18fb0_0;
    %load/vec4 v0x642657a18f10_0;
    %xor;
    %load/vec4 v0x642657a18fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x642657a19050_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x642657a19050_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x642657a19050_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth3/circuit4/iter1/response1/top_module.sv";
