5 b 1 main1 0
8 /Users/trevorw/projects/covered/diags/verilog -t dut_and -i main1.dut -vcd merge1a.vcd -o merge1a.cdd -v merge1a.v -y ./lib
3 0 $root "$root" NA 0 0 1
3 0 dut_and "dut" ./lib/dut_and.v 1 9 1
2 1 7 f000f 1 1 4 0 0 c
2 2 7 b000b 1 1 4 0 0 b
2 3 7 b000f 1 8 20044 1 2 1 34 1102
2 4 7 70007 0 1 400 0 0 a
2 5 7 7000f 1 35 f006 3 4
1 a 3 10008 1 0 0 0 1 33 2
1 b 4 8 1 0 0 0 1 33 2
1 c 5 8 1 0 0 0 1 33 2
4 5 5 5
