###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:38:42 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                 16.344
= Slack Time                    3.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.720 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    3.745 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.022 | 0.025 |   0.050 |    3.770 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.148 | 0.208 |   0.258 |    3.978 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.099 | 0.141 |   0.399 |    4.119 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.067 | 0.073 |   0.473 |    4.193 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.541 |    4.261 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.062 | 0.064 |   0.604 |    4.324 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.064 | 0.058 |   0.662 |    4.382 | 
     | U11_REG_FILE/\REG_FILE_reg[1][0]         | CK ^ -> Q v  | SDFFRHQX1M  | 0.091 | 0.303 |   0.965 |    4.685 | 
     | U11_REG_FILE/U439                        | A v -> Y ^   | CLKINVX2M   | 0.058 | 0.059 |   1.024 |    4.744 | 
     | U11_REG_FILE/U440                        | A ^ -> Y v   | CLKINVX2M   | 0.502 | 0.309 |   1.334 |    5.054 | 
     | U12_ALU/U24                              | A v -> Y ^   | INVX2M      | 0.909 | 0.650 |   1.984 |    5.704 | 
     | U12_ALU/div_29/U8                        | B ^ -> Y ^   | OR2X2M      | 0.079 | 0.241 |   2.225 |    5.945 | 
     | U12_ALU/div_29/U37                       | A ^ -> Y ^   | AND3X2M     | 0.088 | 0.156 |   2.381 |    6.101 | 
     | U12_ALU/div_29/U35                       | B ^ -> Y ^   | AND2X2M     | 0.103 | 0.159 |   2.540 |    6.260 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.073 | 0.077 |   2.618 |    6.338 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.063 |   2.681 |    6.401 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.174 | 0.138 |   2.819 |    6.539 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.118 | 0.464 |   3.283 |    7.003 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.200 |   3.483 |    7.203 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.116 | 0.238 |   3.721 |    7.441 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.142 | 0.501 |   4.222 |    7.942 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.132 | 0.257 |   4.479 |    8.199 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.097 | 0.096 |   4.575 |    8.295 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.210 | 0.149 |   4.724 |    8.444 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.249 |   4.973 |    8.693 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.131 | 0.460 |   5.434 |    9.154 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.340 |   5.774 |    9.494 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.126 | 0.331 |   6.105 |    9.825 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.073 | 0.080 |   6.185 |    9.905 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.275 | 0.187 |   6.372 |   10.091 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.244 |   6.616 |   10.335 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.133 | 0.464 |   7.080 |   10.800 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   7.421 |   11.141 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.131 | 0.339 |   7.760 |   11.480 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.087 |   11.807 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.138 | 0.113 |   8.201 |   11.921 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.273 | 0.204 |   8.405 |   12.125 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.103 | 0.239 |   8.643 |   12.363 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.102 |   12.822 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.131 | 0.339 |   9.441 |   13.161 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.339 |   9.780 |   13.500 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.098 |   13.818 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.193 | 0.261 |  10.359 |   14.079 | 
     | U12_ALU/div_29/U78                       | S0 v -> Y ^  | MXI2X1M     | 0.243 | 0.148 |  10.508 |   14.228 | 
     | U12_ALU/div_29/U79                       | A ^ -> Y v   | CLKINVX2M   | 0.125 | 0.131 |  10.639 |   14.359 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_1 | CI v -> CO v | ADDFX2M     | 0.129 | 0.334 |  10.974 |   14.694 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M     | 0.124 | 0.328 |  11.302 |   15.022 | 
     | U12_ALU/div_29/U65                       | A v -> Y ^   | CLKINVX2M   | 0.090 | 0.088 |  11.389 |   15.109 | 
     | U12_ALU/div_29/U69                       | A ^ -> Y v   | CLKINVX2M   | 0.082 | 0.079 |  11.469 |   15.189 | 
     | U12_ALU/div_29/U87                       | A v -> Y ^   | CLKNAND2X2M | 0.145 | 0.070 |  11.538 |   15.258 | 
     | U12_ALU/div_29/U89                       | B ^ -> Y v   | NAND3X2M    | 0.106 | 0.109 |  11.647 |   15.367 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M     | 0.129 | 0.330 |  11.977 |   15.697 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |  12.318 |   16.038 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M     | 0.128 | 0.335 |  12.652 |   16.372 | 
     | U12_ALU/div_29/U23                       | A v -> Y v   | AND2X2M     | 0.060 | 0.162 |  12.814 |   16.534 | 
     | U12_ALU/div_29/U19                       | A v -> Y ^   | CLKINVX2M   | 0.104 | 0.080 |  12.894 |   16.614 | 
     | U12_ALU/div_29/U20                       | A ^ -> Y v   | CLKINVX2M   | 0.340 | 0.233 |  13.127 |   16.847 | 
     | U12_ALU/div_29/U97                       | S0 v -> Y v  | MXI2X1M     | 0.164 | 0.253 |  13.381 |   17.101 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_2 | A v -> CO v  | ADDFX2M     | 0.127 | 0.474 |  13.854 |   17.574 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M     | 0.129 | 0.336 |  14.190 |   17.910 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M     | 0.133 | 0.342 |  14.532 |   18.252 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M     | 0.128 | 0.336 |  14.868 |   18.588 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M     | 0.132 | 0.339 |  15.207 |   18.927 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |  15.548 |   19.268 | 
     | U12_ALU/U244                             | A v -> Y ^   | CLKINVX2M   | 0.074 | 0.078 |  15.626 |   19.346 | 
     | U12_ALU/U242                             | A0 ^ -> Y v  | OAI211X2M   | 0.167 | 0.139 |  15.765 |   19.485 | 
     | U12_ALU/U243                             | A v -> Y ^   | CLKINVX2M   | 0.087 | 0.090 |  15.856 |   19.576 | 
     | U12_ALU/U235                             | A ^ -> Y v   | CLKNAND2X2M | 0.080 | 0.077 |  15.933 |   19.653 | 
     | U12_ALU/U17                              | B1 v -> Y v  | AO22X1M     | 0.115 | 0.411 |  16.344 |   20.064 | 
     | U12_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M   | 0.115 | 0.000 |  16.344 |   20.064 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.720 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -3.695 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |   -3.670 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |   -3.462 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |   -3.282 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |   -3.282 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |   -3.219 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |   -3.099 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |   -3.049 | 
     | U12_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.672 |   -3.048 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                 13.946
= Slack Time                    6.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    6.106 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    6.131 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.022 | 0.025 |   0.050 |    6.156 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.148 | 0.208 |   0.258 |    6.364 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.099 | 0.141 |   0.399 |    6.505 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.067 | 0.073 |   0.473 |    6.579 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.541 |    6.647 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.062 | 0.064 |   0.604 |    6.710 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.064 | 0.058 |   0.662 |    6.768 | 
     | U11_REG_FILE/\REG_FILE_reg[1][0]         | CK ^ -> Q v  | SDFFRHQX1M  | 0.091 | 0.303 |   0.965 |    7.071 | 
     | U11_REG_FILE/U439                        | A v -> Y ^   | CLKINVX2M   | 0.058 | 0.059 |   1.024 |    7.130 | 
     | U11_REG_FILE/U440                        | A ^ -> Y v   | CLKINVX2M   | 0.502 | 0.309 |   1.334 |    7.440 | 
     | U12_ALU/U24                              | A v -> Y ^   | INVX2M      | 0.909 | 0.650 |   1.984 |    8.090 | 
     | U12_ALU/div_29/U8                        | B ^ -> Y ^   | OR2X2M      | 0.079 | 0.241 |   2.225 |    8.331 | 
     | U12_ALU/div_29/U37                       | A ^ -> Y ^   | AND3X2M     | 0.088 | 0.156 |   2.381 |    8.487 | 
     | U12_ALU/div_29/U35                       | B ^ -> Y ^   | AND2X2M     | 0.103 | 0.159 |   2.540 |    8.646 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.073 | 0.077 |   2.618 |    8.724 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.063 |   2.681 |    8.787 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.174 | 0.138 |   2.819 |    8.925 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.118 | 0.464 |   3.283 |    9.389 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.200 |   3.483 |    9.589 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.116 | 0.238 |   3.721 |    9.827 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.142 | 0.501 |   4.222 |   10.328 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.132 | 0.257 |   4.479 |   10.585 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.097 | 0.096 |   4.575 |   10.681 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.210 | 0.149 |   4.724 |   10.830 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.249 |   4.973 |   11.079 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.131 | 0.460 |   5.434 |   11.540 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.340 |   5.774 |   11.880 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.126 | 0.331 |   6.105 |   12.211 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.073 | 0.080 |   6.185 |   12.291 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.275 | 0.187 |   6.372 |   12.477 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.244 |   6.616 |   12.721 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.133 | 0.464 |   7.080 |   13.186 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   7.421 |   13.527 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.131 | 0.339 |   7.760 |   13.866 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.087 |   14.193 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.138 | 0.113 |   8.201 |   14.307 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.273 | 0.204 |   8.405 |   14.511 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.103 | 0.239 |   8.643 |   14.749 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.102 |   15.208 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.131 | 0.339 |   9.441 |   15.547 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.339 |   9.780 |   15.886 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.098 |   16.204 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.193 | 0.261 |  10.359 |   16.465 | 
     | U12_ALU/div_29/U78                       | S0 v -> Y ^  | MXI2X1M     | 0.243 | 0.148 |  10.508 |   16.614 | 
     | U12_ALU/div_29/U79                       | A ^ -> Y v   | CLKINVX2M   | 0.125 | 0.131 |  10.639 |   16.745 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_1 | CI v -> CO v | ADDFX2M     | 0.129 | 0.334 |  10.974 |   17.080 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M     | 0.124 | 0.328 |  11.302 |   17.408 | 
     | U12_ALU/div_29/U65                       | A v -> Y ^   | CLKINVX2M   | 0.090 | 0.088 |  11.389 |   17.495 | 
     | U12_ALU/div_29/U69                       | A ^ -> Y v   | CLKINVX2M   | 0.082 | 0.079 |  11.469 |   17.575 | 
     | U12_ALU/div_29/U87                       | A v -> Y ^   | CLKNAND2X2M | 0.145 | 0.070 |  11.538 |   17.644 | 
     | U12_ALU/div_29/U89                       | B ^ -> Y v   | NAND3X2M    | 0.106 | 0.109 |  11.647 |   17.753 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M     | 0.129 | 0.330 |  11.977 |   18.083 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |  12.318 |   18.424 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M     | 0.128 | 0.335 |  12.652 |   18.758 | 
     | U12_ALU/div_29/U23                       | A v -> Y v   | AND2X2M     | 0.060 | 0.162 |  12.814 |   18.920 | 
     | U12_ALU/div_29/U19                       | A v -> Y ^   | CLKINVX2M   | 0.104 | 0.080 |  12.894 |   19.000 | 
     | U12_ALU/div_29/U20                       | A ^ -> Y v   | CLKINVX2M   | 0.340 | 0.233 |  13.127 |   19.233 | 
     | U12_ALU/U193                             | A0N v -> Y v | OAI2BB1XLM  | 0.265 | 0.377 |  13.504 |   19.610 | 
     | U12_ALU/U136                             | B v -> Y ^   | NOR4BX1M    | 0.388 | 0.304 |  13.808 |   19.914 | 
     | U12_ALU/U16                              | B0 ^ -> Y v  | OAI2BB2X1M  | 0.170 | 0.138 |  13.946 |   20.052 | 
     | U12_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M   | 0.170 | 0.000 |  13.946 |   20.052 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -6.106 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -6.081 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |   -6.056 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |   -5.848 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |   -5.668 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |   -5.668 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |   -5.605 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |   -5.485 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |   -5.435 | 
     | U12_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.672 |   -5.434 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                 11.231
= Slack Time                    8.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |    8.821 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |    8.847 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.022 | 0.025 |   0.050 |    8.872 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.148 | 0.208 |   0.258 |    9.079 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.099 | 0.141 |   0.399 |    9.221 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.067 | 0.073 |   0.473 |    9.294 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.541 |    9.362 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.062 | 0.064 |   0.604 |    9.426 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.064 | 0.058 |   0.662 |    9.484 | 
     | U11_REG_FILE/\REG_FILE_reg[1][0]         | CK ^ -> Q v  | SDFFRHQX1M  | 0.091 | 0.303 |   0.965 |    9.786 | 
     | U11_REG_FILE/U439                        | A v -> Y ^   | CLKINVX2M   | 0.058 | 0.059 |   1.024 |    9.846 | 
     | U11_REG_FILE/U440                        | A ^ -> Y v   | CLKINVX2M   | 0.502 | 0.309 |   1.334 |   10.155 | 
     | U12_ALU/U24                              | A v -> Y ^   | INVX2M      | 0.909 | 0.650 |   1.984 |   10.806 | 
     | U12_ALU/div_29/U8                        | B ^ -> Y ^   | OR2X2M      | 0.079 | 0.241 |   2.225 |   11.046 | 
     | U12_ALU/div_29/U37                       | A ^ -> Y ^   | AND3X2M     | 0.088 | 0.156 |   2.381 |   11.203 | 
     | U12_ALU/div_29/U35                       | B ^ -> Y ^   | AND2X2M     | 0.103 | 0.159 |   2.540 |   11.362 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.073 | 0.077 |   2.618 |   11.439 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.063 |   2.681 |   11.502 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.174 | 0.138 |   2.819 |   11.640 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.118 | 0.464 |   3.283 |   12.105 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.200 |   3.483 |   12.304 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.116 | 0.238 |   3.721 |   12.542 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.142 | 0.501 |   4.222 |   13.043 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.132 | 0.257 |   4.479 |   13.301 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.097 | 0.096 |   4.575 |   13.396 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.210 | 0.149 |   4.724 |   13.545 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.249 |   4.973 |   13.795 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.131 | 0.460 |   5.434 |   14.255 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.340 |   5.774 |   14.595 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.126 | 0.331 |   6.105 |   14.926 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.073 | 0.080 |   6.185 |   15.006 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.275 | 0.187 |   6.372 |   15.193 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.244 |   6.615 |   15.437 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.133 | 0.464 |   7.080 |   15.901 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   7.421 |   16.242 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.131 | 0.339 |   7.760 |   16.581 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.087 |   16.909 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.138 | 0.113 |   8.201 |   17.022 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.273 | 0.204 |   8.405 |   17.226 | 
     | U12_ALU/div_29/U11                       | S0 v -> Y v  | MX2X2M      | 0.103 | 0.239 |   8.643 |   17.465 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_2 | A v -> CO v  | ADDFX2M     | 0.130 | 0.459 |   9.102 |   17.924 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M     | 0.131 | 0.339 |   9.441 |   18.263 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M     | 0.130 | 0.339 |   9.780 |   18.601 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M     | 0.117 | 0.319 |  10.098 |   18.920 | 
     | U12_ALU/div_29/U9                        | A v -> Y v   | AND2X2M     | 0.193 | 0.261 |  10.359 |   19.181 | 
     | U12_ALU/U27                              | B0 v -> Y ^  | AOI222X1M   | 0.495 | 0.394 |  10.753 |   19.575 | 
     | U12_ALU/U141                             | D ^ -> Y ^   | AND4XLM     | 0.193 | 0.362 |  11.115 |   19.937 | 
     | U12_ALU/U15                              | B0 ^ -> Y v  | OAI2BB2X1M  | 0.170 | 0.115 |  11.231 |   20.052 | 
     | U12_ALU/\ALU_OUT_reg[2]                  | D v          | SDFFRQX2M   | 0.170 | 0.000 |  11.231 |   20.052 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |   -8.821 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   -8.796 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |   -8.771 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |   -8.564 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |   -8.384 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |   -8.384 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |   -8.320 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |   -8.200 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |   -8.151 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.672 |   -8.149 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  9.528
= Slack Time                   10.529
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   10.529 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   10.554 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.022 | 0.025 |   0.050 |   10.579 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.148 | 0.208 |   0.258 |   10.787 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.099 | 0.141 |   0.399 |   10.928 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.067 | 0.073 |   0.473 |   11.001 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.541 |   11.069 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.062 | 0.064 |   0.604 |   11.133 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.064 | 0.058 |   0.662 |   11.191 | 
     | U11_REG_FILE/\REG_FILE_reg[1][0]         | CK ^ -> Q v  | SDFFRHQX1M  | 0.091 | 0.303 |   0.965 |   11.494 | 
     | U11_REG_FILE/U439                        | A v -> Y ^   | CLKINVX2M   | 0.058 | 0.059 |   1.024 |   11.553 | 
     | U11_REG_FILE/U440                        | A ^ -> Y v   | CLKINVX2M   | 0.502 | 0.309 |   1.334 |   11.862 | 
     | U12_ALU/U24                              | A v -> Y ^   | INVX2M      | 0.909 | 0.650 |   1.984 |   12.513 | 
     | U12_ALU/div_29/U8                        | B ^ -> Y ^   | OR2X2M      | 0.079 | 0.241 |   2.225 |   12.754 | 
     | U12_ALU/div_29/U37                       | A ^ -> Y ^   | AND3X2M     | 0.088 | 0.156 |   2.381 |   12.910 | 
     | U12_ALU/div_29/U35                       | B ^ -> Y ^   | AND2X2M     | 0.103 | 0.159 |   2.540 |   13.069 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.073 | 0.077 |   2.618 |   13.146 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.063 |   2.681 |   13.210 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.174 | 0.138 |   2.819 |   13.347 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.118 | 0.464 |   3.283 |   13.812 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.200 |   3.483 |   14.011 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.116 | 0.238 |   3.721 |   14.249 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.142 | 0.501 |   4.222 |   14.750 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.132 | 0.257 |   4.479 |   15.008 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.097 | 0.096 |   4.575 |   15.104 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.210 | 0.149 |   4.724 |   15.252 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.249 |   4.973 |   15.502 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.131 | 0.460 |   5.434 |   15.962 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.340 |   5.774 |   16.302 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.126 | 0.331 |   6.105 |   16.633 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.073 | 0.080 |   6.185 |   16.713 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.275 | 0.187 |   6.372 |   16.900 | 
     | U12_ALU/div_29/U41                       | S0 v -> Y v  | MX2X2M      | 0.107 | 0.244 |   6.616 |   17.144 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M     | 0.133 | 0.464 |   7.080 |   17.609 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.341 |   7.421 |   17.949 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M     | 0.131 | 0.339 |   7.760 |   18.288 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M     | 0.123 | 0.328 |   8.087 |   18.616 | 
     | U12_ALU/div_29/U83                       | A v -> Y ^   | CLKNAND2X2M | 0.138 | 0.113 |   8.201 |   18.729 | 
     | U12_ALU/div_29/U102                      | A ^ -> Y v   | CLKINVX2M   | 0.273 | 0.204 |   8.405 |   18.933 | 
     | U12_ALU/U25                              | B0 v -> Y ^  | AOI222X1M   | 0.921 | 0.646 |   9.050 |   19.579 | 
     | U12_ALU/U149                             | D ^ -> Y ^   | AND4XLM     | 0.202 | 0.373 |   9.424 |   19.952 | 
     | U12_ALU/U148                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.151 | 0.104 |   9.528 |   20.056 | 
     | U12_ALU/\ALU_OUT_reg[3]                  | D v          | SDFFRQX2M   | 0.151 | 0.000 |   9.528 |   20.056 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -10.529 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -10.503 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -10.478 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -10.271 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -10.091 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -10.091 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -10.028 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |   -9.907 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |   -9.858 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.672 |   -9.857 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  8.524
= Slack Time                   11.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   11.543 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   11.568 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   11.593 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   11.801 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   11.942 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   12.015 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.065 |   0.538 |   12.081 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.064 |   0.602 |   12.145 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.062 | 0.063 |   0.665 |   12.208 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.665 | 0.886 |   1.551 |   13.094 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.425 | 0.428 |   1.979 |   13.522 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.219 |   2.198 |   13.740 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.078 | 0.163 |   2.361 |   13.903 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.552 |   2.913 |   14.455 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.471 |   15.013 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.556 |   4.027 |   15.570 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.582 |   16.125 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   5.143 |   16.685 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.589 |   5.731 |   17.274 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.323 |   6.054 |   17.597 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.134 |   17.676 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.524 |   18.067 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.224 |   6.748 |   18.291 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.413 |   7.161 |   18.704 | 
     | U12_ALU/mult_24/FS_1/U2          | A1 v -> Y ^  | OAI21BX1M  | 0.360 | 0.269 |   7.431 |   18.973 | 
     | U12_ALU/mult_24/FS_1/U24         | A1 ^ -> Y v  | OAI21X1M   | 0.108 | 0.133 |   7.563 |   19.106 | 
     | U12_ALU/mult_24/FS_1/U4          | B0 v -> Y ^  | OAI2BB1XLM | 0.123 | 0.106 |   7.669 |   19.211 | 
     | U12_ALU/mult_24/FS_1/U11         | B ^ -> Y v   | CLKXOR2X2M | 0.094 | 0.307 |   7.976 |   19.519 | 
     | U12_ALU/U145                     | B0 v -> Y ^  | AOI221XLM  | 0.629 | 0.477 |   8.453 |   19.996 | 
     | U12_ALU/U144                     | A ^ -> Y v   | INVX2M     | 0.105 | 0.071 |   8.524 |   20.067 | 
     | U12_ALU/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.105 | 0.000 |   8.524 |   20.067 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -11.543 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -11.517 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -11.492 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -11.285 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -11.105 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -11.105 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -11.042 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -10.921 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -10.872 | 
     | U12_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.673 |  -10.870 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  8.256
= Slack Time                   11.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   11.810 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   11.835 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   11.860 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   12.068 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   12.210 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   12.283 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.065 |   0.538 |   12.348 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.064 |   0.602 |   12.412 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.062 | 0.063 |   0.665 |   12.475 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.665 | 0.886 |   1.551 |   13.362 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.425 | 0.428 |   1.979 |   13.789 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.219 |   2.198 |   14.008 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.078 | 0.163 |   2.361 |   14.171 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.552 |   2.913 |   14.723 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.471 |   15.281 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.556 |   4.027 |   15.837 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.583 |   16.393 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   5.143 |   16.953 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.589 |   5.731 |   17.542 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.323 |   6.054 |   17.865 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.134 |   17.944 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.524 |   18.335 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.224 |   6.748 |   18.558 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.413 |   7.161 |   18.971 | 
     | U12_ALU/mult_24/FS_1/U2          | A1 v -> Y ^  | OAI21BX1M  | 0.360 | 0.269 |   7.431 |   19.241 | 
     | U12_ALU/mult_24/FS_1/U25         | C ^ -> Y v   | XOR3XLM    | 0.152 | 0.250 |   7.681 |   19.491 | 
     | U12_ALU/U153                     | B0 v -> Y ^  | AOI221XLM  | 0.653 | 0.504 |   8.185 |   19.995 | 
     | U12_ALU/U152                     | A ^ -> Y v   | INVX2M     | 0.107 | 0.071 |   8.256 |   20.066 | 
     | U12_ALU/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.107 | 0.000 |   8.256 |   20.066 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -11.810 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -11.785 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -11.760 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -11.552 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -11.373 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -11.373 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -11.309 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -11.189 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -11.139 | 
     | U12_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.673 |  -11.137 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.065
- Arrival Time                  7.877
= Slack Time                   12.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.188 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.213 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   12.238 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   12.446 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   12.587 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   12.660 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.065 |   0.538 |   12.726 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.064 |   0.602 |   12.790 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.062 | 0.063 |   0.665 |   12.853 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.665 | 0.886 |   1.551 |   13.739 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.425 | 0.428 |   1.979 |   14.167 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.219 |   2.198 |   14.385 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.078 | 0.163 |   2.361 |   14.548 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.552 |   2.913 |   15.100 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.471 |   15.658 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.556 |   4.027 |   16.215 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.582 |   16.770 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   5.143 |   17.330 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.589 |   5.731 |   17.919 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.323 |   6.054 |   18.242 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.134 |   18.321 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.524 |   18.712 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.224 |   6.748 |   18.936 | 
     | U12_ALU/mult_24/FS_1/U29         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.413 |   7.161 |   19.349 | 
     | U12_ALU/mult_24/FS_1/U26         | A v -> Y v   | XNOR2X1M   | 0.113 | 0.157 |   7.318 |   19.506 | 
     | U12_ALU/U163                     | B0 v -> Y ^  | AOI221XLM  | 0.623 | 0.478 |   7.796 |   19.984 | 
     | U12_ALU/U162                     | A ^ -> Y v   | INVX2M     | 0.112 | 0.081 |   7.877 |   20.065 | 
     | U12_ALU/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.112 | 0.000 |   7.877 |   20.065 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.188 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.162 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -12.137 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -11.930 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -11.750 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -11.750 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -11.687 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -11.566 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -11.517 | 
     | U12_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.673 |  -11.515 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  7.505
= Slack Time                   12.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |   12.562 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.587 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   12.612 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   12.820 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   12.961 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   13.035 | 
     | O_CLK1__L3_I1                    | A v -> Y ^   | CLKINVX40M | 0.067 | 0.065 |   0.538 |   13.100 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.064 |   0.602 |   13.164 | 
     | O_CLK1__L5_I5                    | A v -> Y ^   | CLKINVX40M | 0.062 | 0.063 |   0.665 |   13.227 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^  | SDFFSRX1M  | 0.665 | 0.886 |   1.551 |   14.113 | 
     | U12_ALU/U23                      | A ^ -> Y v   | INVX2M     | 0.425 | 0.428 |   1.979 |   14.541 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^   | NOR2X2M    | 0.214 | 0.219 |   2.198 |   14.759 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^   | AND2X2M    | 0.078 | 0.163 |   2.361 |   14.923 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.552 |   2.913 |   15.474 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.471 |   16.033 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.556 |   4.027 |   16.589 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.556 |   4.582 |   17.144 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.560 |   5.143 |   17.705 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.589 |   5.731 |   18.293 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.323 |   6.054 |   18.616 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v   | NAND2X2M   | 0.076 | 0.079 |   6.134 |   18.695 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v  | OA21X1M    | 0.141 | 0.391 |   6.524 |   19.086 | 
     | U12_ALU/mult_24/FS_1/U3          | A0N v -> Y v | AOI2BB1X2M | 0.081 | 0.224 |   6.748 |   19.310 | 
     | U12_ALU/mult_24/FS_1/U30         | B v -> Y v   | CLKXOR2X2M | 0.095 | 0.229 |   6.977 |   19.539 | 
     | U12_ALU/U161                     | B0 v -> Y ^  | AOI221XLM  | 0.592 | 0.457 |   7.433 |   19.995 | 
     | U12_ALU/U160                     | A ^ -> Y v   | INVX2M     | 0.102 | 0.072 |   7.505 |   20.067 | 
     | U12_ALU/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.102 | 0.000 |   7.505 |   20.067 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.562 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.537 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -12.512 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -12.304 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -12.124 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -12.124 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -12.061 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -11.940 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -11.891 | 
     | U12_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.673 |  -11.889 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.055
- Arrival Time                  7.229
= Slack Time                   12.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   12.826 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   12.851 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.022 | 0.025 |   0.050 |   12.876 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.148 | 0.208 |   0.258 |   13.084 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.099 | 0.141 |   0.399 |   13.225 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.067 | 0.073 |   0.473 |   13.298 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.541 |   13.366 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.062 | 0.064 |   0.604 |   13.430 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.064 | 0.058 |   0.662 |   13.488 | 
     | U11_REG_FILE/\REG_FILE_reg[1][0]         | CK ^ -> Q v  | SDFFRHQX1M  | 0.091 | 0.303 |   0.965 |   13.790 | 
     | U11_REG_FILE/U439                        | A v -> Y ^   | CLKINVX2M   | 0.058 | 0.059 |   1.024 |   13.850 | 
     | U11_REG_FILE/U440                        | A ^ -> Y v   | CLKINVX2M   | 0.502 | 0.309 |   1.334 |   14.159 | 
     | U12_ALU/U24                              | A v -> Y ^   | INVX2M      | 0.909 | 0.650 |   1.984 |   14.810 | 
     | U12_ALU/div_29/U8                        | B ^ -> Y ^   | OR2X2M      | 0.079 | 0.241 |   2.225 |   15.050 | 
     | U12_ALU/div_29/U37                       | A ^ -> Y ^   | AND3X2M     | 0.088 | 0.156 |   2.381 |   15.207 | 
     | U12_ALU/div_29/U35                       | B ^ -> Y ^   | AND2X2M     | 0.103 | 0.159 |   2.540 |   15.366 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.073 | 0.077 |   2.618 |   15.443 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.063 |   2.681 |   15.507 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.174 | 0.138 |   2.819 |   15.644 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.118 | 0.464 |   3.283 |   16.109 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.200 |   3.483 |   16.308 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y ^  | MX2X2M      | 0.116 | 0.238 |   3.721 |   16.546 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M     | 0.142 | 0.501 |   4.222 |   17.047 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M     | 0.132 | 0.257 |   4.479 |   17.305 | 
     | U12_ALU/div_29/U90                       | A ^ -> Y v   | CLKNAND2X2M | 0.097 | 0.096 |   4.575 |   17.401 | 
     | U12_ALU/div_29/U91                       | A v -> Y ^   | CLKINVX2M   | 0.210 | 0.149 |   4.724 |   17.549 | 
     | U12_ALU/div_29/U2                        | S0 ^ -> Y v  | MX2X2M      | 0.100 | 0.249 |   4.973 |   17.799 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M     | 0.131 | 0.460 |   5.434 |   18.259 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M     | 0.132 | 0.340 |   5.774 |   18.599 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M     | 0.126 | 0.331 |   6.105 |   18.930 | 
     | U12_ALU/div_29/U32                       | B v -> Y ^   | CLKNAND2X2M | 0.073 | 0.080 |   6.185 |   19.010 | 
     | U12_ALU/div_29/U22                       | A ^ -> Y v   | CLKINVX2M   | 0.275 | 0.187 |   6.372 |   19.197 | 
     | U12_ALU/U28                              | B0 v -> Y ^  | AOI222X1M   | 0.477 | 0.400 |   6.771 |   19.597 | 
     | U12_ALU/U157                             | D ^ -> Y ^   | AND4XLM     | 0.181 | 0.352 |   7.123 |   19.949 | 
     | U12_ALU/U156                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.159 | 0.106 |   7.229 |   20.055 | 
     | U12_ALU/\ALU_OUT_reg[4]                  | D v          | SDFFRQX2M   | 0.159 | 0.000 |   7.229 |   20.055 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.826 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.800 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -12.775 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -12.568 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -12.388 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -12.388 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -12.325 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -12.204 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -12.155 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.672 |  -12.153 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  7.190
= Slack Time                   12.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   12.877 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   12.903 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   12.928 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   13.135 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   13.277 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   13.350 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.065 |   0.538 |   13.415 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.064 |   0.602 |   13.479 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.062 | 0.063 |   0.665 |   13.542 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.665 | 0.886 |   1.551 |   14.429 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.425 | 0.428 |   1.979 |   14.856 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.219 |   2.198 |   15.075 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.078 | 0.163 |   2.361 |   15.238 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.552 |   2.913 |   15.790 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.471 |   16.348 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.556 |   4.027 |   16.904 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   4.583 |   17.460 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   5.143 |   18.020 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.154 | 0.589 |   5.731 |   18.609 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.323 |   6.054 |   18.932 | 
     | U12_ALU/mult_24/FS_1/U9          | A ^ -> Y v  | NAND2X2M   | 0.076 | 0.079 |   6.134 |   19.011 | 
     | U12_ALU/mult_24/FS_1/U32         | A0 v -> Y v | OA21X1M    | 0.141 | 0.391 |   6.524 |   19.402 | 
     | U12_ALU/mult_24/FS_1/U20         | A v -> Y v  | XNOR2X1M   | 0.106 | 0.150 |   6.674 |   19.552 | 
     | U12_ALU/U171                     | B0 v -> Y ^ | AOI221XLM  | 0.567 | 0.445 |   7.119 |   19.996 | 
     | U12_ALU/U170                     | A ^ -> Y v  | INVX2M     | 0.100 | 0.071 |   7.190 |   20.067 | 
     | U12_ALU/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.100 | 0.000 |   7.190 |   20.067 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -12.877 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -12.852 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -12.827 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -12.619 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -12.440 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -12.440 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -12.376 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -12.256 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -12.206 | 
     | U12_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.673 |  -12.204 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.066
- Arrival Time                  6.994
= Slack Time                   13.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.072 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.097 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   13.122 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   13.330 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   13.471 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   13.545 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.065 |   0.538 |   13.610 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.064 |   0.602 |   13.674 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.062 | 0.063 |   0.665 |   13.737 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.665 | 0.886 |   1.551 |   14.624 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.425 | 0.428 |   1.979 |   15.051 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.219 |   2.198 |   15.270 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.078 | 0.163 |   2.361 |   15.433 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.552 |   2.913 |   15.985 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.471 |   16.543 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.556 |   4.027 |   17.099 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   4.583 |   17.655 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   5.143 |   18.215 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> CO ^ | ADDFX2M    | 0.135 | 0.575 |   5.718 |   18.790 | 
     | U12_ALU/mult_24/U40              | A ^ -> Y v  | CLKXOR2X2M | 0.128 | 0.254 |   5.971 |   19.043 | 
     | U12_ALU/mult_24/FS_1/U6          | B v -> Y ^  | NOR2X2M    | 0.147 | 0.134 |   6.105 |   19.177 | 
     | U12_ALU/mult_24/FS_1/U23         | AN ^ -> Y ^ | NAND2BX1M  | 0.114 | 0.154 |   6.259 |   19.331 | 
     | U12_ALU/mult_24/FS_1/U22         | A ^ -> Y v  | CLKXOR2X2M | 0.078 | 0.204 |   6.464 |   19.536 | 
     | U12_ALU/U169                     | B0 v -> Y ^ | AOI221XLM  | 0.605 | 0.460 |   6.923 |   19.995 | 
     | U12_ALU/U168                     | A ^ -> Y v  | INVX2M     | 0.103 | 0.071 |   6.994 |   20.066 | 
     | U12_ALU/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.103 | 0.000 |   6.994 |   20.066 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.072 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.047 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -13.022 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -12.814 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -12.634 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -12.634 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -12.571 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -12.451 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -12.401 | 
     | U12_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.672 |  -12.400 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  6.780
= Slack Time                   13.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.287 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.312 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   13.337 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   13.545 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   13.686 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   13.760 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.065 |   0.538 |   13.825 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.064 |   0.602 |   13.889 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.062 | 0.063 |   0.665 |   13.952 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.665 | 0.886 |   1.551 |   14.838 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.425 | 0.428 |   1.979 |   15.266 | 
     | U12_ALU/mult_24/U23              | A v -> Y ^  | NOR2X2M    | 0.214 | 0.219 |   2.198 |   15.485 | 
     | U12_ALU/mult_24/U3               | B ^ -> Y ^  | AND2X2M    | 0.078 | 0.163 |   2.361 |   15.648 | 
     | U12_ALU/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.552 |   2.913 |   16.200 | 
     | U12_ALU/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.558 |   3.471 |   16.758 | 
     | U12_ALU/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.556 |   4.027 |   17.314 | 
     | U12_ALU/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.556 |   4.582 |   17.869 | 
     | U12_ALU/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   5.143 |   18.430 | 
     | U12_ALU/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.154 | 0.589 |   5.731 |   19.018 | 
     | U12_ALU/mult_24/U38              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.323 |   6.054 |   19.341 | 
     | U12_ALU/mult_24/FS_1/U13         | A ^ -> Y v  | CLKXOR2X2M | 0.083 | 0.212 |   6.266 |   19.553 | 
     | U12_ALU/U188                     | B0 v -> Y ^ | AOI221XLM  | 0.569 | 0.441 |   6.707 |   19.994 | 
     | U12_ALU/U187                     | A ^ -> Y v  | INVX2M     | 0.102 | 0.073 |   6.780 |   20.067 | 
     | U12_ALU/\ALU_OUT_reg[9]          | D v         | SDFFRQX2M  | 0.102 | 0.000 |   6.780 |   20.067 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.287 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.262 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -13.237 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -13.029 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -12.849 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -12.849 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -12.786 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -12.666 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -12.616 | 
     | U12_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.673 |  -12.614 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][2] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  6.660
= Slack Time                   13.397
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.397 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.422 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   13.447 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   13.655 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   13.797 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   13.870 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.065 |   0.538 |   13.935 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.064 |   0.602 |   13.999 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.062 | 0.063 |   0.665 |   14.062 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^ -> Q ^ | SDFFSRX1M  | 0.665 | 0.886 |   1.551 |   14.949 | 
     | U12_ALU/U23                      | A ^ -> Y v  | INVX2M     | 0.425 | 0.428 |   1.979 |   15.376 | 
     | U12_ALU/mult_24/U24              | A v -> Y ^  | NOR2X2M    | 0.211 | 0.214 |   2.193 |   15.590 | 
     | U12_ALU/mult_24/U2               | A ^ -> Y ^  | AND2X2M    | 0.076 | 0.163 |   2.356 |   15.753 | 
     | U12_ALU/mult_24/S2_2_1           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.547 |   2.902 |   16.300 | 
     | U12_ALU/mult_24/S2_3_1           | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.462 |   16.860 | 
     | U12_ALU/mult_24/S2_4_1           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.558 |   4.020 |   17.417 | 
     | U12_ALU/mult_24/S2_5_1           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.560 |   4.580 |   17.977 | 
     | U12_ALU/mult_24/S2_6_1           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   5.137 |   18.534 | 
     | U12_ALU/mult_24/S4_1             | B ^ -> S v  | ADDFX2M    | 0.155 | 0.589 |   5.726 |   19.123 | 
     | U12_ALU/mult_24/U51              | B v -> Y v  | CLKXOR2X2M | 0.100 | 0.254 |   5.980 |   19.378 | 
     | U12_ALU/mult_24/FS_1/U10         | A v -> Y ^  | INVX2M     | 0.062 | 0.066 |   6.047 |   19.444 | 
     | U12_ALU/mult_24/FS_1/U12         | A ^ -> Y v  | INVX2M     | 0.032 | 0.039 |   6.086 |   19.483 | 
     | U12_ALU/U178                     | C0 v -> Y ^ | AOI222X1M  | 0.523 | 0.419 |   6.505 |   19.902 | 
     | U12_ALU/U176                     | A0 ^ -> Y v | OAI211X2M  | 0.149 | 0.155 |   6.660 |   20.057 | 
     | U12_ALU/\ALU_OUT_reg[8]          | D v         | SDFFRQX2M  | 0.149 | 0.000 |   6.660 |   20.057 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.397 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.372 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -13.347 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -13.139 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -12.960 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -12.960 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -12.896 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -12.776 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -12.726 | 
     | U12_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.049 | 0.002 |   0.672 |  -12.725 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  6.234
= Slack Time                   13.823
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   13.823 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   13.848 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   13.873 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   14.081 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   14.222 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   14.296 | 
     | O_CLK1__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   14.364 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   14.427 | 
     | O_CLK1__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.058 |   0.662 |   14.485 | 
     | U11_REG_FILE/\REG_FILE_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.099 | 0.386 |   1.048 |   14.871 | 
     | U11_REG_FILE/U3                  | A ^ -> Y v  | CLKINVX2M  | 0.058 | 0.065 |   1.113 |   14.936 | 
     | U11_REG_FILE/U4                  | A v -> Y ^  | CLKINVX2M  | 0.576 | 0.333 |   1.446 |   15.269 | 
     | U12_ALU/U127                     | A ^ -> Y v  | INVX2M     | 0.392 | 0.385 |   1.831 |   15.654 | 
     | U12_ALU/mult_24/U14              | A v -> Y ^  | NOR2X2M    | 0.201 | 0.210 |   2.041 |   15.864 | 
     | U12_ALU/mult_24/U8               | A ^ -> Y ^  | AND2X2M    | 0.079 | 0.163 |   2.204 |   16.027 | 
     | U12_ALU/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.112 | 0.545 |   2.749 |   16.572 | 
     | U12_ALU/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.566 |   3.315 |   17.138 | 
     | U12_ALU/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.560 |   3.875 |   17.698 | 
     | U12_ALU/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   4.439 |   18.262 | 
     | U12_ALU/mult_24/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   5.001 |   18.824 | 
     | U12_ALU/mult_24/S4_0             | B ^ -> S v  | ADDFX2M    | 0.140 | 0.568 |   5.569 |   19.392 | 
     | U12_ALU/mult_24/FS_1/U19         | A v -> Y v  | BUFX2M     | 0.050 | 0.153 |   5.722 |   19.545 | 
     | U12_ALU/U71                      | B0 v -> Y ^ | AOI22X1M   | 0.228 | 0.184 |   5.906 |   19.729 | 
     | U12_ALU/U184                     | B ^ -> Y ^  | AND4X2M    | 0.128 | 0.237 |   6.144 |   19.967 | 
     | U12_ALU/U183                     | B0 ^ -> Y v | OAI2BB2X1M | 0.147 | 0.090 |   6.234 |   20.057 | 
     | U12_ALU/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M  | 0.147 | 0.000 |   6.234 |   20.057 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -13.823 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -13.798 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -13.773 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -13.565 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -13.385 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -13.385 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -13.322 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -13.202 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -13.152 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.672 |  -13.151 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U6_CLK_DIV_TX/output_clk_reg/CK 
Endpoint:   U6_CLK_DIV_TX/output_clk_reg/D      (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[3][1] /Q (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.303
- Setup                         0.489
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.789
- Arrival Time                  5.938
= Slack Time                   13.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   13.852 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.031 |   0.031 |   13.882 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | CLKINVX32M | 0.052 | 0.051 |   0.081 |   13.933 | 
     | scan_clk__L3_I0                  | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.050 |   0.132 |   13.983 | 
     | scan_clk__L4_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.165 |   14.017 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^  | CLKBUFX32M | 0.045 | 0.094 |   0.259 |   14.111 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.045 | 0.101 |   0.360 |   14.212 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.103 |   0.463 |   14.315 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.102 |   0.566 |   14.418 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.105 |   0.671 |   14.523 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.105 |   0.776 |   14.628 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.053 | 0.109 |   0.885 |   14.737 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^  | BUFX24M    | 0.035 | 0.076 |   0.961 |   14.813 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^  | MX2X6M     | 0.147 | 0.209 |   1.170 |   15.022 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   1.311 |   15.163 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   1.385 |   15.237 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.065 |   1.450 |   15.302 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.064 |   1.514 |   15.366 | 
     | O_CLK1__L5_I4                    | A v -> Y ^  | CLKINVX40M | 0.063 | 0.067 |   1.581 |   15.433 | 
     | U11_REG_FILE/\REG_FILE_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.144 | 0.504 |   2.085 |   15.937 | 
     | U11_REG_FILE/U293                | A v -> Y v  | CLKBUFX2M  | 0.098 | 0.174 |   2.259 |   16.111 | 
     | U6_CLK_DIV_TX/U73                | A v -> Y v  | CLKBUFX2M  | 0.103 | 0.164 |   2.423 |   16.275 | 
     | U6_CLK_DIV_TX/U21                | B v -> Y v  | OR2X2M     | 0.147 | 0.266 |   2.689 |   16.541 | 
     | U6_CLK_DIV_TX/U15                | A v -> Y v  | OR2X2M     | 0.117 | 0.239 |   2.928 |   16.780 | 
     | U6_CLK_DIV_TX/U14                | A v -> Y v  | OR2X2M     | 0.085 | 0.202 |   3.130 |   16.982 | 
     | U6_CLK_DIV_TX/U13                | A v -> Y v  | OR2X2M     | 0.111 | 0.216 |   3.346 |   17.198 | 
     | U6_CLK_DIV_TX/U6                 | C v -> Y ^  | NOR3X2M    | 0.452 | 0.334 |   3.680 |   17.532 | 
     | U6_CLK_DIV_TX/U29                | AN ^ -> Y ^ | NAND2BX1M  | 0.114 | 0.191 |   3.871 |   17.723 | 
     | U6_CLK_DIV_TX/U49                | B ^ -> Y v  | CLKXOR2X2M | 0.119 | 0.328 |   4.199 |   18.051 | 
     | U6_CLK_DIV_TX/U3                 | D v -> Y ^  | NOR4X1M    | 0.528 | 0.412 |   4.611 |   18.463 | 
     | U6_CLK_DIV_TX/U8                 | D ^ -> Y v  | NAND4X2M   | 0.270 | 0.257 |   4.868 |   18.720 | 
     | U6_CLK_DIV_TX/U7                 | B v -> Y ^  | NOR3X2M    | 0.448 | 0.345 |   5.214 |   19.065 | 
     | U6_CLK_DIV_TX/U40                | A ^ -> Y v  | CLKINVX1M  | 0.155 | 0.138 |   5.352 |   19.203 | 
     | U6_CLK_DIV_TX/U20                | C0 v -> Y ^ | OAI211X2M  | 0.830 | 0.277 |   5.628 |   19.480 | 
     | U6_CLK_DIV_TX/U31                | A ^ -> Y v  | CLKXOR2X2M | 0.084 | 0.309 |   5.938 |   19.789 | 
     | U6_CLK_DIV_TX/output_clk_reg     | D v         | SDFFSRX2M  | 0.084 | 0.000 |   5.938 |   19.789 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -13.852 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -13.821 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -13.770 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.160 | 0.220 |   0.302 |  -13.550 | 
     | U6_CLK_DIV_TX/output_clk_reg | CK ^       | SDFFSRX2M  | 0.160 | 0.002 |   0.304 |  -13.548 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[6] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.056
- Arrival Time                  5.849
= Slack Time                   14.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.208 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.233 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.258 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   14.465 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   14.607 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   14.680 | 
     | O_CLK1__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   14.748 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   14.812 | 
     | O_CLK1__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.058 |   0.662 |   14.870 | 
     | U11_REG_FILE/\REG_FILE_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.099 | 0.386 |   1.048 |   15.256 | 
     | U11_REG_FILE/U3                  | A ^ -> Y v  | CLKINVX2M  | 0.058 | 0.065 |   1.113 |   15.321 | 
     | U11_REG_FILE/U4                  | A v -> Y ^  | CLKINVX2M  | 0.576 | 0.333 |   1.446 |   15.654 | 
     | U12_ALU/U127                     | A ^ -> Y v  | INVX2M     | 0.392 | 0.385 |   1.831 |   16.039 | 
     | U12_ALU/mult_24/U14              | A v -> Y ^  | NOR2X2M    | 0.201 | 0.210 |   2.041 |   16.249 | 
     | U12_ALU/mult_24/U8               | A ^ -> Y ^  | AND2X2M    | 0.079 | 0.163 |   2.204 |   16.411 | 
     | U12_ALU/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.112 | 0.545 |   2.749 |   16.957 | 
     | U12_ALU/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.566 |   3.315 |   17.523 | 
     | U12_ALU/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.560 |   3.875 |   18.082 | 
     | U12_ALU/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   4.439 |   18.647 | 
     | U12_ALU/mult_24/S1_6_0           | B ^ -> S v  | ADDFX2M    | 0.137 | 0.566 |   5.006 |   19.213 | 
     | U12_ALU/mult_24/FS_1/U18         | A v -> Y v  | BUFX2M     | 0.054 | 0.157 |   5.162 |   19.370 | 
     | U12_ALU/U70                      | A0 v -> Y ^ | AOI222X1M  | 0.431 | 0.224 |   5.386 |   19.594 | 
     | U12_ALU/U180                     | B ^ -> Y ^  | AND4XLM    | 0.192 | 0.359 |   5.746 |   19.953 | 
     | U12_ALU/U179                     | B0 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.103 |   5.849 |   20.056 | 
     | U12_ALU/\ALU_OUT_reg[6]          | D v         | SDFFRQX2M  | 0.151 | 0.000 |   5.849 |   20.056 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.208 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -14.182 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -14.157 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -13.950 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -13.770 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -13.770 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -13.707 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -13.586 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -13.537 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.672 |  -13.535 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U8_CLK_DIV_RX/output_clk_reg/CK 
Endpoint:   U8_CLK_DIV_RX/output_clk_reg/D      (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[2][6] /Q (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.305
- Setup                         0.490
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                19.791
- Arrival Time                  5.294
= Slack Time                   14.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   14.497 | 
     | scan_clk__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.031 |   0.031 |   14.527 | 
     | scan_clk__L2_I0                  | A v -> Y ^  | CLKINVX32M | 0.052 | 0.051 |   0.081 |   14.578 | 
     | scan_clk__L3_I0                  | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.050 |   0.132 |   14.628 | 
     | scan_clk__L4_I0                  | A v -> Y ^  | CLKINVX40M | 0.024 | 0.033 |   0.165 |   14.661 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^  | CLKBUFX32M | 0.045 | 0.094 |   0.259 |   14.756 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^  | CLKBUFX40M | 0.045 | 0.101 |   0.360 |   14.857 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.045 | 0.103 |   0.463 |   14.960 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.046 | 0.102 |   0.566 |   15.062 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.049 | 0.105 |   0.671 |   15.168 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.047 | 0.105 |   0.776 |   15.273 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.053 | 0.109 |   0.885 |   15.381 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^  | BUFX24M    | 0.035 | 0.076 |   0.961 |   15.458 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^  | MX2X6M     | 0.147 | 0.209 |   1.170 |   15.667 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   1.311 |   15.808 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   1.385 |   15.882 | 
     | O_CLK1__L3_I1                    | A v -> Y ^  | CLKINVX40M | 0.067 | 0.065 |   1.450 |   15.947 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.064 |   1.514 |   16.011 | 
     | O_CLK1__L5_I5                    | A v -> Y ^  | CLKINVX40M | 0.062 | 0.063 |   1.577 |   16.074 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | CK ^ -> Q ^ | SDFFSRX1M  | 0.932 | 1.035 |   2.612 |   17.109 | 
     | U7_PRE_MUX/U7                    | B ^ -> Y v  | NAND4BX1M  | 0.446 | 0.396 |   3.008 |   17.505 | 
     | U7_PRE_MUX/U6                    | A v -> Y ^  | NOR3X2M    | 0.889 | 0.613 |   3.621 |   18.118 | 
     | U8_CLK_DIV_RX/U17                | A0 ^ -> Y v | OAI21X2M   | 0.208 | 0.194 |   3.814 |   18.311 | 
     | U8_CLK_DIV_RX/U16                | B v -> Y v  | CLKXOR2X2M | 0.118 | 0.285 |   4.099 |   18.596 | 
     | U8_CLK_DIV_RX/U29                | A v -> Y ^  | NOR2X2M    | 0.159 | 0.128 |   4.227 |   18.724 | 
     | U8_CLK_DIV_RX/U27                | C ^ -> Y v  | NAND4X2M   | 0.229 | 0.196 |   4.423 |   18.920 | 
     | U8_CLK_DIV_RX/U15                | B v -> Y ^  | NOR3X2M    | 0.372 | 0.294 |   4.717 |   19.214 | 
     | U8_CLK_DIV_RX/U13                | A ^ -> Y v  | INVX2M     | 0.099 | 0.092 |   4.809 |   19.306 | 
     | U8_CLK_DIV_RX/U14                | B0 v -> Y ^ | OAI211X2M  | 0.642 | 0.188 |   4.997 |   19.494 | 
     | U8_CLK_DIV_RX/U26                | A ^ -> Y v  | CLKXOR2X2M | 0.087 | 0.297 |   5.294 |   19.791 | 
     | U8_CLK_DIV_RX/output_clk_reg     | D v         | SDFFSRX2M  | 0.087 | 0.000 |   5.294 |   19.791 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.497 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.036 | 0.031 |   0.031 |  -14.466 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.052 | 0.051 |   0.081 |  -14.415 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.160 | 0.220 |   0.302 |  -14.195 | 
     | U8_CLK_DIV_RX/output_clk_reg | CK ^       | SDFFSRX2M  | 0.160 | 0.004 |   0.305 |  -14.192 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: U11_REG_FILE/\REG_FILE_reg[1][0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.052
- Arrival Time                  5.547
= Slack Time                   14.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   14.506 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.025 |   0.025 |   14.531 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX16M  | 0.022 | 0.025 |   0.050 |   14.556 | 
     | REF_CLK_MUX/U1                           | A ^ -> Y ^   | MX2X6M      | 0.148 | 0.208 |   0.258 |   14.764 | 
     | O_CLK1__L1_I0                            | A ^ -> Y ^   | BUFX14M     | 0.099 | 0.141 |   0.399 |   14.905 | 
     | O_CLK1__L2_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.067 | 0.073 |   0.473 |   14.978 | 
     | O_CLK1__L3_I0                            | A v -> Y ^   | CLKINVX40M  | 0.065 | 0.068 |   0.541 |   15.046 | 
     | O_CLK1__L4_I0                            | A ^ -> Y v   | CLKINVX40M  | 0.062 | 0.064 |   0.604 |   15.110 | 
     | O_CLK1__L5_I1                            | A v -> Y ^   | CLKINVX40M  | 0.064 | 0.058 |   0.662 |   15.168 | 
     | U11_REG_FILE/\REG_FILE_reg[1][0]         | CK ^ -> Q v  | SDFFRHQX1M  | 0.091 | 0.303 |   0.965 |   15.471 | 
     | U11_REG_FILE/U439                        | A v -> Y ^   | CLKINVX2M   | 0.058 | 0.059 |   1.024 |   15.530 | 
     | U11_REG_FILE/U440                        | A ^ -> Y v   | CLKINVX2M   | 0.502 | 0.309 |   1.334 |   15.839 | 
     | U12_ALU/U24                              | A v -> Y ^   | INVX2M      | 0.909 | 0.650 |   1.984 |   16.490 | 
     | U12_ALU/div_29/U8                        | B ^ -> Y ^   | OR2X2M      | 0.079 | 0.241 |   2.225 |   16.731 | 
     | U12_ALU/div_29/U37                       | A ^ -> Y ^   | AND3X2M     | 0.088 | 0.156 |   2.381 |   16.887 | 
     | U12_ALU/div_29/U35                       | B ^ -> Y ^   | AND2X2M     | 0.103 | 0.159 |   2.540 |   17.046 | 
     | U12_ALU/div_29/U34                       | A ^ -> Y v   | CLKINVX2M   | 0.073 | 0.077 |   2.618 |   17.123 | 
     | U12_ALU/div_29/U7                        | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.063 |   2.681 |   17.187 | 
     | U12_ALU/div_29/U40                       | A ^ -> Y v   | CLKNAND2X2M | 0.174 | 0.138 |   2.819 |   17.324 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M     | 0.118 | 0.464 |   3.283 |   17.789 | 
     | U12_ALU/div_29/U38                       | A v -> Y v   | AND2X2M     | 0.105 | 0.200 |   3.483 |   17.988 | 
     | U12_ALU/div_29/U1                        | S0 v -> Y v  | MX2X2M      | 0.105 | 0.197 |   3.679 |   18.185 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M     | 0.132 | 0.463 |   4.142 |   18.648 | 
     | U12_ALU/div_29/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M     | 0.123 | 0.327 |   4.469 |   18.975 | 
     | U12_ALU/div_29/U90                       | A v -> Y ^   | CLKNAND2X2M | 0.070 | 0.074 |   4.543 |   19.049 | 
     | U12_ALU/div_29/U91                       | A ^ -> Y v   | CLKINVX2M   | 0.222 | 0.156 |   4.699 |   19.204 | 
     | U12_ALU/U35                              | B0 v -> Y ^  | AOI222X1M   | 0.462 | 0.381 |   5.080 |   19.585 | 
     | U12_ALU/U165                             | D ^ -> Y ^   | AND4XLM     | 0.184 | 0.354 |   5.433 |   19.939 | 
     | U12_ALU/U164                             | B0 ^ -> Y v  | OAI2BB2X1M  | 0.170 | 0.113 |   5.547 |   20.052 | 
     | U12_ALU/\ALU_OUT_reg[5]                  | D v          | SDFFRQX2M   | 0.170 | 0.000 |   5.547 |   20.052 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |               |             |       |       |  Time   |   Time   | 
     |-----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^     |             | 0.000 |       |   0.000 |  -14.506 | 
     | REF_CLK__L1_I0              | A ^ -> Y v    | CLKINVX40M  | 0.023 | 0.025 |   0.025 |  -14.480 | 
     | REF_CLK__L2_I0              | A v -> Y ^    | CLKINVX16M  | 0.022 | 0.025 |   0.050 |  -14.455 | 
     | REF_CLK_MUX/U1              | A ^ -> Y ^    | MX2X6M      | 0.148 | 0.208 |   0.258 |  -14.248 | 
     | U13_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.099 | 0.180 |   0.438 |  -14.068 | 
     | U13_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.438 |  -14.068 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v    | CLKINVX6M   | 0.055 | 0.063 |   0.501 |  -14.005 | 
     | ALU_CLK__L2_I0              | A v -> Y v    | BUFX14M     | 0.054 | 0.120 |   0.621 |  -13.884 | 
     | ALU_CLK__L3_I0              | A v -> Y ^    | CLKINVX32M  | 0.049 | 0.049 |   0.671 |  -13.835 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.049 | 0.001 |   0.672 |  -13.834 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[2] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[2] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  5.344
= Slack Time                   14.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.718 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.743 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.768 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   14.976 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.117 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.191 | 
     | O_CLK1__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.259 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.322 | 
     | O_CLK1__L5_I0                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.379 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   15.884 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^  | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.342 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v  | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.664 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^  | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   16.849 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v  | NOR2X2M    | 0.092 | 0.093 |   2.224 |   16.942 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^  | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.043 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.306 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.193 | 0.210 |   2.798 |   17.516 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.294 | 0.229 |   3.027 |   17.745 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.237 | 0.326 |   3.353 |   18.071 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.187 | 0.178 |   3.531 |   18.249 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.477 | 0.315 |   3.846 |   18.564 | 
     | U11_REG_FILE/U27                   | S0 v -> Y v | MX4XLM     | 0.276 | 0.677 |   4.523 |   19.241 | 
     | U11_REG_FILE/U261                  | A v -> Y v  | MX4XLM     | 0.206 | 0.459 |   4.982 |   19.700 | 
     | U11_REG_FILE/U260                  | A0 v -> Y v | AO22X1M    | 0.118 | 0.362 |   5.344 |   20.062 | 
     | U11_REG_FILE/\Rd_DATA_reg[2]       | D v         | SDFFRQX2M  | 0.118 | 0.000 |   5.344 |   20.062 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.718 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.693 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.668 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.460 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.319 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.245 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.177 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.114 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.064 | 0.057 |   0.661 |  -14.057 | 
     | U11_REG_FILE/\Rd_DATA_reg[2] | CK ^       | SDFFRQX2M  | 0.064 | 0.007 |   0.668 |  -14.050 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[5] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[5] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.667
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  5.336
= Slack Time                   14.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.724 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.750 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.775 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   14.982 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.124 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.197 | 
     | O_CLK1__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.265 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.329 | 
     | O_CLK1__L5_I0                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.386 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   15.890 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^  | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.349 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v  | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.670 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^  | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   16.856 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v  | NOR2X2M    | 0.092 | 0.093 |   2.224 |   16.949 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^  | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.050 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.312 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.193 | 0.210 |   2.798 |   17.522 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.294 | 0.229 |   3.027 |   17.751 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.237 | 0.326 |   3.353 |   18.078 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.187 | 0.178 |   3.531 |   18.255 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.477 | 0.315 |   3.846 |   18.570 | 
     | U11_REG_FILE/U246                  | S0 v -> Y v | MX4X1M     | 0.218 | 0.646 |   4.492 |   19.216 | 
     | U11_REG_FILE/U271                  | C v -> Y v  | MX4XLM     | 0.216 | 0.481 |   4.972 |   19.697 | 
     | U11_REG_FILE/U270                  | A0 v -> Y v | AO22X1M    | 0.117 | 0.364 |   5.336 |   20.061 | 
     | U11_REG_FILE/\Rd_DATA_reg[5]       | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.336 |   20.061 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.724 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.699 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.674 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.466 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.325 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.252 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.184 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.120 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.064 | 0.057 |   0.661 |  -14.063 | 
     | U11_REG_FILE/\Rd_DATA_reg[5] | CK ^       | SDFFRQX2M  | 0.064 | 0.006 |   0.667 |  -14.057 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[3] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[3] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.063
- Arrival Time                  5.335
= Slack Time                   14.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.729 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.754 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.779 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   14.987 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.128 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.201 | 
     | O_CLK1__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.269 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.333 | 
     | O_CLK1__L5_I0                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.390 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   15.894 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^  | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.353 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v  | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.674 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^  | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   16.860 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v  | NOR2X2M    | 0.092 | 0.093 |   2.224 |   16.953 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^  | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.054 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.316 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.193 | 0.210 |   2.798 |   17.526 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.294 | 0.229 |   3.027 |   17.755 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.237 | 0.326 |   3.353 |   18.082 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.187 | 0.178 |   3.531 |   18.260 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.477 | 0.315 |   3.846 |   18.575 | 
     | U11_REG_FILE/U265                  | S0 v -> Y v | MX4XLM     | 0.259 | 0.662 |   4.508 |   19.237 | 
     | U11_REG_FILE/U264                  | A v -> Y v  | MX4XLM     | 0.223 | 0.470 |   4.978 |   19.707 | 
     | U11_REG_FILE/U263                  | A0 v -> Y v | AO22X1M    | 0.109 | 0.357 |   5.335 |   20.063 | 
     | U11_REG_FILE/\Rd_DATA_reg[3]       | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.335 |   20.063 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.729 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.703 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.678 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.471 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.329 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.256 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.188 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.124 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.064 | 0.057 |   0.661 |  -14.067 | 
     | U11_REG_FILE/\Rd_DATA_reg[3] | CK ^       | SDFFRQX2M  | 0.064 | 0.007 |   0.668 |  -14.061 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[1] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[1] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.669
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  5.333
= Slack Time                   14.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.732 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.757 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.782 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   14.989 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.131 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.204 | 
     | O_CLK1__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.272 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.336 | 
     | O_CLK1__L5_I0                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.393 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   15.897 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^  | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.356 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v  | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.677 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^  | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   16.863 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v  | NOR2X2M    | 0.092 | 0.093 |   2.224 |   16.956 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^  | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.057 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.319 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.193 | 0.210 |   2.798 |   17.529 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.294 | 0.229 |   3.027 |   17.758 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.237 | 0.326 |   3.353 |   18.085 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.187 | 0.178 |   3.531 |   18.263 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.477 | 0.315 |   3.846 |   18.577 | 
     | U11_REG_FILE/U32                   | S0 v -> Y v | MX4XLM     | 0.286 | 0.688 |   4.534 |   19.265 | 
     | U11_REG_FILE/U257                  | A v -> Y v  | MX4XLM     | 0.196 | 0.451 |   4.985 |   19.716 | 
     | U11_REG_FILE/U256                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.348 |   5.333 |   20.064 | 
     | U11_REG_FILE/\Rd_DATA_reg[1]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.333 |   20.064 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.732 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.706 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.681 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.474 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.332 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.259 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.191 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.127 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.064 | 0.057 |   0.661 |  -14.070 | 
     | U11_REG_FILE/\Rd_DATA_reg[1] | CK ^       | SDFFRQX2M  | 0.064 | 0.008 |   0.669 |  -14.063 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[7] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[7] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.666
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  5.316
= Slack Time                   14.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.743 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.768 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.793 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.001 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.142 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.216 | 
     | O_CLK1__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.283 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.347 | 
     | O_CLK1__L5_I0                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.404 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   15.909 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^  | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.367 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v  | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.689 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^  | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   16.874 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v  | NOR2X2M    | 0.092 | 0.093 |   2.224 |   16.967 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^  | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.068 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.331 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.193 | 0.210 |   2.798 |   17.540 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.294 | 0.229 |   3.027 |   17.770 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.237 | 0.326 |   3.353 |   18.096 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.187 | 0.178 |   3.531 |   18.274 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.477 | 0.315 |   3.846 |   18.589 | 
     | U11_REG_FILE/U248                  | S0 v -> Y v | MX4X1M     | 0.153 | 0.589 |   4.435 |   19.177 | 
     | U11_REG_FILE/U277                  | C v -> Y v  | MX4XLM     | 0.259 | 0.501 |   4.935 |   19.678 | 
     | U11_REG_FILE/U276                  | A0 v -> Y v | AO22X1M    | 0.122 | 0.381 |   5.316 |   20.059 | 
     | U11_REG_FILE/\Rd_DATA_reg[7]       | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.316 |   20.059 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.743 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.718 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.693 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.485 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.343 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.270 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.202 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.139 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.064 | 0.057 |   0.661 |  -14.082 | 
     | U11_REG_FILE/\Rd_DATA_reg[7] | CK ^       | SDFFRQX2M  | 0.064 | 0.005 |   0.666 |  -14.076 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[6] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[6] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.667
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  5.285
= Slack Time                   14.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.776 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.801 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.826 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.034 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.175 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.249 | 
     | O_CLK1__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.317 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.380 | 
     | O_CLK1__L5_I0                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.437 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   15.942 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^  | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.400 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v  | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.722 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^  | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   16.907 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v  | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.000 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^  | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.101 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.364 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.193 | 0.210 |   2.798 |   17.574 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.294 | 0.229 |   3.027 |   17.803 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.237 | 0.326 |   3.353 |   18.129 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.187 | 0.178 |   3.531 |   18.307 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.477 | 0.315 |   3.846 |   18.622 | 
     | U11_REG_FILE/U247                  | S0 v -> Y v | MX4X1M     | 0.188 | 0.620 |   4.466 |   19.242 | 
     | U11_REG_FILE/U274                  | C v -> Y v  | MX4XLM     | 0.204 | 0.458 |   4.925 |   19.701 | 
     | U11_REG_FILE/U273                  | A0 v -> Y v | AO22X1M    | 0.117 | 0.360 |   5.285 |   20.061 | 
     | U11_REG_FILE/\Rd_DATA_reg[6]       | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.285 |   20.061 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.776 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.751 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.726 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.518 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.377 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.303 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.235 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.172 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.064 | 0.057 |   0.661 |  -14.115 | 
     | U11_REG_FILE/\Rd_DATA_reg[6] | CK ^       | SDFFRQX2M  | 0.064 | 0.006 |   0.667 |  -14.109 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[4] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[4] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.668
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.063
- Arrival Time                  5.279
= Slack Time                   14.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.784 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.810 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.835 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.042 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.184 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.257 | 
     | O_CLK1__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.325 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.388 | 
     | O_CLK1__L5_I0                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.445 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   15.950 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^  | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.409 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v  | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.730 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^  | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   16.916 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v  | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.009 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^  | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.110 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.372 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.193 | 0.210 |   2.798 |   17.582 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.294 | 0.229 |   3.027 |   17.811 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.237 | 0.326 |   3.353 |   18.137 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.187 | 0.178 |   3.531 |   18.315 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.477 | 0.315 |   3.846 |   18.630 | 
     | U11_REG_FILE/U269                  | S0 v -> Y v | MX4X1M     | 0.193 | 0.634 |   4.480 |   19.264 | 
     | U11_REG_FILE/U268                  | B v -> Y v  | MX4XLM     | 0.204 | 0.448 |   4.928 |   19.712 | 
     | U11_REG_FILE/U267                  | A0 v -> Y v | AO22X1M    | 0.109 | 0.351 |   5.279 |   20.063 | 
     | U11_REG_FILE/\Rd_DATA_reg[4]       | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.279 |   20.063 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.784 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.759 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.734 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.526 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.385 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.312 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.244 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.180 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.064 | 0.057 |   0.661 |  -14.123 | 
     | U11_REG_FILE/\Rd_DATA_reg[4] | CK ^       | SDFFRQX2M  | 0.064 | 0.007 |   0.668 |  -14.116 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U11_REG_FILE/\Rd_DATA_reg[0] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[0] /D       (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  5.238
= Slack Time                   14.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   14.824 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.849 | 
     | REF_CLK__L2_I0                     | A v -> Y ^  | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.874 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^  | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.082 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^  | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.223 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.297 | 
     | O_CLK1__L3_I0                      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.365 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v  | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.428 | 
     | O_CLK1__L5_I0                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.485 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   15.990 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^  | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.448 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v  | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.770 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^  | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   16.955 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v  | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.048 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^  | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.149 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v  | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.412 | 
     | U10_SYS_CTRL/U87                   | A1 v -> Y ^ | OAI21X2M   | 0.193 | 0.210 |   2.798 |   17.622 | 
     | U10_SYS_CTRL/U86                   | C0 ^ -> Y v | OAI221X1M  | 0.294 | 0.229 |   3.027 |   17.851 | 
     | U5                                 | A v -> Y v  | BUFX2M     | 0.237 | 0.326 |   3.353 |   18.177 | 
     | U11_REG_FILE/U106                  | A v -> Y ^  | INVX2M     | 0.187 | 0.178 |   3.531 |   18.355 | 
     | U11_REG_FILE/U100                  | A ^ -> Y v  | INVX6M     | 0.477 | 0.315 |   3.846 |   18.670 | 
     | U11_REG_FILE/U26                   | S0 v -> Y v | MX4XLM     | 0.207 | 0.602 |   4.448 |   19.272 | 
     | U11_REG_FILE/U282                  | A v -> Y v  | MX4XLM     | 0.195 | 0.426 |   4.873 |   19.697 | 
     | U11_REG_FILE/U281                  | A0 v -> Y v | AO22X1M    | 0.123 | 0.365 |   5.238 |   20.062 | 
     | U11_REG_FILE/\Rd_DATA_reg[0]       | D v         | SDFFRQX2M  | 0.123 | 0.000 |   5.238 |   20.062 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.824 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.799 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.774 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.566 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.425 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.351 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.283 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.220 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.064 | 0.057 |   0.661 |  -14.163 | 
     | U11_REG_FILE/\Rd_DATA_reg[0] | CK ^       | SDFFRQX2M  | 0.064 | 0.009 |   0.670 |  -14.154 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.666
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.035
- Arrival Time                  5.159
= Slack Time                   14.877
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.877 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.902 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.927 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.135 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.276 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.349 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.417 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.481 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.538 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.042 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.501 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.822 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.008 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.101 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.202 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.464 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.828 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.221 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.524 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.655 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   18.938 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.266 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.365 |   4.754 |   19.631 | 
     | U11_REG_FILE/U170                  | A1N v -> Y v | OAI2BB2X1M | 0.237 | 0.404 |   5.158 |   20.035 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6]   | D v          | SDFFRQX2M  | 0.237 | 0.001 |   5.159 |   20.035 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.877 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.851 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.826 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.619 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.477 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.404 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.336 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.272 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.058 |   0.662 |  -14.214 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6] | CK ^       | SDFFRQX2M  | 0.065 | 0.004 |   0.666 |  -14.211 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.514
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.956
- Arrival Time                  5.047
= Slack Time                   14.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.909 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.934 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.959 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.167 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.308 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.382 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.449 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.513 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.570 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.075 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.533 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.855 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.040 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.133 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.234 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.497 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.861 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.254 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.557 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.687 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   18.970 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.298 | 
     | U11_REG_FILE/U93                   | B ^ -> Y v   | NAND2X2M   | 0.344 | 0.294 |   4.683 |   19.592 | 
     | U11_REG_FILE/U213                  | A1N v -> Y v | OAI2BB2X1M | 0.212 | 0.363 |   5.046 |   19.955 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2]   | D v          | SDFFSRX1M  | 0.212 | 0.000 |   5.047 |   19.956 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.909 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.884 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.859 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.651 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.510 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.436 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.065 |   0.538 |  -14.371 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.064 |   0.602 |  -14.307 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.062 | 0.063 |   0.665 |  -14.244 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^       | SDFFSRX1M  | 0.062 | 0.005 |   0.670 |  -14.239 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][3] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.510
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.961
- Arrival Time                  5.029
= Slack Time                   14.932
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.932 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.957 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.982 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.190 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.331 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.404 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.472 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.536 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.593 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.097 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.556 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.878 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.063 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.156 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.257 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.520 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.884 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.277 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.580 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.710 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   18.993 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.321 | 
     | U11_REG_FILE/U93                   | B ^ -> Y v   | NAND2X2M   | 0.344 | 0.294 |   4.683 |   19.615 | 
     | U11_REG_FILE/U214                  | A1N v -> Y v | OAI2BB2X1M | 0.188 | 0.345 |   5.029 |   19.960 | 
     | U11_REG_FILE/\REG_FILE_reg[1][3]   | D v          | SDFFSRX1M  | 0.188 | 0.000 |   5.029 |   19.961 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.932 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.907 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.882 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.674 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.532 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.459 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.065 |   0.538 |  -14.394 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.064 |   0.602 |  -14.330 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.062 | 0.063 |   0.665 |  -14.267 | 
     | U11_REG_FILE/\REG_FILE_reg[1][3] | CK ^       | SDFFSRX1M  | 0.062 | 0.005 |   0.670 |  -14.261 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.055
- Arrival Time                  5.112
= Slack Time                   14.943
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.943 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.969 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.994 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.201 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.343 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.416 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.484 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.547 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.604 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.109 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.568 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.889 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.075 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.168 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.269 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.531 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.895 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.288 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.591 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.722 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.005 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.332 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.365 |   4.754 |   19.698 | 
     | U11_REG_FILE/U168                  | A1N v -> Y v | OAI2BB2X1M | 0.180 | 0.358 |   5.112 |   20.055 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4]   | D v          | SDFFRQX2M  | 0.180 | 0.000 |   5.112 |   20.055 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.943 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.918 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.893 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.686 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.544 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.471 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.403 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.344 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   0.667 |  -14.276 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | CK ^       | SDFFRQX2M  | 0.066 | 0.007 |   0.674 |  -14.269 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  5.110
= Slack Time                   14.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.944 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.969 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   14.994 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.202 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.343 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.417 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.485 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.548 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.605 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.110 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.568 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.890 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.075 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.168 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.269 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.532 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.896 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.289 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.592 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.722 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.005 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.333 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.365 |   4.754 |   19.698 | 
     | U11_REG_FILE/U169                  | A1N v -> Y v | OAI2BB2X1M | 0.181 | 0.355 |   5.110 |   20.054 | 
     | U11_REG_FILE/\REG_FILE_reg[8][5]   | D v          | SDFFRQX2M  | 0.181 | 0.000 |   5.110 |   20.054 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.944 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.919 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.894 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.686 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.545 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.471 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.403 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.345 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   0.667 |  -14.277 | 
     | U11_REG_FILE/\REG_FILE_reg[8][5] | CK ^       | SDFFRQX2M  | 0.067 | 0.006 |   0.672 |  -14.272 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][5] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.054
- Arrival Time                  5.101
= Slack Time                   14.953
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.953 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.978 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.003 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.211 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.353 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.426 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.494 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.557 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.614 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.119 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.577 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.899 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.084 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.178 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.279 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.541 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.905 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.298 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.601 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.731 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.014 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.434 |   19.388 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.332 |   4.766 |   19.719 | 
     | U11_REG_FILE/U141                  | A1N v -> Y v | OAI2BB2X1M | 0.171 | 0.335 |   5.101 |   20.054 | 
     | U11_REG_FILE/\REG_FILE_reg[12][5]  | D v          | SDFFRQX2M  | 0.171 | 0.000 |   5.101 |   20.054 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.953 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.928 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.903 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.695 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.554 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.481 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.413 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.354 | 
     | O_CLK1__L5_I2                     | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   0.665 |  -14.288 | 
     | U11_REG_FILE/\REG_FILE_reg[12][5] | CK ^       | SDFFRQX2M  | 0.063 | 0.007 |   0.672 |  -14.281 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.677
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  5.103
= Slack Time                   14.959
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.959 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.985 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.010 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.217 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.359 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.432 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.500 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.563 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.620 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.125 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.584 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.905 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.091 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.184 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.285 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.547 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.911 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.304 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.607 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.737 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.021 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.348 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.365 |   4.754 |   19.714 | 
     | U11_REG_FILE/U165                  | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.349 |   5.103 |   20.062 | 
     | U11_REG_FILE/\REG_FILE_reg[8][1]   | D v          | SDFFRQX2M  | 0.159 | 0.000 |   5.103 |   20.062 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.959 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.934 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.909 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.701 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.560 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.487 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.419 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.360 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   0.667 |  -14.292 | 
     | U11_REG_FILE/\REG_FILE_reg[8][1] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   0.677 |  -14.283 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][1] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  5.094
= Slack Time                   14.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.964 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.989 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.014 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.222 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.363 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.437 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.505 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.568 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.625 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.130 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.588 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.910 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.095 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.188 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.289 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.552 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.916 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.309 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.612 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.742 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.025 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.434 |   19.398 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.332 |   4.766 |   19.730 | 
     | U11_REG_FILE/U137                  | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.328 |   5.094 |   20.058 | 
     | U11_REG_FILE/\REG_FILE_reg[12][1]  | D v          | SDFFRQX2M  | 0.143 | 0.000 |   5.094 |   20.058 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.964 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.939 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.914 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.706 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.565 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.491 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.423 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.365 | 
     | O_CLK1__L5_I2                     | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   0.665 |  -14.299 | 
     | U11_REG_FILE/\REG_FILE_reg[12][1] | CK ^       | SDFFRQX2M  | 0.063 | 0.005 |   0.670 |  -14.294 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.676
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  5.098
= Slack Time                   14.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.966 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.991 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.016 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.224 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.365 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.438 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.506 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.570 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.627 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.131 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.590 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.912 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.097 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.190 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.291 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.554 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.918 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.311 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.614 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.744 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.027 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.355 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.365 |   4.754 |   19.720 | 
     | U11_REG_FILE/U166                  | A1N v -> Y v | OAI2BB2X1M | 0.152 | 0.343 |   5.098 |   20.063 | 
     | U11_REG_FILE/\REG_FILE_reg[8][2]   | D v          | SDFFRQX2M  | 0.152 | 0.000 |   5.098 |   20.064 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.966 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.941 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.916 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.708 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.566 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.493 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.425 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.366 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   0.667 |  -14.299 | 
     | U11_REG_FILE/\REG_FILE_reg[8][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   0.677 |  -14.289 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[9][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.672
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.042
- Arrival Time                  5.076
= Slack Time                   14.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.966 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.991 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.016 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.224 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.365 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.439 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.507 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.570 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.627 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.132 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.590 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.912 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.097 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.190 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.291 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.554 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.918 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.311 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.614 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.744 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.027 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.355 | 
     | U11_REG_FILE/U97                   | A ^ -> Y v   | NAND2X2M   | 0.361 | 0.316 |   4.705 |   19.670 | 
     | U11_REG_FILE/U162                  | A1N v -> Y v | OAI2BB2X1M | 0.230 | 0.371 |   5.076 |   20.042 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5]   | D v          | SDFFRQX2M  | 0.230 | 0.000 |   5.076 |   20.042 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.966 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.941 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.916 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.708 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.567 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.493 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.065 |   0.538 |  -14.428 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.064 |   0.602 |  -14.364 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.067 |   0.669 |  -14.297 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5] | CK ^       | SDFFRQX2M  | 0.063 | 0.003 |   0.672 |  -14.294 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][3] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.063
- Arrival Time                  5.097
= Slack Time                   14.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.967 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.992 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.017 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.224 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.366 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.439 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.507 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.571 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.628 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.132 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.591 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.912 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.098 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.191 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.292 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.554 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.918 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.311 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.614 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.745 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.028 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.435 |   19.401 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.332 |   4.766 |   19.733 | 
     | U11_REG_FILE/U139                  | A1N v -> Y v | OAI2BB2X1M | 0.150 | 0.330 |   5.096 |   20.063 | 
     | U11_REG_FILE/\REG_FILE_reg[12][3]  | D v          | SDFFRQX2M  | 0.150 | 0.000 |   5.097 |   20.063 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.966 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.941 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.916 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.709 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.567 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.494 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.426 | 
     | O_CLK1__L4_I0                     | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.362 | 
     | O_CLK1__L5_I1                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.058 |   0.662 |  -14.304 | 
     | U11_REG_FILE/\REG_FILE_reg[12][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.013 |   0.675 |  -14.291 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][7] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  5.090
= Slack Time                   14.968
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.968 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.993 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.018 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.226 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.367 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.441 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.509 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.572 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.629 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.134 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.592 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.914 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.099 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.192 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.293 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.556 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.920 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.313 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.616 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.746 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.029 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.357 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.365 |   4.754 |   19.722 | 
     | U11_REG_FILE/U232                  | A1N v -> Y v | OAI2BB2X1M | 0.155 | 0.335 |   5.090 |   20.058 | 
     | U11_REG_FILE/\REG_FILE_reg[8][7]   | D v          | SDFFRQX2M  | 0.155 | 0.000 |   5.090 |   20.058 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.968 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.943 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.918 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.710 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.569 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.495 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.427 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.369 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   0.667 |  -14.301 | 
     | U11_REG_FILE/\REG_FILE_reg[8][7] | CK ^       | SDFFRQX2M  | 0.067 | 0.004 |   0.671 |  -14.297 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][0] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.674
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.061
- Arrival Time                  5.093
= Slack Time                   14.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.969 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.994 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.019 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.227 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.368 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.441 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.509 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.573 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.630 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.134 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.593 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.915 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.100 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.193 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.294 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.556 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.920 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.313 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.616 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.747 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.030 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.434 |   19.403 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.332 |   4.766 |   19.735 | 
     | U11_REG_FILE/U136                  | A1N v -> Y v | OAI2BB2X1M | 0.151 | 0.326 |   5.093 |   20.061 | 
     | U11_REG_FILE/\REG_FILE_reg[12][0]  | D v          | SDFFRQX2M  | 0.151 | 0.000 |   5.093 |   20.061 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.969 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.944 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.918 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.711 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.569 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.496 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.428 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.369 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   0.667 |  -14.302 | 
     | U11_REG_FILE/\REG_FILE_reg[12][0] | CK ^       | SDFFRQX2M  | 0.066 | 0.007 |   0.674 |  -14.294 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.676
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  5.093
= Slack Time                   14.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.972 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.997 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.022 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.229 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.371 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.444 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.512 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.576 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.633 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.137 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.596 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.917 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.103 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.196 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.297 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.559 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.923 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.316 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.619 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.750 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.033 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.361 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.365 |   4.754 |   19.726 | 
     | U11_REG_FILE/U164                  | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.338 |   5.093 |   20.064 | 
     | U11_REG_FILE/\REG_FILE_reg[8][0]   | D v          | SDFFRQX2M  | 0.149 | 0.000 |   5.093 |   20.064 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.972 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.946 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.921 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.714 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.572 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.499 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.431 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.372 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   0.667 |  -14.305 | 
     | U11_REG_FILE/\REG_FILE_reg[8][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.010 |   0.677 |  -14.295 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][7] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  5.090
= Slack Time                   14.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.972 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.997 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.022 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.230 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.371 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.445 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.513 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.576 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.633 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.138 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.596 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.918 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.103 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.196 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.297 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.560 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.924 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.317 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.620 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.750 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.033 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.435 |   19.407 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.332 |   4.766 |   19.738 | 
     | U11_REG_FILE/U228                  | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.323 |   5.090 |   20.062 | 
     | U11_REG_FILE/\REG_FILE_reg[12][7]  | D v          | SDFFRQX2M  | 0.156 | 0.000 |   5.090 |   20.062 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.972 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.947 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.922 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.714 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.573 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.499 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.431 | 
     | O_CLK1__L4_I0                     | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.368 | 
     | O_CLK1__L5_I1                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.058 |   0.662 |  -14.310 | 
     | U11_REG_FILE/\REG_FILE_reg[12][7] | CK ^       | SDFFRQX2M  | 0.067 | 0.013 |   0.675 |  -14.297 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][7] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.058
- Arrival Time                  5.084
= Slack Time                   14.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.974 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   14.999 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.024 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.232 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.373 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.447 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.515 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.578 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.635 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.140 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.598 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.920 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.105 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.198 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.299 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.562 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.926 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.319 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.622 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.752 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.035 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.435 |   19.409 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.376 | 0.325 |   4.760 |   19.734 | 
     | U11_REG_FILE/U235                  | A1N v -> Y v | OAI2BB2X1M | 0.161 | 0.324 |   5.084 |   20.058 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7]   | D v          | SDFFRQX2M  | 0.161 | 0.000 |   5.084 |   20.058 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.974 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.949 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.924 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.716 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.575 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.501 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.434 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.375 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   0.665 |  -14.309 | 
     | U11_REG_FILE/\REG_FILE_reg[5][7] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   0.673 |  -14.301 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][6] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.676
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.064
- Arrival Time                  5.089
= Slack Time                   14.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.975 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.000 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.025 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.233 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.374 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.448 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.516 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.579 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.636 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.141 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.599 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.921 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.106 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.199 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.300 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.563 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.927 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.320 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.623 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.753 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.036 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.435 |   19.409 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.332 |   4.766 |   19.741 | 
     | U11_REG_FILE/U142                  | A1N v -> Y v | OAI2BB2X1M | 0.144 | 0.323 |   5.089 |   20.064 | 
     | U11_REG_FILE/\REG_FILE_reg[12][6]  | D v          | SDFFRQX2M  | 0.144 | 0.000 |   5.089 |   20.064 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.975 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.950 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.925 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.717 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.576 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.502 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.434 | 
     | O_CLK1__L4_I0                     | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.371 | 
     | O_CLK1__L5_I1                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.058 |   0.662 |  -14.313 | 
     | U11_REG_FILE/\REG_FILE_reg[12][6] | CK ^       | SDFFRQX2M  | 0.067 | 0.013 |   0.676 |  -14.299 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][2] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.675
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.065
- Arrival Time                  5.090
= Slack Time                   14.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.975 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.000 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.025 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.233 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.374 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.448 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.516 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.579 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.636 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.141 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.599 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.921 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.106 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.199 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.300 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.563 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.927 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.320 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.623 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.753 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.036 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.434 |   19.409 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.332 |   4.766 |   19.741 | 
     | U11_REG_FILE/U138                  | A1N v -> Y v | OAI2BB2X1M | 0.140 | 0.324 |   5.090 |   20.065 | 
     | U11_REG_FILE/\REG_FILE_reg[12][2]  | D v          | SDFFRQX2M  | 0.140 | 0.000 |   5.090 |   20.065 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.975 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.950 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.925 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.717 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.576 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.502 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.434 | 
     | O_CLK1__L4_I0                     | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.371 | 
     | O_CLK1__L5_I1                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.058 |   0.662 |  -14.313 | 
     | U11_REG_FILE/\REG_FILE_reg[12][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.013 |   0.675 |  -14.300 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  5.083
= Slack Time                   14.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.976 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.001 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.026 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.234 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.375 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.449 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.516 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.580 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.637 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.142 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.600 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.922 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.107 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.200 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.301 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.564 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.928 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.321 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.624 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.754 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.037 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.434 |   19.410 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.376 | 0.325 |   4.760 |   19.736 | 
     | U11_REG_FILE/U186                  | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.323 |   5.083 |   20.059 | 
     | U11_REG_FILE/\REG_FILE_reg[5][1]   | D v          | SDFFRQX2M  | 0.143 | 0.000 |   5.083 |   20.059 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.976 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.951 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.926 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.718 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.576 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.503 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.435 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.376 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   0.665 |  -14.311 | 
     | U11_REG_FILE/\REG_FILE_reg[5][1] | CK ^       | SDFFRQX2M  | 0.063 | 0.006 |   0.671 |  -14.305 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.671
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.059
- Arrival Time                  5.081
= Slack Time                   14.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.978 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.003 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.028 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.235 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.377 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.450 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.518 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.582 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.639 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.143 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.602 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.923 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.109 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.202 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.303 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.565 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.929 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.322 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.625 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.756 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.039 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.434 |   19.412 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.376 | 0.325 |   4.760 |   19.737 | 
     | U11_REG_FILE/U187                  | A1N v -> Y v | OAI2BB2X1M | 0.145 | 0.322 |   5.081 |   20.059 | 
     | U11_REG_FILE/\REG_FILE_reg[5][2]   | D v          | SDFFRQX2M  | 0.145 | 0.000 |   5.081 |   20.059 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.978 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.952 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.927 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.720 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.578 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.505 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.437 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.378 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   0.665 |  -14.313 | 
     | U11_REG_FILE/\REG_FILE_reg[5][2] | CK ^       | SDFFRQX2M  | 0.063 | 0.007 |   0.671 |  -14.306 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.670
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.057
- Arrival Time                  5.078
= Slack Time                   14.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.979 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.004 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.029 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.237 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.379 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.452 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.520 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.583 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.640 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.145 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.603 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.925 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.110 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.204 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.305 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.567 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.931 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.324 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.627 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.757 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.040 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.434 |   19.414 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.376 | 0.325 |   4.760 |   19.739 | 
     | U11_REG_FILE/U185                  | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.318 |   5.078 |   20.057 | 
     | U11_REG_FILE/\REG_FILE_reg[5][0]   | D v          | SDFFRQX2M  | 0.147 | 0.000 |   5.078 |   20.057 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.979 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.954 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.929 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.721 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.580 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.507 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.439 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.380 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   0.665 |  -14.315 | 
     | U11_REG_FILE/\REG_FILE_reg[5][0] | CK ^       | SDFFRQX2M  | 0.063 | 0.005 |   0.670 |  -14.309 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][3] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.677
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.067
- Arrival Time                  5.087
= Slack Time                   14.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.980 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.006 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.031 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.238 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.380 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.453 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.521 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.584 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.641 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.146 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.605 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.926 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.112 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.205 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.306 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.568 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.932 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.325 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.628 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.759 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.042 | 
     | U11_REG_FILE/U24                   | A v -> Y ^   | NOR2X2M    | 0.393 | 0.328 |   4.389 |   19.369 | 
     | U11_REG_FILE/U98                   | A ^ -> Y v   | NAND2X2M   | 0.443 | 0.365 |   4.754 |   19.735 | 
     | U11_REG_FILE/U167                  | A1N v -> Y v | OAI2BB2X1M | 0.136 | 0.332 |   5.087 |   20.067 | 
     | U11_REG_FILE/\REG_FILE_reg[8][3]   | D v          | SDFFRQX1M  | 0.136 | 0.000 |   5.087 |   20.067 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.980 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.955 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.930 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.722 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.581 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.508 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.440 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.381 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.068 |   0.667 |  -14.313 | 
     | U11_REG_FILE/\REG_FILE_reg[8][3] | CK ^       | SDFFRQX1M  | 0.067 | 0.010 |   0.677 |  -14.304 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[12][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[12][4] /D  (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.676
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.065
- Arrival Time                  5.083
= Slack Time                   14.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.981 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.006 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.031 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.239 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.381 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.454 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.522 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.585 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.642 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.147 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.605 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.927 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.112 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.206 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.307 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.569 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.933 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.326 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.629 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.759 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.042 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.434 |   19.416 | 
     | U11_REG_FILE/U66                   | A ^ -> Y v   | NAND2X2M   | 0.379 | 0.332 |   4.766 |   19.747 | 
     | U11_REG_FILE/U140                  | A1N v -> Y v | OAI2BB2X1M | 0.143 | 0.317 |   5.083 |   20.065 | 
     | U11_REG_FILE/\REG_FILE_reg[12][4]  | D v          | SDFFRQX2M  | 0.143 | 0.000 |   5.083 |   20.065 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.981 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.956 | 
     | REF_CLK__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.931 | 
     | REF_CLK_MUX/U1                    | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.723 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.582 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.508 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.441 | 
     | O_CLK1__L4_I0                     | A ^ -> Y v | CLKINVX40M | 0.062 | 0.064 |   0.604 |  -14.377 | 
     | O_CLK1__L5_I1                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.058 |   0.662 |  -14.319 | 
     | U11_REG_FILE/\REG_FILE_reg[12][4] | CK ^       | SDFFRQX2M  | 0.067 | 0.013 |   0.676 |  -14.306 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[5][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[5][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: U10_SYS_CTRL/\current_state_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.673
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.062
- Arrival Time                  5.078
= Slack Time                   14.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.000 |       |   0.000 |   14.984 | 
     | REF_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.025 |   0.025 |   15.009 | 
     | REF_CLK__L2_I0                     | A v -> Y ^   | CLKINVX16M | 0.022 | 0.025 |   0.050 |   15.034 | 
     | REF_CLK_MUX/U1                     | A ^ -> Y ^   | MX2X6M     | 0.148 | 0.208 |   0.258 |   15.242 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^   | BUFX14M    | 0.099 | 0.141 |   0.399 |   15.384 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.067 | 0.073 |   0.473 |   15.457 | 
     | O_CLK1__L3_I0                      | A v -> Y ^   | CLKINVX40M | 0.065 | 0.068 |   0.541 |   15.525 | 
     | O_CLK1__L4_I0                      | A ^ -> Y v   | CLKINVX40M | 0.062 | 0.064 |   0.604 |   15.588 | 
     | O_CLK1__L5_I0                      | A v -> Y ^   | CLKINVX40M | 0.064 | 0.057 |   0.661 |   15.645 | 
     | U10_SYS_CTRL/\current_state_reg[3] | CK ^ -> Q v  | SDFFRQX2M  | 0.145 | 0.505 |   1.166 |   16.150 | 
     | U10_SYS_CTRL/U72                   | B v -> Y ^   | NOR2BX2M   | 0.711 | 0.459 |   1.624 |   16.608 | 
     | U10_SYS_CTRL/U77                   | B ^ -> Y v   | NAND3X2M   | 0.344 | 0.322 |   1.946 |   16.930 | 
     | U10_SYS_CTRL/U43                   | B v -> Y ^   | NAND2BX2M  | 0.170 | 0.185 |   2.131 |   17.115 | 
     | U10_SYS_CTRL/U32                   | A ^ -> Y v   | NOR2X2M    | 0.092 | 0.093 |   2.224 |   17.209 | 
     | U10_SYS_CTRL/U40                   | A v -> Y ^   | NAND3X2M   | 0.174 | 0.101 |   2.325 |   17.310 | 
     | U10_SYS_CTRL/U37                   | B ^ -> Y v   | NAND4BX1M  | 0.359 | 0.263 |   2.588 |   17.572 | 
     | U10_SYS_CTRL/U36                   | B0 v -> Y ^  | AOI21X2M   | 0.461 | 0.364 |   2.952 |   17.936 | 
     | U10_SYS_CTRL/U89                   | A0 ^ -> Y v  | OAI2B2X1M  | 0.504 | 0.393 |   3.345 |   18.329 | 
     | U6                                 | A v -> Y v   | BUFX2M     | 0.120 | 0.303 |   3.648 |   18.632 | 
     | U11_REG_FILE/U23                   | A v -> Y ^   | INVX2M     | 0.162 | 0.130 |   3.778 |   18.762 | 
     | U11_REG_FILE/U99                   | A ^ -> Y v   | INVX4M     | 0.412 | 0.283 |   4.061 |   19.045 | 
     | U11_REG_FILE/U16                   | B v -> Y ^   | NOR2X2M    | 0.471 | 0.373 |   4.435 |   19.419 | 
     | U11_REG_FILE/U78                   | B ^ -> Y v   | NAND2X2M   | 0.376 | 0.325 |   4.760 |   19.744 | 
     | U11_REG_FILE/U191                  | A1N v -> Y v | OAI2BB2X1M | 0.141 | 0.318 |   5.078 |   20.062 | 
     | U11_REG_FILE/\REG_FILE_reg[5][6]   | D v          | SDFFRQX2M  | 0.141 | 0.000 |   5.078 |   20.062 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^  |            | 0.000 |       |   0.000 |  -14.984 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.025 |   0.025 |  -14.959 | 
     | REF_CLK__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.022 | 0.025 |   0.050 |  -14.934 | 
     | REF_CLK_MUX/U1                   | A ^ -> Y ^ | MX2X6M     | 0.148 | 0.208 |   0.258 |  -14.726 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.099 | 0.141 |   0.399 |  -14.585 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.073 |   0.473 |  -14.512 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   0.541 |  -14.444 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.064 | 0.059 |   0.599 |  -14.385 | 
     | O_CLK1__L5_I2                    | A v -> Y ^ | CLKINVX40M | 0.063 | 0.065 |   0.665 |  -14.319 | 
     | U11_REG_FILE/\REG_FILE_reg[5][6] | CK ^       | SDFFRQX2M  | 0.063 | 0.009 |   0.673 |  -14.311 | 
     +-------------------------------------------------------------------------------------------------+ 

