TimeQuest Timing Analyzer report for edge_detection
Wed Jan 25 17:07:02 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 15. Slow 1200mV 85C Model Setup: 'vga_ctrl:u3|h_cnt[4]'
 16. Slow 1200mV 85C Model Hold: 'vga_ctrl:u3|h_cnt[4]'
 17. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'vga_ctrl:u3|h_cnt[4]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'board_clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 39. Slow 1200mV 0C Model Setup: 'vga_ctrl:u3|h_cnt[4]'
 40. Slow 1200mV 0C Model Hold: 'vga_ctrl:u3|h_cnt[4]'
 41. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'vga_ctrl:u3|h_cnt[4]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'board_clk'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Slow 1200mV 0C Model Metastability Report
 54. Fast 1200mV 0C Model Setup Summary
 55. Fast 1200mV 0C Model Hold Summary
 56. Fast 1200mV 0C Model Recovery Summary
 57. Fast 1200mV 0C Model Removal Summary
 58. Fast 1200mV 0C Model Minimum Pulse Width Summary
 59. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Setup: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 62. Fast 1200mV 0C Model Setup: 'vga_ctrl:u3|h_cnt[4]'
 63. Fast 1200mV 0C Model Hold: 'vga_ctrl:u3|h_cnt[4]'
 64. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Hold: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'vga_ctrl:u3|h_cnt[4]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'board_clk'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[0]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Fast 1200mV 0C Model Metastability Report
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; edge_detection                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                                    ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+------------------------------------------------------------+
; board_clk                                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { board_clk }                                              ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk } ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; board_clk ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[0] }         ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; board_clk ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[1] }         ;
; vga_ctrl:u3|h_cnt[4]                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { vga_ctrl:u3|h_cnt[4] }                                   ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                      ;
+-------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                             ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; 96.12 MHz   ; 96.12 MHz       ; u0|altpll_component|auto_generated|pll1|clk[1]         ;                                                ;
; 139.43 MHz  ; 139.43 MHz      ; u0|altpll_component|auto_generated|pll1|clk[0]         ;                                                ;
; 496.77 MHz  ; 402.09 MHz      ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; limit due to minimum period restriction (tmin) ;
; 62500.0 MHz ; 158.08 MHz      ; vga_ctrl:u3|h_cnt[4]                                   ; limit due to hold check                        ;
+-------------+-----------------+--------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[0]         ; -9.520 ; -172.894      ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; -4.853 ; -38.662       ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; -1.013 ; -3.694        ;
; vga_ctrl:u3|h_cnt[4]                                   ; 0.063  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; vga_ctrl:u3|h_cnt[4]                                   ; -3.124 ; -45.308       ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; -0.218 ; -0.218        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; 0.090  ; 0.000         ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.516  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; -1.487 ; -11.896       ;
; vga_ctrl:u3|h_cnt[4]                                   ; 0.276  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; 9.701  ; 0.000         ;
; board_clk                                              ; 9.934  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; 19.708 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                ; Launch Clock         ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+
; -9.520 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.881      ;
; -9.519 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.880      ;
; -9.517 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.878      ;
; -9.515 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.876      ;
; -9.514 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.875      ;
; -9.511 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.872      ;
; -9.510 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.871      ;
; -9.507 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.868      ;
; -9.506 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.090     ; 3.867      ;
; -9.400 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.762      ;
; -9.399 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.761      ;
; -9.397 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.759      ;
; -9.396 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.758      ;
; -9.395 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.757      ;
; -9.393 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.755      ;
; -9.392 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.754      ;
; -9.390 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.752      ;
; -9.389 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.751      ;
; -9.348 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.883      ;
; -9.347 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.882      ;
; -9.345 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.880      ;
; -9.343 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.878      ;
; -9.342 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.877      ;
; -9.339 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.874      ;
; -9.338 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.873      ;
; -9.335 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.870      ;
; -9.334 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.869      ;
; -9.209 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.787      ;
; -9.206 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.784      ;
; -9.204 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.782      ;
; -9.203 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.781      ;
; -9.203 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.781      ;
; -9.201 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.779      ;
; -9.146 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.723      ;
; -9.146 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.723      ;
; -9.144 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.721      ;
; -9.143 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.720      ;
; -9.141 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.718      ;
; -9.140 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.717      ;
; -9.139 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.716      ;
; -9.137 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.714      ;
; -9.136 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.874     ; 3.713      ;
; -9.113 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.648      ;
; -9.112 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.647      ;
; -9.110 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.645      ;
; -9.108 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.643      ;
; -9.107 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.642      ;
; -9.104 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.639      ;
; -9.103 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.638      ;
; -9.100 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.635      ;
; -9.099 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.916     ; 3.634      ;
; -9.062 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.872     ; 3.641      ;
; -9.059 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.872     ; 3.638      ;
; -9.057 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.872     ; 3.636      ;
; -9.056 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.872     ; 3.635      ;
; -9.056 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.872     ; 3.635      ;
; -9.054 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.872     ; 3.633      ;
; -9.039 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.401      ;
; -9.035 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.397      ;
; -9.032 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.394      ;
; -9.032 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.394      ;
; -9.031 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.393      ;
; -9.030 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.089     ; 3.392      ;
; -8.999 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.577      ;
; -8.999 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.577      ;
; -8.997 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.575      ;
; -8.996 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.574      ;
; -8.994 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.572      ;
; -8.993 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.571      ;
; -8.992 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.570      ;
; -8.990 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.568      ;
; -8.989 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.873     ; 3.567      ;
; -8.958 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.088     ; 3.321      ;
; -8.955 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.088     ; 3.318      ;
; -8.953 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.088     ; 3.316      ;
; -8.952 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.088     ; 3.315      ;
; -8.952 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.088     ; 3.315      ;
; -8.950 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.088     ; 3.313      ;
; -8.937 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.471      ;
; -8.936 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.470      ;
; -8.934 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.468      ;
; -8.932 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.466      ;
; -8.931 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.465      ;
; -8.928 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.462      ;
; -8.927 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.461      ;
; -8.924 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.458      ;
; -8.923 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.917     ; 3.457      ;
; -8.888 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.915     ; 3.424      ;
; -8.885 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.915     ; 3.421      ;
; -8.883 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.919     ; 3.415      ;
; -8.883 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.915     ; 3.419      ;
; -8.882 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.919     ; 3.414      ;
; -8.882 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.915     ; 3.418      ;
; -8.882 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.915     ; 3.418      ;
; -8.880 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.919     ; 3.412      ;
; -8.880 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.915     ; 3.416      ;
; -8.879 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.919     ; 3.411      ;
; -8.878 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.919     ; 3.410      ;
; -8.876 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.919     ; 3.408      ;
; -8.875 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.919     ; 3.407      ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.853 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.988     ; 3.816      ;
; -4.844 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.988     ; 3.807      ;
; -4.837 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.430     ; 3.358      ;
; -4.819 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.838      ;
; -4.818 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.837      ;
; -4.814 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.833      ;
; -4.810 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.455     ; 3.306      ;
; -4.806 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.825      ;
; -4.806 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.825      ;
; -4.805 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.824      ;
; -4.801 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.820      ;
; -4.796 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.815      ;
; -4.796 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.815      ;
; -4.793 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.812      ;
; -4.783 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.802      ;
; -4.783 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.802      ;
; -4.753 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.013     ; 3.691      ;
; -4.711 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.705      ;
; -4.710 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.704      ;
; -4.706 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.700      ;
; -4.698 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.692      ;
; -4.688 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.682      ;
; -4.688 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.682      ;
; -4.650 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.988     ; 3.613      ;
; -4.635 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.013     ; 3.573      ;
; -4.634 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.988     ; 3.597      ;
; -4.618 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.637      ;
; -4.617 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.636      ;
; -4.613 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.632      ;
; -4.605 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.624      ;
; -4.603 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.597      ;
; -4.602 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.596      ;
; -4.598 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.592      ;
; -4.595 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.614      ;
; -4.595 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.614      ;
; -4.590 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.584      ;
; -4.580 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.574      ;
; -4.580 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.957     ; 3.574      ;
; -4.579 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.598      ;
; -4.578 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.597      ;
; -4.574 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.593      ;
; -4.566 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.585      ;
; -4.556 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.575      ;
; -4.556 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.575      ;
; -4.510 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.988     ; 3.473      ;
; -4.441 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.460      ;
; -4.440 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.459      ;
; -4.436 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.455      ;
; -4.428 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.447      ;
; -4.425 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.444      ;
; -4.418 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.437      ;
; -4.268 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.988     ; 3.231      ;
; -4.236 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.255      ;
; -4.235 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.254      ;
; -4.231 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.250      ;
; -4.223 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.242      ;
; -4.213 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.232      ;
; -4.213 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.932     ; 3.232      ;
; -4.198 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.430     ; 2.719      ;
; -4.153 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.455     ; 2.649      ;
; -4.133 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.430     ; 2.654      ;
; -4.119 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.430     ; 2.640      ;
; -3.877 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.430     ; 2.398      ;
; -3.717 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.430     ; 2.238      ;
; -0.123 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.017     ; 0.818      ;
; 0.337  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.017     ; 0.858      ;
; 9.596  ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.296     ;
; 9.603  ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.322     ;
; 9.618  ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.274     ;
; 9.625  ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.300     ;
; 9.709  ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.216     ;
; 9.715  ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.177     ;
; 9.722  ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.203     ;
; 9.731  ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.194     ;
; 9.737  ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.155     ;
; 9.742  ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.150     ;
; 9.744  ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.181     ;
; 9.764  ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.128     ;
; 9.828  ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.097     ;
; 9.834  ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.058     ;
; 9.850  ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.075     ;
; 9.856  ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.036     ;
; 9.861  ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.031     ;
; 9.883  ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 10.009     ;
; 9.922  ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.970      ;
; 9.944  ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.948      ;
; 9.953  ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.939      ;
; 9.975  ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.917      ;
; 10.027 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.865      ;
; 10.041 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.851      ;
; 10.049 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.843      ;
; 10.063 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.829      ;
; 10.065 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.827      ;
; 10.087 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.805      ;
; 10.146 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.746      ;
; 10.168 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.724      ;
; 10.181 ; uart_rx:u1|bit_cnt[8]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.711      ;
; 10.184 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.708      ;
; 10.203 ; uart_rx:u1|bit_cnt[8]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.689      ;
; 10.206 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 9.686      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.013 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.106     ; 1.908      ;
; -0.923 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.843      ;
; -0.914 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.834      ;
; -0.893 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.057     ; 1.837      ;
; -0.713 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.082     ; 1.632      ;
; -0.704 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.624      ;
; -0.631 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.106     ; 1.526      ;
; -0.580 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.500      ;
; -0.531 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.106     ; 1.426      ;
; -0.431 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.351      ;
; -0.288 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.208      ;
; -0.185 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.105      ;
; -0.183 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.103      ;
; -0.176 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 1.096      ;
; 0.017  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.081     ; 0.903      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_ctrl:u3|h_cnt[4]'                                                                                                                  ;
+-------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                   ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; 0.063 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.960      ;
; 0.108 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.565      ; 4.883      ;
; 0.120 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 5.043      ;
; 0.139 ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.818      ;
; 0.144 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.604      ; 4.868      ;
; 0.153 ; vga_ctrl:u3|v_cnt[9] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.804      ;
; 0.177 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.847      ;
; 0.185 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.772      ;
; 0.187 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.720      ; 4.792      ;
; 0.187 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.837      ;
; 0.204 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.819      ;
; 0.208 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.567      ; 4.773      ;
; 0.214 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 4.764      ;
; 0.214 ; vga_ctrl:u3|h_cnt[9] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 4.949      ;
; 0.241 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.782      ;
; 0.262 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.565      ; 4.729      ;
; 0.263 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.554      ; 4.901      ;
; 0.275 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.604      ; 4.739      ;
; 0.286 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 4.877      ;
; 0.288 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.604      ; 4.726      ;
; 0.310 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 4.681      ;
; 0.312 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.567      ; 4.874      ;
; 0.318 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.706      ;
; 0.326 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.631      ;
; 0.326 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.554      ; 4.838      ;
; 0.327 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.630      ;
; 0.331 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.693      ;
; 0.331 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.626      ;
; 0.342 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.615      ;
; 0.363 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.594      ;
; 0.382 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.641      ;
; 0.395 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.628      ;
; 0.410 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.552      ; 4.567      ;
; 0.417 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.567      ; 4.564      ;
; 0.448 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.565      ; 4.712      ;
; 0.451 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.565      ; 4.709      ;
; 0.453 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.605      ; 4.756      ;
; 0.453 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 4.538      ;
; 0.456 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 4.535      ;
; 0.463 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.604      ; 4.549      ;
; 0.476 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.604      ; 4.536      ;
; 0.489 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.605      ; 4.720      ;
; 0.492 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 6.116      ; 5.235      ;
; 0.495 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.565      ; 4.665      ;
; 0.499 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.605      ; 4.710      ;
; 0.500 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 4.491      ;
; 0.504 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.453      ;
; 0.517 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.858      ;
; 0.517 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.532      ; 4.440      ;
; 0.518 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 4.462      ;
; 0.521 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.854      ;
; 0.553 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.822      ;
; 0.559 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.773      ; 4.831      ;
; 0.563 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.812      ;
; 0.571 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.567      ; 4.410      ;
; 0.574 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.567      ; 4.407      ;
; 0.609 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.771      ; 4.775      ;
; 0.619 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.605      ; 4.590      ;
; 0.630 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.605      ; 4.579      ;
; 0.643 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.380      ;
; 0.643 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.605      ; 4.566      ;
; 0.674 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.552      ; 4.488      ;
; 0.683 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.692      ;
; 0.694 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.720      ; 4.296      ;
; 0.694 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.681      ;
; 0.700 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.773      ; 4.690      ;
; 0.701 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.773      ; 4.689      ;
; 0.707 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.668      ;
; 0.716 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.565      ; 4.275      ;
; 0.716 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.773      ; 4.674      ;
; 0.727 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.770      ; 4.655      ;
; 0.737 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.773      ; 4.653      ;
; 0.740 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.635      ;
; 0.740 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.770      ; 4.642      ;
; 0.760 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 4.218      ;
; 0.777 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.604      ; 4.235      ;
; 0.810 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 4.170      ;
; 0.824 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 6.116      ; 4.892      ;
; 0.826 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 4.337      ;
; 0.841 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.565      ; 4.319      ;
; 0.852 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.606      ; 4.172      ;
; 0.866 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.948      ; 5.033      ;
; 0.878 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.773      ; 4.512      ;
; 0.891 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.773      ; 4.499      ;
; 0.904 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.567      ; 4.282      ;
; 0.953 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 4.027      ;
; 0.956 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 4.024      ;
; 0.988 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.552      ; 3.989      ;
; 1.000 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 3.980      ;
; 1.002 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 1.000        ; 6.116      ; 5.225      ;
; 1.027 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 3.951      ;
; 1.035 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 4.128      ;
; 1.061 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[4] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.962      ; 4.656      ;
; 1.067 ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.772      ; 4.308      ;
; 1.067 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[8] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.948      ; 4.647      ;
; 1.141 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.770      ; 4.241      ;
; 1.160 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.773      ; 4.230      ;
; 1.189 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 3.974      ;
; 1.192 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.553      ; 3.971      ;
; 1.202 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.721      ; 3.778      ;
+-------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_ctrl:u3|h_cnt[4]'                                                                                                                    ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                   ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; -3.124 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 6.479      ; 3.616      ;
; -3.050 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[8] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 6.304      ; 3.515      ;
; -3.021 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 6.304      ; 3.544      ;
; -2.970 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[9] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 6.305      ; 3.596      ;
; -2.769 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.311      ;
; -2.763 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.317      ;
; -2.750 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.330      ;
; -2.748 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.157      ;
; -2.744 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.336      ; 3.162      ;
; -2.744 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.161      ;
; -2.738 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.336      ; 3.168      ;
; -2.714 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 6.479      ; 4.026      ;
; -2.687 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.393      ;
; -2.666 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.239      ;
; -2.663 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.479      ; 3.597      ;
; -2.662 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.336      ; 3.244      ;
; -2.661 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[8] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.304      ; 3.424      ;
; -2.632 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.304      ; 3.453      ;
; -2.590 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.315      ;
; -2.581 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[9] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.305      ; 3.505      ;
; -2.564 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.516      ;
; -2.558 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.347      ;
; -2.539 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.336      ; 3.367      ;
; -2.484 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.421      ;
; -2.483 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.597      ;
; -2.478 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.427      ;
; -2.470 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.509      ; 3.609      ;
; -2.462 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.443      ;
; -2.458 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.336      ; 3.448      ;
; -2.450 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.564      ; 3.684      ;
; -2.439 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.334      ; 3.465      ;
; -2.437 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[4] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 6.318      ; 4.142      ;
; -2.426 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.479      ;
; -2.423 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.482      ;
; -2.419 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.336      ; 3.487      ;
; -2.418 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.389      ; 3.541      ;
; -2.410 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.334      ; 3.494      ;
; -2.402 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.503      ;
; -2.402 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.334      ; 3.502      ;
; -2.381 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.509      ; 3.698      ;
; -2.378 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.702      ;
; -2.374 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.561      ; 3.757      ;
; -2.372 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.708      ;
; -2.299 ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 3.834      ;
; -2.296 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.784      ;
; -2.273 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.561      ; 3.858      ;
; -2.255 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.561      ; 3.876      ;
; -2.253 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.479      ; 4.007      ;
; -2.242 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 3.891      ;
; -2.241 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.564      ; 3.893      ;
; -2.227 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.564      ; 3.907      ;
; -2.224 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 3.909      ;
; -2.220 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.390      ; 3.740      ;
; -2.200 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.388      ; 3.758      ;
; -2.198 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.707      ;
; -2.188 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.348      ; 3.730      ;
; -2.184 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 3.949      ;
; -2.173 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 3.960      ;
; -2.172 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.564      ; 3.962      ;
; -2.166 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 3.967      ;
; -2.161 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.564      ; 3.973      ;
; -2.155 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.389      ; 3.804      ;
; -2.154 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.564      ; 3.980      ;
; -2.151 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 3.982      ;
; -2.137 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.389      ; 3.822      ;
; -2.123 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.349      ; 3.796      ;
; -2.117 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 4.016      ;
; -2.105 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.564      ; 4.029      ;
; -2.101 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.349      ; 3.818      ;
; -2.095 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.349      ; 3.824      ;
; -2.093 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.391      ; 3.868      ;
; -2.092 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.510      ; 3.988      ;
; -2.087 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.335      ; 3.818      ;
; -2.086 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.389      ; 3.873      ;
; -2.079 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.389      ; 3.880      ;
; -2.065 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.347      ; 3.852      ;
; -2.037 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.563      ; 4.096      ;
; -2.030 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.389      ; 3.929      ;
; -2.030 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.347      ; 3.887      ;
; -2.025 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.564      ; 4.109      ;
; -2.024 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.347      ; 3.893      ;
; -2.019 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.349      ; 3.900      ;
; -2.010 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[4] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.318      ; 4.089      ;
; -1.984 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.313      ; 3.899      ;
; -1.983 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.390      ; 3.977      ;
; -1.976 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.388      ; 3.982      ;
; -1.970 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.313      ; 3.913      ;
; -1.965 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.390      ; 3.995      ;
; -1.962 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.388      ; 3.996      ;
; -1.950 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.389      ; 4.009      ;
; -1.948 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.347      ; 3.969      ;
; -1.915 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.313      ; 3.968      ;
; -1.911 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.391      ; 4.050      ;
; -1.907 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.390      ; 4.053      ;
; -1.904 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.313      ; 3.979      ;
; -1.897 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.313      ; 3.986      ;
; -1.897 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.391      ; 4.064      ;
; -1.893 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.349      ; 4.026      ;
; -1.882 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.313      ; 4.001      ;
; -1.866 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 6.348      ; 4.052      ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                  ; Launch Clock                                           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.218 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                             ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                                                                   ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 0.764      ;
; 0.264  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                             ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                                                                   ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.409      ; 0.746      ;
; 0.435  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.162      ;
; 0.443  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.170      ;
; 0.444  ; sobel_algorithm:u2|din_1[5]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.179      ;
; 0.445  ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[0]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[0]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.758      ;
; 0.447  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.174      ;
; 0.447  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.174      ;
; 0.449  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.176      ;
; 0.452  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full           ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:u1|rx_data[2]                                                                                                                              ; uart_rx:u1|rx_data[2]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:u1|rx_data[3]                                                                                                                              ; uart_rx:u1|rx_data[3]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:u1|rx_data[6]                                                                                                                              ; uart_rx:u1|rx_data[6]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_rx:u1|rx_data[7]                                                                                                                              ; uart_rx:u1|rx_data[7]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_tx:u5|tx                                                                                                                                      ; uart_tx:u5|tx                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_tx:u5|work_en                                                                                                                                 ; uart_tx:u5|work_en                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_tx:u5|bit_cnt[1]                                                                                                                              ; uart_tx:u5|bit_cnt[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_tx:u5|bit_cnt[2]                                                                                                                              ; uart_tx:u5|bit_cnt[2]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_tx:u5|bit_cnt[3]                                                                                                                              ; uart_tx:u5|bit_cnt[3]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; uart_tx:u5|bit_cnt[0]                                                                                                                              ; uart_tx:u5|bit_cnt[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sobel_algorithm:u2|gxy[0]                                                                                                                          ; sobel_algorithm:u2|gxy[0]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; uart_rx:u1|rx_data[1]                                                                                                                              ; uart_rx:u1|rx_data[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:u1|rx_data[4]                                                                                                                              ; uart_rx:u1|rx_data[4]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:u1|rx_data[5]                                                                                                                              ; uart_rx:u1|rx_data[5]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:u1|rx_data[0]                                                                                                                              ; uart_rx:u1|rx_data[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|row_cnt[5]                                                                                                                      ; sobel_algorithm:u2|row_cnt[5]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|row_cnt[0]                                                                                                                      ; sobel_algorithm:u2|row_cnt[0]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|row_cnt[6]                                                                                                                      ; sobel_algorithm:u2|row_cnt[6]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|row_cnt[7]                                                                                                                      ; sobel_algorithm:u2|row_cnt[7]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|row_cnt[1]                                                                                                                      ; sobel_algorithm:u2|row_cnt[1]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|row_cnt[4]                                                                                                                      ; sobel_algorithm:u2|row_cnt[4]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|row_cnt[2]                                                                                                                      ; sobel_algorithm:u2|row_cnt[2]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|row_cnt[3]                                                                                                                      ; sobel_algorithm:u2|row_cnt[3]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:u1|work_en                                                                                                                                 ; uart_rx:u1|work_en                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; dynamic_scanning_display:u6|hc595_ctrl:u3|stcp                                                                                                     ; dynamic_scanning_display:u6|hc595_ctrl:u3|stcp                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; dynamic_scanning_display:u6|hc595_ctrl:u3|shcp                                                                                                     ; dynamic_scanning_display:u6|hc595_ctrl:u3|shcp                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds                                                                                                       ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[1]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[1]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[3]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[3]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[2]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[2]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[0]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[0]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[1]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[1]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sobel_algorithm:u2|data_out[7]                                                                                                                     ; sobel_algorithm:u2|data_out[7]                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.181      ;
; 0.454  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.458  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.185      ;
; 0.458  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.185      ;
; 0.459  ; vga_pic:u4|wr_addr[5]                                                                                                                              ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6~porta_address_reg0                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.194      ;
; 0.461  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.188      ;
; 0.463  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.190      ;
; 0.473  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6~porta_address_reg0                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.208      ;
; 0.477  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.204      ;
; 0.478  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.205      ;
; 0.482  ; sobel_algorithm:u2|din_1[1]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.217      ;
; 0.482  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.209      ;
; 0.497  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.224      ;
; 0.500  ; sobel_algorithm:u2|data_in_reg[4]                                                                                                                  ; sobel_algorithm:u2|c_3[4]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sobel_algorithm:u2|dout_2_reg[3]                                                                                                                   ; sobel_algorithm:u2|b_3[3]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; sobel_algorithm:u2|data_in_reg[3]                                                                                                                  ; sobel_algorithm:u2|c_3[3]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; uart_rx:u1|rx_data[1]                                                                                                                              ; uart_rx:u1|para_out[1]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; uart_rx:u1|rx_data[3]                                                                                                                              ; uart_rx:u1|para_out[3]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; uart_rx:u1|rx_data[5]                                                                                                                              ; uart_rx:u1|para_out[5]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sobel_algorithm:u2|key_filter:key2|cnt_20ms[0]                                                                                                     ; sobel_algorithm:u2|key_filter:key2|key_flag                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; sobel_algorithm:u2|key_filter:key1|cnt_20ms[0]                                                                                                     ; sobel_algorithm:u2|key_filter:key1|key_flag                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501  ; sobel_algorithm:u2|a_2[7]                                                                                                                          ; sobel_algorithm:u2|a_1[7]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; sobel_algorithm:u2|dout_2_reg[4]                                                                                                                   ; sobel_algorithm:u2|b_3[4]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; sobel_algorithm:u2|dout_2_reg[1]                                                                                                                   ; sobel_algorithm:u2|b_3[1]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; uart_rx:u1|rx_data[6]                                                                                                                              ; uart_rx:u1|para_out[6]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; uart_rx:u1|rx_data[7]                                                                                                                              ; uart_rx:u1|para_out[7]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502  ; sobel_algorithm:u2|dout_2_reg[5]                                                                                                                   ; sobel_algorithm:u2|b_3[5]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502  ; uart_rx:u1|rx_data[4]                                                                                                                              ; uart_rx:u1|para_out[4]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502  ; uart_rx:u1|rx_reg1                                                                                                                                 ; uart_rx:u1|rx_reg2                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503  ; uart_rx:u1|rx_data[0]                                                                                                                              ; uart_rx:u1|para_out[0]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504  ; sobel_algorithm:u2|dout_2_reg[7]                                                                                                                   ; sobel_algorithm:u2|b_3[7]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504  ; sobel_algorithm:u2|din_1[2]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.239      ;
; 0.506  ; sobel_algorithm:u2|c_2[1]                                                                                                                          ; sobel_algorithm:u2|c_1[1]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.800      ;
; 0.506  ; sobel_algorithm:u2|din_1[4]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.241      ;
; 0.508  ; sobel_algorithm:u2|b_3[6]                                                                                                                          ; sobel_algorithm:u2|b_2[6]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.514  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.164      ;
; 0.515  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.165      ;
; 0.515  ; vga_pic:u4|wr_addr[7]                                                                                                                              ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.253      ;
; 0.518  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.168      ;
; 0.526  ; sobel_algorithm:u2|a_2[2]                                                                                                                          ; sobel_algorithm:u2|a_1[2]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.532  ; sobel_algorithm:u2|din_1[3]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.267      ;
; 0.532  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.182      ;
; 0.535  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 1.261      ;
; 0.536  ; sobel_algorithm:u2|rd_en_reg                                                                                                                       ; sobel_algorithm:u2|rd_en_reg1                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.829      ;
; 0.537  ; sobel_algorithm:u2|din_1[7]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.272      ;
; 0.537  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.187      ;
; 0.541  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.834      ;
; 0.545  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|start_flag                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.838      ;
; 0.545  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.838      ;
; 0.546  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[4]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.839      ;
; 0.546  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[5]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.839      ;
; 0.554  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.204      ;
; 0.564  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.214      ;
; 0.565  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.215      ;
; 0.577  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.305      ;
; 0.584  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.234      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.090 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.058      ;
; 0.433 ; vga_pic:u4|rd_addr[12]                                                                               ; vga_pic:u4|rd_addr[12]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[0]                                                                                ; vga_pic:u4|rd_addr[0]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[1]                                                                                ; vga_pic:u4|rd_addr[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[2]                                                                                ; vga_pic:u4|rd_addr[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[3]                                                                                ; vga_pic:u4|rd_addr[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[4]                                                                                ; vga_pic:u4|rd_addr[4]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[5]                                                                                ; vga_pic:u4|rd_addr[5]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[6]                                                                                ; vga_pic:u4|rd_addr[6]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[7]                                                                                ; vga_pic:u4|rd_addr[7]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[8]                                                                                ; vga_pic:u4|rd_addr[8]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[9]                                                                                ; vga_pic:u4|rd_addr[9]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[10]                                                                               ; vga_pic:u4|rd_addr[10]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[11]                                                                               ; vga_pic:u4|rd_addr[11]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[13]                                                                               ; vga_pic:u4|rd_addr[13]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; vga_pic:u4|rd_addr[14]                                                                               ; vga_pic:u4|rd_addr[14]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[2]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[9]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[3]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[6]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[7]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:u3|v_cnt[8]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.460 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.428      ;
; 0.591 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.559      ;
; 0.624 ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|address_reg_b[0] ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.033      ;
; 0.643 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.395      ; 1.111      ;
; 1.006 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.975      ;
; 1.020 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.989      ;
; 1.101 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.395      ; 1.569      ;
; 1.110 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.395      ; 1.578      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.147 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.117      ;
; 1.159 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.128      ;
; 1.198 ; vga_ctrl:u3|h_cnt[7]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.491      ;
; 1.215 ; vga_ctrl:u3|h_cnt[6]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.508      ;
; 1.351 ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.644      ;
; 1.381 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.673      ;
; 1.394 ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.687      ;
; 1.457 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.749      ;
; 1.491 ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.784      ;
; 1.501 ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|address_reg_b[1] ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.893      ;
; 1.508 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.801      ;
; 1.513 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.396      ; 1.982      ;
; 1.514 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.396      ; 1.983      ;
; 1.534 ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.827      ;
; 1.548 ; vga_ctrl:u3|h_cnt[6]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.841      ;
; 1.569 ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.862      ;
; 1.583 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.876      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.584 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.397      ; 2.054      ;
; 1.589 ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.882      ;
; 1.628 ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.921      ;
; 1.632 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.925      ;
; 1.645 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.396      ; 2.114      ;
; 1.648 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.941      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.702 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.996      ;
; 1.750 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.043      ;
; 1.756 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.049      ;
; 1.763 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.056      ;
; 1.815 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.109      ;
; 1.815 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.109      ;
; 1.821 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.114      ;
; 1.834 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.128      ;
; 1.835 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.129      ;
; 1.896 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.189      ;
; 1.905 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.200      ;
; 1.905 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.200      ;
; 1.905 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.200      ;
; 1.905 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.200      ;
; 1.905 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.200      ;
; 1.905 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.200      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.516 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 0.809      ;
; 0.659 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 0.952      ;
; 0.706 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 0.999      ;
; 0.799 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 1.092      ;
; 0.931 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 1.224      ;
; 1.055 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 1.348      ;
; 1.069 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.057      ; 1.338      ;
; 1.128 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.057      ; 1.397      ;
; 1.187 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 1.480      ;
; 1.277 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.082      ; 1.571      ;
; 1.369 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.106      ; 1.687      ;
; 1.404 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 1.697      ;
; 1.416 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.081      ; 1.709      ;
; 1.498 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.057      ; 1.767      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[0]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[3]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[4]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[5]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[6]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[7]|clk                                   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[1]|clk                                   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[2]|clk                                   ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|inclk[0]                      ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk|q                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk|q                                     ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|inclk[0]                      ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|outclk                        ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[1]|clk                                   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[2]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[0]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[3]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[4]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[5]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[6]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[7]|clk                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga_ctrl:u3|h_cnt[4]'                                                           ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+
; 0.276 ; 0.276        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[9]         ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[3]         ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[1]         ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[2]         ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[4]         ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[6]         ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[8]         ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[9]         ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[1]         ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[3]         ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[4]         ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[5]         ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[6]         ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|inclk[0] ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|outclk   ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[9]|datad            ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[5]         ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[7]         ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[3]|datad            ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[1]|datad            ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[2]|datad            ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[4]|datad            ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[6]|datad            ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[8]|datad            ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[9]|datad            ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[0]         ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[2]         ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[7]         ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[8]         ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[1]|datad            ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[3]|datad            ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[4]|datad            ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[5]|datad            ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[6]|datad            ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[5]|datac            ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[7]|datac            ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[0]|datac            ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[2]|datac            ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[7]|datac            ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[8]|datac            ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|datab           ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|combout         ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|combout         ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|dataa           ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|combout         ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|combout         ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|datad           ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|h_cnt[4]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|h_cnt[4]|q                ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|datab           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|datad           ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|combout         ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|combout         ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|dataa           ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|combout         ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|combout         ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|datab           ;
; 0.659 ; 0.659        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[7]|datac            ;
; 0.659 ; 0.659        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[8]|datac            ;
; 0.660 ; 0.660        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[0]|datac            ;
; 0.660 ; 0.660        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[2]|datac            ;
; 0.666 ; 0.666        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[5]|datac            ;
; 0.666 ; 0.666        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[7]|datac            ;
; 0.669 ; 0.669        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[4]|datad            ;
; 0.669 ; 0.669        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[6]|datad            ;
; 0.670 ; 0.670        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[1]|datad            ;
; 0.670 ; 0.670        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[3]|datad            ;
; 0.670 ; 0.670        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[5]|datad            ;
; 0.671 ; 0.671        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[7]         ;
; 0.671 ; 0.671        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[8]         ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[1]|datad            ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[4]|datad            ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[9]|datad            ;
; 0.672 ; 0.672        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[0]         ;
; 0.672 ; 0.672        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[2]         ;
; 0.673 ; 0.673        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[2]|datad            ;
; 0.673 ; 0.673        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[3]|datad            ;
; 0.673 ; 0.673        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[6]|datad            ;
; 0.673 ; 0.673        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[8]|datad            ;
; 0.674 ; 0.674        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[5]         ;
; 0.674 ; 0.674        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[7]         ;
; 0.677 ; 0.677        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[9]|datad            ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|inclk[0] ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|outclk   ;
; 0.706 ; 0.706        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[4]         ;
; 0.706 ; 0.706        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[6]         ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[1]         ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[3]         ;
; 0.707 ; 0.707        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[5]         ;
; 0.709 ; 0.709        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[1]         ;
; 0.709 ; 0.709        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[4]         ;
; 0.709 ; 0.709        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[9]         ;
; 0.710 ; 0.710        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[2]         ;
; 0.710 ; 0.710        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[3]         ;
; 0.710 ; 0.710        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[6]         ;
; 0.710 ; 0.710        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[8]         ;
; 0.714 ; 0.714        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[9]         ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]                                                                                                 ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[0]                                                                                               ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|out_flag                                                                                                                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[11]                                                                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[0]                                                                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[1]                                                                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[2]                                                                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[5]                                                                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[6]                                                                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[7]                                                                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[0]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[1]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[2]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[3]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[4]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[5]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[6]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[7]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|para_out[2]                                                                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|para_out[3]                                                                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|para_out[6]                                                                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|para_out[7]                                                                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|rx_data[2]                                                                                                                              ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|rx_data[3]                                                                                                                              ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|rx_data[6]                                                                                                                              ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|rx_data[7]                                                                                                                              ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:u1|valid_flag                                                                                                                              ;
; 9.721 ; 9.956        ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a3~portb_address_reg0                                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_1[0]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_1[1]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_1[3]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_1[5]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_2[0]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_2[5]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[0]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[1]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[2]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[3]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[4]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[5]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[6]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[7]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[0]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[1]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[2]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[3]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[4]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[5]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[6]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[7]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[0]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[1]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[2]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[3]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[4]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[5]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[6]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[7]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|compare_flag                                                                                                                    ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[3]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[4]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_2_reg[6]                                                                                                                   ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gxy[1]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gxy[2]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gxy[3]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gxy[4]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gxy[5]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gxy[6]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gxy[7]                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gxy_flag                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gy[0]                                                                                                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gy[1]                                                                                                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gy[2]                                                                                                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|gy[3]                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'board_clk'                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; board_clk~input|o                                        ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; board_clk~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; board_clk~input|i                                        ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; board_clk~input|o                                        ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; board_clk ; Rise       ; board_clk                                                ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[0]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[10]                                                                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[11]                                                                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[12]                                                                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[13]                                                                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[14]                                                                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[1]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[2]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[3]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[4]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[5]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[6]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[7]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[8]                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[9]                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|pic_valid                                                                                     ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[1] ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[0]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[1]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[2]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[3]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[5]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[8]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[9]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[0]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[1]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[2]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[3]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[4]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[5]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[6]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[7]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[8]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[9]                                                                                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[0] ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[4]                                                                                     ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[6]                                                                                     ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[7]                                                                                     ;
; 19.739 ; 19.974       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a3         ;
; 19.740 ; 19.975       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10        ;
; 19.740 ; 19.975       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a12        ;
; 19.740 ; 19.975       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20        ;
; 19.740 ; 19.975       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a26        ;
; 19.741 ; 19.976       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11        ;
; 19.741 ; 19.976       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13        ;
; 19.741 ; 19.976       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19        ;
; 19.742 ; 19.977       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14        ;
; 19.742 ; 19.977       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25        ;
; 19.742 ; 19.977       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7         ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0         ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15        ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16        ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18        ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21        ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a27        ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a31        ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5         ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6         ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1         ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2         ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22        ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a28        ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a4         ;
; 19.744 ; 19.979       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a8         ;
; 19.745 ; 19.980       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a23        ;
; 19.745 ; 19.980       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30        ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17        ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a24        ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29        ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a9         ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a9         ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17        ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a23        ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a24        ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29        ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30        ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0         ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15        ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18        ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2         ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22        ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a27        ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a28        ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1         ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14        ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16        ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21        ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a31        ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a4         ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6         ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a8         ;
; 19.787 ; 20.022       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13        ;
; 19.787 ; 20.022       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25        ;
; 19.787 ; 20.022       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5         ;
; 19.787 ; 20.022       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7         ;
; 19.788 ; 20.023       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19        ;
; 19.789 ; 20.024       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10        ;
; 19.789 ; 20.024       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11        ;
; 19.789 ; 20.024       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20        ;
; 19.789 ; 20.024       ; 0.235          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a26        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; rx        ; board_clk  ; 5.338 ; 5.684 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_0       ; board_clk  ; 3.691 ; 3.761 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_1       ; board_clk  ; 3.641 ; 3.690 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; rx        ; board_clk  ; -4.502 ; -4.846 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_0       ; board_clk  ; -2.244 ; -2.442 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_1       ; board_clk  ; -2.054 ; -2.181 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+----------------+----------------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+----------------------+--------+--------+------------+------------------------------------------------+
; hsync          ; board_clk            ; 6.418  ; 6.619  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blk        ; board_clk            ; 8.519  ; 8.192  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blue[*]    ; board_clk            ; 10.183 ; 9.820  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[3]   ; board_clk            ; 10.015 ; 9.721  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[4]   ; board_clk            ; 10.183 ; 9.820  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_green[*]   ; board_clk            ; 10.431 ; 10.042 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[3]  ; board_clk            ; 10.259 ; 9.888  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[4]  ; board_clk            ; 10.431 ; 10.042 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[5]  ; board_clk            ; 10.271 ; 9.893  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_red[*]     ; board_clk            ; 10.217 ; 9.846  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[2]    ; board_clk            ; 10.175 ; 9.801  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[3]    ; board_clk            ; 9.876  ; 9.566  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[4]    ; board_clk            ; 10.217 ; 9.846  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ; 3.110  ;        ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vsync          ; board_clk            ; 8.212  ; 7.887  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ;        ; 3.059  ; Fall       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; ds             ; board_clk            ; 5.487  ; 5.292  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; shcp           ; board_clk            ; 5.237  ; 5.082  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; stcp           ; board_clk            ; 5.346  ; 5.236  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; tx             ; board_clk            ; 5.411  ; 5.473  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 8.083  ; 7.854  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 9.747  ; 9.482  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 9.579  ; 9.383  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 9.747  ; 9.482  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 9.995  ; 9.704  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 9.823  ; 9.550  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 9.995  ; 9.704  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 9.835  ; 9.555  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 9.781  ; 9.508  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 9.739  ; 9.463  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 9.138  ; 8.922  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 9.781  ; 9.508  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 8.214  ; 7.802  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 9.878  ; 9.430  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 9.710  ; 9.331  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 9.878  ; 9.430  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 10.126 ; 9.652  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 9.954  ; 9.498  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 10.126 ; 9.652  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 9.966  ; 9.503  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 9.912  ; 9.456  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 9.870  ; 9.411  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 9.269  ; 8.870  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 9.912  ; 9.456  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
+----------------+----------------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; hsync          ; board_clk            ; 5.280 ; 5.487 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blk        ; board_clk            ; 5.660 ; 5.365 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blue[*]    ; board_clk            ; 6.171 ; 5.936 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[3]   ; board_clk            ; 6.244 ; 6.086 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[4]   ; board_clk            ; 6.171 ; 5.936 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_green[*]   ; board_clk            ; 5.931 ; 5.691 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[3]  ; board_clk            ; 6.146 ; 5.968 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[4]  ; board_clk            ; 5.931 ; 5.691 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[5]  ; board_clk            ; 6.251 ; 6.001 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_red[*]     ; board_clk            ; 5.676 ; 5.449 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[2]    ; board_clk            ; 5.676 ; 5.449 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[3]    ; board_clk            ; 6.254 ; 5.987 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[4]    ; board_clk            ; 5.728 ; 5.504 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ; 2.613 ;       ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vsync          ; board_clk            ; 5.905 ; 5.764 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ;       ; 2.564 ; Fall       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; ds             ; board_clk            ; 4.888 ; 4.699 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; shcp           ; board_clk            ; 4.650 ; 4.499 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; stcp           ; board_clk            ; 4.754 ; 4.646 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; tx             ; board_clk            ; 4.814 ; 4.876 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 7.671 ; 7.446 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 9.029 ; 8.834 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 9.029 ; 8.834 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 9.185 ; 8.924 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 9.262 ; 8.992 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 9.262 ; 8.992 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 9.420 ; 9.116 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 9.271 ; 8.994 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 8.604 ; 8.390 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 9.174 ; 8.886 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 8.604 ; 8.390 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 9.216 ; 8.928 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 7.801 ; 7.401 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 9.159 ; 8.789 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 9.159 ; 8.789 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 9.315 ; 8.879 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 9.392 ; 8.947 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 9.392 ; 8.947 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 9.550 ; 9.071 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 9.401 ; 8.949 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 8.734 ; 8.345 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 9.304 ; 8.841 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 8.734 ; 8.345 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 9.346 ; 8.883 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                       ;
+-------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                             ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------+------------------------------------------------+
; 103.32 MHz  ; 103.32 MHz      ; u0|altpll_component|auto_generated|pll1|clk[1]         ;                                                ;
; 147.89 MHz  ; 147.89 MHz      ; u0|altpll_component|auto_generated|pll1|clk[0]         ;                                                ;
; 546.75 MHz  ; 402.09 MHz      ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; limit due to minimum period restriction (tmin) ;
; 1582.28 MHz ; 177.68 MHz      ; vga_ctrl:u3|h_cnt[4]                                   ; limit due to hold check                        ;
+-------------+-----------------+--------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[0]         ; -8.440 ; -150.893      ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; -4.300 ; -33.636       ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; -0.829 ; -2.790        ;
; vga_ctrl:u3|h_cnt[4]                                   ; -0.291 ; -1.848        ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; vga_ctrl:u3|h_cnt[4]                                   ; -2.824 ; -38.503       ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; -0.329 ; -0.329        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; -0.033 ; -0.033        ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.485  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; -1.487 ; -11.896       ;
; vga_ctrl:u3|h_cnt[4]                                   ; 0.008  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; 9.675  ; 0.000         ;
; board_clk                                              ; 9.943  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; 19.677 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                            ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                ; Launch Clock         ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+
; -8.440 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.586      ;
; -8.439 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.585      ;
; -8.436 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.582      ;
; -8.434 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.580      ;
; -8.433 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.579      ;
; -8.430 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.576      ;
; -8.429 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.575      ;
; -8.426 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.572      ;
; -8.425 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.306     ; 3.571      ;
; -8.398 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.545      ;
; -8.397 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.544      ;
; -8.395 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.542      ;
; -8.393 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.540      ;
; -8.392 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.539      ;
; -8.389 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.536      ;
; -8.389 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.536      ;
; -8.386 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.533      ;
; -8.385 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.305     ; 3.532      ;
; -8.330 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.636      ;
; -8.329 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.635      ;
; -8.327 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.633      ;
; -8.325 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.631      ;
; -8.324 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.630      ;
; -8.321 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.627      ;
; -8.321 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.627      ;
; -8.318 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.624      ;
; -8.317 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.623      ;
; -8.191 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.104     ; 3.539      ;
; -8.188 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.104     ; 3.536      ;
; -8.186 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.104     ; 3.534      ;
; -8.185 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.104     ; 3.533      ;
; -8.185 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.104     ; 3.533      ;
; -8.183 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.104     ; 3.531      ;
; -8.138 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.484      ;
; -8.137 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.483      ;
; -8.136 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.482      ;
; -8.135 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.481      ;
; -8.133 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.479      ;
; -8.132 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.478      ;
; -8.131 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.477      ;
; -8.129 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.475      ;
; -8.128 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.106     ; 3.474      ;
; -8.127 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.433      ;
; -8.126 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.432      ;
; -8.124 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.430      ;
; -8.122 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.428      ;
; -8.121 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.427      ;
; -8.118 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.424      ;
; -8.118 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.424      ;
; -8.115 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.421      ;
; -8.114 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.420      ;
; -8.065 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.103     ; 3.414      ;
; -8.062 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.103     ; 3.411      ;
; -8.060 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.103     ; 3.409      ;
; -8.059 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.103     ; 3.408      ;
; -8.059 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.103     ; 3.408      ;
; -8.057 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.103     ; 3.406      ;
; -8.012 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.359      ;
; -8.011 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.358      ;
; -8.010 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.357      ;
; -8.009 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.356      ;
; -8.007 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.354      ;
; -8.006 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.353      ;
; -8.005 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.352      ;
; -8.003 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.350      ;
; -8.002 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.105     ; 3.349      ;
; -7.990 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.304     ; 3.138      ;
; -7.986 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.304     ; 3.134      ;
; -7.984 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.304     ; 3.132      ;
; -7.983 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.304     ; 3.131      ;
; -7.983 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.304     ; 3.131      ;
; -7.981 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.304     ; 3.129      ;
; -7.969 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.303     ; 3.118      ;
; -7.966 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.303     ; 3.115      ;
; -7.964 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.303     ; 3.113      ;
; -7.963 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.303     ; 3.112      ;
; -7.963 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.303     ; 3.112      ;
; -7.961 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.303     ; 3.110      ;
; -7.911 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.217      ;
; -7.910 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.216      ;
; -7.908 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.214      ;
; -7.906 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.212      ;
; -7.905 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.148     ; 3.209      ;
; -7.905 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.211      ;
; -7.904 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.148     ; 3.208      ;
; -7.902 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.148     ; 3.206      ;
; -7.902 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.208      ;
; -7.902 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.208      ;
; -7.901 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.144     ; 3.209      ;
; -7.900 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.148     ; 3.204      ;
; -7.899 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.148     ; 3.203      ;
; -7.899 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.205      ;
; -7.898 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.146     ; 3.204      ;
; -7.898 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.144     ; 3.206      ;
; -7.896 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.148     ; 3.200      ;
; -7.896 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.148     ; 3.200      ;
; -7.896 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.144     ; 3.204      ;
; -7.895 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.144     ; 3.203      ;
; -7.895 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.144     ; 3.203      ;
; -7.893 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.148     ; 3.197      ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.300 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.078     ; 3.174      ;
; -4.285 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.673     ; 3.564      ;
; -4.280 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.101     ; 3.131      ;
; -4.275 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.673     ; 3.554      ;
; -4.236 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.696     ; 3.492      ;
; -4.198 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.540      ;
; -4.194 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.536      ;
; -4.191 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.533      ;
; -4.188 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.530      ;
; -4.184 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.526      ;
; -4.181 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.523      ;
; -4.172 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.514      ;
; -4.166 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.508      ;
; -4.162 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.504      ;
; -4.156 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.498      ;
; -4.130 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.472      ;
; -4.119 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.461      ;
; -4.100 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.673     ; 3.379      ;
; -4.093 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.412      ;
; -4.089 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.408      ;
; -4.086 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.405      ;
; -4.067 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.386      ;
; -4.066 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.385      ;
; -4.058 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.673     ; 3.337      ;
; -4.046 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.365      ;
; -4.024 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.696     ; 3.280      ;
; -4.013 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.355      ;
; -4.009 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.351      ;
; -4.006 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.348      ;
; -3.987 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.329      ;
; -3.986 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.328      ;
; -3.986 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.328      ;
; -3.984 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.303      ;
; -3.984 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.303      ;
; -3.983 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.673     ; 3.262      ;
; -3.981 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.323      ;
; -3.981 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.323      ;
; -3.979 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.298      ;
; -3.975 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.317      ;
; -3.973 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.292      ;
; -3.970 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.312      ;
; -3.968 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.287      ;
; -3.966 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.308      ;
; -3.964 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.633     ; 3.283      ;
; -3.944 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.286      ;
; -3.896 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.238      ;
; -3.892 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.234      ;
; -3.889 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.231      ;
; -3.870 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.212      ;
; -3.864 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.206      ;
; -3.827 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 3.169      ;
; -3.703 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.078     ; 2.577      ;
; -3.690 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.673     ; 2.969      ;
; -3.654 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.101     ; 2.505      ;
; -3.650 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 2.992      ;
; -3.650 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 2.992      ;
; -3.645 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 2.987      ;
; -3.639 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 2.981      ;
; -3.635 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.078     ; 2.509      ;
; -3.634 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 2.976      ;
; -3.630 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.610     ; 2.972      ;
; -3.578 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.078     ; 2.452      ;
; -3.384 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.078     ; 2.258      ;
; -3.224 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.078     ; 2.098      ;
; 0.068  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.112      ; 0.736      ;
; 0.534  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.112      ; 0.770      ;
; 10.321 ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 9.615      ;
; 10.347 ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 9.589      ;
; 10.379 ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.527      ;
; 10.405 ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.501      ;
; 10.435 ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 9.501      ;
; 10.439 ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.467      ;
; 10.461 ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 9.475      ;
; 10.465 ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.441      ;
; 10.473 ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 9.463      ;
; 10.493 ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.413      ;
; 10.499 ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 9.437      ;
; 10.515 ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.391      ;
; 10.519 ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.387      ;
; 10.541 ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.365      ;
; 10.553 ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.353      ;
; 10.579 ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.327      ;
; 10.587 ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 9.349      ;
; 10.613 ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 9.323      ;
; 10.629 ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.277      ;
; 10.655 ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.251      ;
; 10.660 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.246      ;
; 10.686 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.220      ;
; 10.728 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.178      ;
; 10.751 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.155      ;
; 10.754 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.152      ;
; 10.774 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.132      ;
; 10.777 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.129      ;
; 10.800 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.106      ;
; 10.820 ; uart_rx:u1|bit_cnt[8]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.086      ;
; 10.842 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.064      ;
; 10.846 ; uart_rx:u1|bit_cnt[8]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.060      ;
; 10.865 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.041      ;
; 10.868 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.038      ;
; 10.891 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 9.015      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.829 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.094     ; 1.737      ;
; -0.749 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.049     ; 1.702      ;
; -0.744 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 1.675      ;
; -0.734 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 1.665      ;
; -0.601 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.072     ; 1.531      ;
; -0.559 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 1.490      ;
; -0.461 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.094     ; 1.369      ;
; -0.442 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 1.373      ;
; -0.386 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.094     ; 1.294      ;
; -0.292 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 1.223      ;
; -0.160 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 1.091      ;
; -0.084 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 1.015      ;
; -0.081 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 1.012      ;
; -0.060 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 0.991      ;
; 0.117  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.071     ; 0.814      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_ctrl:u3|h_cnt[4]'                                                                                                                    ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                   ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; -0.291 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 4.795      ;
; -0.288 ; vga_ctrl:u3|v_cnt[9] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.610      ;
; -0.243 ; vga_ctrl:u3|h_cnt[9] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 4.747      ;
; -0.216 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.886      ; 4.598      ;
; -0.214 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.886      ; 4.596      ;
; -0.190 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.848      ; 4.540      ;
; -0.189 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.887      ; 4.573      ;
; -0.173 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.848      ; 4.523      ;
; -0.161 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.887      ; 4.545      ;
; -0.146 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.884      ; 4.522      ;
; -0.129 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.884      ; 4.505      ;
; -0.124 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.884      ; 4.496      ;
; -0.123 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.849      ; 4.648      ;
; -0.103 ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.425      ;
; -0.095 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.995      ; 4.452      ;
; -0.083 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.994      ; 4.429      ;
; -0.080 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.402      ;
; -0.063 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.849      ; 4.403      ;
; -0.061 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.887      ; 4.445      ;
; -0.060 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.886      ; 4.442      ;
; -0.059 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.381      ;
; -0.043 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.886      ; 4.425      ;
; -0.041 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.363      ;
; -0.040 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 4.379      ;
; -0.040 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 4.544      ;
; -0.013 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.335      ;
; -0.005 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.887      ; 4.389      ;
; 0.000  ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 4.504      ;
; 0.012  ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.887      ; 4.372      ;
; 0.018  ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 4.486      ;
; 0.019  ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.847      ; 4.482      ;
; 0.022  ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.847      ; 4.479      ;
; 0.039  ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.885      ; 4.507      ;
; 0.059  ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.995      ; 4.298      ;
; 0.060  ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.884      ; 4.312      ;
; 0.062  ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.995      ; 4.295      ;
; 0.068  ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.847      ; 4.433      ;
; 0.077  ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.884      ; 4.295      ;
; 0.085  ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.885      ; 4.461      ;
; 0.087  ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.235      ;
; 0.087  ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.885      ; 4.459      ;
; 0.090  ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.994      ; 4.256      ;
; 0.093  ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.229      ;
; 0.097  ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.604      ;
; 0.108  ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.995      ; 4.249      ;
; 0.112  ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.598      ;
; 0.118  ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.583      ;
; 0.133  ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.849      ; 4.207      ;
; 0.143  ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.179      ;
; 0.150  ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.849      ; 4.190      ;
; 0.153  ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.849      ; 4.187      ;
; 0.160  ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.821      ; 4.162      ;
; 0.164  ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.537      ;
; 0.166  ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.535      ;
; 0.179  ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.887      ; 4.205      ;
; 0.184  ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.470      ; 4.968      ;
; 0.192  ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.885      ; 4.354      ;
; 0.226  ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.848      ; 4.124      ;
; 0.231  ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 4.108      ;
; 0.241  ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.885      ; 4.305      ;
; 0.258  ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.885      ; 4.288      ;
; 0.271  ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.430      ;
; 0.277  ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.041      ; 4.437      ;
; 0.295  ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.041      ; 4.419      ;
; 0.296  ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.994      ; 4.060      ;
; 0.301  ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.038      ; 4.407      ;
; 0.304  ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.884      ; 4.068      ;
; 0.311  ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.390      ;
; 0.318  ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.038      ; 4.390      ;
; 0.320  ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.381      ;
; 0.323  ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.041      ; 4.391      ;
; 0.337  ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.364      ;
; 0.342  ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 4.163      ;
; 0.352  ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.847      ; 4.149      ;
; 0.375  ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.886      ; 4.007      ;
; 0.404  ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.995      ; 3.943      ;
; 0.410  ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.849      ; 4.115      ;
; 0.423  ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.041      ; 4.291      ;
; 0.429  ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.041      ; 4.285      ;
; 0.437  ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 3.902      ;
; 0.479  ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.041      ; 4.235      ;
; 0.496  ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.041      ; 4.218      ;
; 0.509  ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.838      ; 3.830      ;
; 0.539  ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.839      ; 3.967      ;
; 0.549  ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.470      ; 4.593      ;
; 0.558  ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.995      ; 3.789      ;
; 0.561  ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.995      ; 3.786      ;
; 0.579  ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.039      ; 4.122      ;
; 0.607  ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.995      ; 3.740      ;
; 0.631  ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.038      ; 4.077      ;
; 0.656  ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.041      ; 4.058      ;
; 0.669  ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.314      ; 4.632      ;
; 0.671  ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[4] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 5.324      ; 4.464      ;
; 0.719  ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.885      ; 3.827      ;
; 0.735  ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.839      ; 3.771      ;
; 0.750  ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 1.000        ; 5.470      ; 4.902      ;
; 0.752  ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.839      ; 3.754      ;
; 0.755  ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.839      ; 3.751      ;
; 0.778  ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.839      ; 3.562      ;
; 0.787  ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 4.994      ; 3.559      ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_ctrl:u3|h_cnt[4]'                                                                                                                     ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                   ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; -2.824 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 5.802      ; 3.218      ;
; -2.751 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[8] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 5.639      ; 3.128      ;
; -2.721 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 5.639      ; 3.158      ;
; -2.653 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[9] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 5.640      ; 3.227      ;
; -2.458 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 5.802      ; 3.584      ;
; -2.330 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.702      ; 2.942      ;
; -2.328 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.702      ; 2.944      ;
; -2.314 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.802      ; 3.248      ;
; -2.313 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.701      ; 2.958      ;
; -2.304 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 2.805      ;
; -2.302 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 2.807      ;
; -2.301 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[8] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.639      ; 3.098      ;
; -2.277 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.540      ; 2.833      ;
; -2.275 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.540      ; 2.835      ;
; -2.271 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.639      ; 3.128      ;
; -2.250 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.702      ; 3.022      ;
; -2.224 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 2.885      ;
; -2.203 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[9] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.640      ; 3.197      ;
; -2.197 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.540      ; 2.913      ;
; -2.197 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[4] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 5.650      ; 3.693      ;
; -2.160 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.538      ; 2.948      ;
; -2.145 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.701      ; 3.126      ;
; -2.119 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.538      ; 2.989      ;
; -2.092 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 3.017      ;
; -2.071 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 3.038      ;
; -2.069 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 3.040      ;
; -2.061 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.702      ; 3.211      ;
; -2.057 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.700      ; 3.213      ;
; -2.038 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.749      ; 3.281      ;
; -2.035 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 3.074      ;
; -2.011 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.538      ; 3.097      ;
; -2.010 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.537      ; 3.097      ;
; -2.008 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.540      ; 3.102      ;
; -2.007 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.150      ;
; -1.991 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 3.118      ;
; -1.986 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.537      ; 3.121      ;
; -1.985 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.702      ; 3.287      ;
; -1.984 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 3.125      ;
; -1.983 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.538      ; 3.125      ;
; -1.983 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.702      ; 3.289      ;
; -1.979 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.700      ; 3.291      ;
; -1.967 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.746      ; 3.349      ;
; -1.954 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.537      ; 3.153      ;
; -1.948 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.802      ; 3.614      ;
; -1.905 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.702      ; 3.367      ;
; -1.896 ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.422      ;
; -1.876 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.746      ; 3.440      ;
; -1.862 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.456      ;
; -1.858 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.746      ; 3.458      ;
; -1.850 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.749      ; 3.469      ;
; -1.844 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.474      ;
; -1.832 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.749      ; 3.487      ;
; -1.815 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.588      ; 3.343      ;
; -1.805 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.513      ;
; -1.804 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.353      ;
; -1.802 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.549      ; 3.317      ;
; -1.802 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.539      ; 3.307      ;
; -1.801 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.517      ;
; -1.800 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.518      ;
; -1.793 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.749      ; 3.526      ;
; -1.789 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.749      ; 3.530      ;
; -1.788 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.749      ; 3.531      ;
; -1.776 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.381      ;
; -1.776 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.542      ;
; -1.758 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.399      ;
; -1.742 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.576      ;
; -1.736 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.550      ; 3.384      ;
; -1.730 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.749      ; 3.589      ;
; -1.725 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.550      ; 3.395      ;
; -1.723 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.550      ; 3.397      ;
; -1.716 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.702      ; 3.556      ;
; -1.715 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.442      ;
; -1.714 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.443      ;
; -1.711 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[4] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.650      ; 3.699      ;
; -1.690 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.589      ; 3.469      ;
; -1.685 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.538      ; 3.423      ;
; -1.677 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.548      ; 3.441      ;
; -1.677 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.748      ; 3.641      ;
; -1.665 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.749      ; 3.654      ;
; -1.658 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.548      ; 3.460      ;
; -1.656 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.501      ;
; -1.656 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.548      ; 3.462      ;
; -1.645 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.550      ; 3.475      ;
; -1.615 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.521      ; 3.476      ;
; -1.600 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.588      ; 3.558      ;
; -1.597 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.521      ; 3.494      ;
; -1.592 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.565      ;
; -1.591 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.566      ;
; -1.582 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.588      ; 3.576      ;
; -1.578 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.548      ; 3.540      ;
; -1.574 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.587      ; 3.583      ;
; -1.558 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.521      ; 3.533      ;
; -1.554 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.521      ; 3.537      ;
; -1.553 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.521      ; 3.538      ;
; -1.540 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.550      ; 3.580      ;
; -1.538 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.588      ; 3.620      ;
; -1.529 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.589      ; 3.630      ;
; -1.529 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.521      ; 3.562      ;
; -1.522 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.549      ; 3.597      ;
; -1.511 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 5.589      ; 3.648      ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                  ; Launch Clock                                           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.329 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                             ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                                                                   ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 0.693      ;
; 0.147  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                             ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                                                                   ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.487      ; 0.669      ;
; 0.398  ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[0]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[0]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.684      ;
; 0.401  ; uart_tx:u5|tx                                                                                                                                      ; uart_tx:u5|tx                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:u5|work_en                                                                                                                                 ; uart_tx:u5|work_en                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:u5|bit_cnt[1]                                                                                                                              ; uart_tx:u5|bit_cnt[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:u5|bit_cnt[2]                                                                                                                              ; uart_tx:u5|bit_cnt[2]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:u5|bit_cnt[3]                                                                                                                              ; uart_tx:u5|bit_cnt[3]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_tx:u5|bit_cnt[0]                                                                                                                              ; uart_tx:u5|bit_cnt[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sobel_algorithm:u2|data_out[7]                                                                                                                     ; sobel_algorithm:u2|data_out[7]                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sobel_algorithm:u2|gxy[0]                                                                                                                          ; sobel_algorithm:u2|gxy[0]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full           ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:u1|rx_data[2]                                                                                                                              ; uart_rx:u1|rx_data[2]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:u1|rx_data[3]                                                                                                                              ; uart_rx:u1|rx_data[3]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:u1|rx_data[6]                                                                                                                              ; uart_rx:u1|rx_data[6]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; uart_rx:u1|rx_data[7]                                                                                                                              ; uart_rx:u1|rx_data[7]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; dynamic_scanning_display:u6|hc595_ctrl:u3|stcp                                                                                                     ; dynamic_scanning_display:u6|hc595_ctrl:u3|stcp                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; dynamic_scanning_display:u6|hc595_ctrl:u3|shcp                                                                                                     ; dynamic_scanning_display:u6|hc595_ctrl:u3|shcp                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds                                                                                                       ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[1]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[1]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[3]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[3]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[2]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[2]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[0]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[0]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[1]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[1]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_rx:u1|rx_data[1]                                                                                                                              ; uart_rx:u1|rx_data[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_rx:u1|rx_data[4]                                                                                                                              ; uart_rx:u1|rx_data[4]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_rx:u1|rx_data[5]                                                                                                                              ; uart_rx:u1|rx_data[5]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_rx:u1|rx_data[0]                                                                                                                              ; uart_rx:u1|rx_data[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|row_cnt[5]                                                                                                                      ; sobel_algorithm:u2|row_cnt[5]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|row_cnt[0]                                                                                                                      ; sobel_algorithm:u2|row_cnt[0]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|row_cnt[6]                                                                                                                      ; sobel_algorithm:u2|row_cnt[6]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|row_cnt[7]                                                                                                                      ; sobel_algorithm:u2|row_cnt[7]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|row_cnt[1]                                                                                                                      ; sobel_algorithm:u2|row_cnt[1]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|row_cnt[4]                                                                                                                      ; sobel_algorithm:u2|row_cnt[4]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|row_cnt[2]                                                                                                                      ; sobel_algorithm:u2|row_cnt[2]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sobel_algorithm:u2|row_cnt[3]                                                                                                                      ; sobel_algorithm:u2|row_cnt[3]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_rx:u1|work_en                                                                                                                                 ; uart_rx:u1|work_en                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.063      ;
; 0.421  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.069      ;
; 0.423  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.071      ;
; 0.424  ; sobel_algorithm:u2|din_1[5]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.079      ;
; 0.425  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.071      ;
; 0.425  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.073      ;
; 0.431  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.079      ;
; 0.435  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.081      ;
; 0.436  ; vga_pic:u4|wr_addr[5]                                                                                                                              ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6~porta_address_reg0                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.091      ;
; 0.437  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.083      ;
; 0.438  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.086      ;
; 0.441  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.087      ;
; 0.449  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6~porta_address_reg0                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.104      ;
; 0.451  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.099      ;
; 0.453  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 1.099      ;
; 0.457  ; sobel_algorithm:u2|din_1[1]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.112      ;
; 0.458  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.106      ;
; 0.466  ; sobel_algorithm:u2|key_filter:key2|cnt_20ms[0]                                                                                                     ; sobel_algorithm:u2|key_filter:key2|key_flag                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.734      ;
; 0.466  ; sobel_algorithm:u2|key_filter:key1|cnt_20ms[0]                                                                                                     ; sobel_algorithm:u2|key_filter:key1|key_flag                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.734      ;
; 0.469  ; sobel_algorithm:u2|dout_2_reg[3]                                                                                                                   ; sobel_algorithm:u2|b_3[3]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.117      ;
; 0.469  ; uart_rx:u1|rx_data[3]                                                                                                                              ; uart_rx:u1|para_out[3]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470  ; sobel_algorithm:u2|dout_2_reg[4]                                                                                                                   ; sobel_algorithm:u2|b_3[4]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470  ; sobel_algorithm:u2|data_in_reg[4]                                                                                                                  ; sobel_algorithm:u2|c_3[4]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; sobel_algorithm:u2|data_in_reg[3]                                                                                                                  ; sobel_algorithm:u2|c_3[3]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; sobel_algorithm:u2|dout_2_reg[1]                                                                                                                   ; sobel_algorithm:u2|b_3[1]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470  ; uart_rx:u1|rx_data[1]                                                                                                                              ; uart_rx:u1|para_out[1]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; uart_rx:u1|rx_data[5]                                                                                                                              ; uart_rx:u1|para_out[5]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; uart_rx:u1|rx_data[7]                                                                                                                              ; uart_rx:u1|para_out[7]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471  ; sobel_algorithm:u2|a_2[7]                                                                                                                          ; sobel_algorithm:u2|a_1[7]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; sobel_algorithm:u2|dout_2_reg[5]                                                                                                                   ; sobel_algorithm:u2|b_3[5]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471  ; uart_rx:u1|rx_data[6]                                                                                                                              ; uart_rx:u1|para_out[6]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472  ; sobel_algorithm:u2|dout_2_reg[7]                                                                                                                   ; sobel_algorithm:u2|b_3[7]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472  ; uart_rx:u1|rx_data[4]                                                                                                                              ; uart_rx:u1|para_out[4]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; uart_rx:u1|rx_reg1                                                                                                                                 ; uart_rx:u1|rx_reg2                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473  ; uart_rx:u1|rx_data[0]                                                                                                                              ; uart_rx:u1|para_out[0]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.476  ; sobel_algorithm:u2|c_2[1]                                                                                                                          ; sobel_algorithm:u2|c_1[1]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.744      ;
; 0.478  ; sobel_algorithm:u2|b_3[6]                                                                                                                          ; sobel_algorithm:u2|b_2[6]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478  ; sobel_algorithm:u2|din_1[2]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.133      ;
; 0.479  ; sobel_algorithm:u2|din_1[4]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.134      ;
; 0.483  ; vga_pic:u4|wr_addr[7]                                                                                                                              ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.140      ;
; 0.485  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.063      ;
; 0.486  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.064      ;
; 0.488  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.066      ;
; 0.492  ; sobel_algorithm:u2|a_2[2]                                                                                                                          ; sobel_algorithm:u2|a_1[2]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.496  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.763      ;
; 0.499  ; sobel_algorithm:u2|rd_en_reg                                                                                                                       ; sobel_algorithm:u2|rd_en_reg1                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.767      ;
; 0.500  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.078      ;
; 0.500  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|start_flag                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.767      ;
; 0.500  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.767      ;
; 0.501  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[4]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.768      ;
; 0.501  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[5]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.768      ;
; 0.502  ; sobel_algorithm:u2|din_1[3]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.157      ;
; 0.505  ; sobel_algorithm:u2|din_1[7]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.160      ;
; 0.506  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.153      ;
; 0.506  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.084      ;
; 0.520  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.098      ;
; 0.530  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.108      ;
; 0.531  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.109      ;
; 0.545  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.194      ;
; 0.546  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.124      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.033 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 0.978      ;
; 0.301  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.312      ;
; 0.383  ; vga_pic:u4|rd_addr[12]                                                                               ; vga_pic:u4|rd_addr[12]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[0]                                                                                ; vga_pic:u4|rd_addr[0]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[1]                                                                                ; vga_pic:u4|rd_addr[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[2]                                                                                ; vga_pic:u4|rd_addr[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[3]                                                                                ; vga_pic:u4|rd_addr[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[4]                                                                                ; vga_pic:u4|rd_addr[4]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[5]                                                                                ; vga_pic:u4|rd_addr[5]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[6]                                                                                ; vga_pic:u4|rd_addr[6]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[7]                                                                                ; vga_pic:u4|rd_addr[7]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[8]                                                                                ; vga_pic:u4|rd_addr[8]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[9]                                                                                ; vga_pic:u4|rd_addr[9]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[10]                                                                               ; vga_pic:u4|rd_addr[10]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[11]                                                                               ; vga_pic:u4|rd_addr[11]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[13]                                                                               ; vga_pic:u4|rd_addr[13]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; vga_pic:u4|rd_addr[14]                                                                               ; vga_pic:u4|rd_addr[14]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[2]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[9]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[3]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[6]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[7]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; vga_ctrl:u3|v_cnt[8]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.408  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.419      ;
; 0.489  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.000      ;
; 0.584  ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|address_reg_b[0] ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 0.956      ;
; 0.774  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.785      ;
; 0.863  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.874      ;
; 0.892  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.403      ;
; 0.907  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.418      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.988  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.000      ;
; 0.998  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.009      ;
; 1.061  ; vga_ctrl:u3|h_cnt[7]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.072  ; vga_ctrl:u3|h_cnt[6]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.340      ;
; 1.257  ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.526      ;
; 1.274  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.785      ;
; 1.275  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.786      ;
; 1.289  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.556      ;
; 1.304  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.571      ;
; 1.304  ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.573      ;
; 1.320  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.832      ;
; 1.320  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.832      ;
; 1.320  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.832      ;
; 1.320  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.832      ;
; 1.321  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.833      ;
; 1.321  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.833      ;
; 1.321  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.833      ;
; 1.321  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.833      ;
; 1.321  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.833      ;
; 1.321  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.477      ; 1.833      ;
; 1.338  ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|address_reg_b[1] ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 1.694      ;
; 1.376  ; vga_ctrl:u3|h_cnt[6]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.644      ;
; 1.379  ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.648      ;
; 1.386  ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.897      ;
; 1.394  ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.663      ;
; 1.405  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.672      ;
; 1.405  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.674      ;
; 1.408  ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.676      ;
; 1.426  ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.695      ;
; 1.446  ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.715      ;
; 1.493  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.760      ;
; 1.527  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.796      ;
; 1.538  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.806      ;
; 1.538  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.806      ;
; 1.538  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.806      ;
; 1.538  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.806      ;
; 1.539  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.807      ;
; 1.539  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.807      ;
; 1.539  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.807      ;
; 1.539  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.807      ;
; 1.539  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.807      ;
; 1.539  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.807      ;
; 1.550  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.819      ;
; 1.569  ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.838      ;
; 1.604  ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.871      ;
; 1.644  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.913      ;
; 1.645  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.914      ;
; 1.646  ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.915      ;
; 1.647  ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.916      ;
; 1.661  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.929      ;
; 1.690  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.960      ;
; 1.690  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.960      ;
; 1.690  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.960      ;
; 1.690  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.960      ;
; 1.691  ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.960      ;
; 1.691  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.961      ;
; 1.691  ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.961      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.485 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 0.751      ;
; 0.618 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 0.884      ;
; 0.654 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 0.920      ;
; 0.656 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 0.922      ;
; 0.748 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 1.014      ;
; 0.870 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 1.136      ;
; 0.972 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 1.238      ;
; 1.008 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.049      ; 1.252      ;
; 1.051 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.049      ; 1.295      ;
; 1.097 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 1.363      ;
; 1.155 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.072      ; 1.422      ;
; 1.258 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.094      ; 1.547      ;
; 1.304 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 1.570      ;
; 1.316 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.071      ; 1.582      ;
; 1.363 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.049      ; 1.607      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[0]|clk                                   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[3]|clk                                   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[4]|clk                                   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[5]|clk                                   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[6]|clk                                   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[7]|clk                                   ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[1]|clk                                   ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[2]|clk                                   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|inclk[0]                      ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk|q                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk|q                                     ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|inclk[0]                      ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|outclk                        ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[1]|clk                                   ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[2]|clk                                   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[0]|clk                                   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[3]|clk                                   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[4]|clk                                   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[5]|clk                                   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[6]|clk                                   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[7]|clk                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga_ctrl:u3|h_cnt[4]'                                                            ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+
; 0.008 ; 0.008        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[9]         ;
; 0.009 ; 0.009        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[6]         ;
; 0.009 ; 0.009        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[8]         ;
; 0.009 ; 0.009        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[9]         ;
; 0.012 ; 0.012        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[3]         ;
; 0.012 ; 0.012        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[4]         ;
; 0.012 ; 0.012        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[5]         ;
; 0.012 ; 0.012        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[6]         ;
; 0.013 ; 0.013        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[1]         ;
; 0.013 ; 0.013        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[2]         ;
; 0.013 ; 0.013        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[4]         ;
; 0.013 ; 0.013        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[1]         ;
; 0.013 ; 0.013        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[3]         ;
; 0.040 ; 0.040        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[0]         ;
; 0.041 ; 0.041        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[2]         ;
; 0.041 ; 0.041        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[7]         ;
; 0.041 ; 0.041        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[8]         ;
; 0.045 ; 0.045        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[5]         ;
; 0.045 ; 0.045        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[7]         ;
; 0.054 ; 0.054        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[9]|datad            ;
; 0.055 ; 0.055        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[6]|datad            ;
; 0.055 ; 0.055        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[8]|datad            ;
; 0.055 ; 0.055        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[9]|datad            ;
; 0.058 ; 0.058        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[3]|datad            ;
; 0.058 ; 0.058        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[4]|datad            ;
; 0.058 ; 0.058        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[5]|datad            ;
; 0.058 ; 0.058        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[6]|datad            ;
; 0.059 ; 0.059        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[1]|datad            ;
; 0.059 ; 0.059        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[2]|datad            ;
; 0.059 ; 0.059        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[4]|datad            ;
; 0.059 ; 0.059        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[1]|datad            ;
; 0.059 ; 0.059        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[3]|datad            ;
; 0.061 ; 0.061        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[5]|datac            ;
; 0.061 ; 0.061        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[7]|datac            ;
; 0.062 ; 0.062        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[0]|datac            ;
; 0.063 ; 0.063        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[2]|datac            ;
; 0.063 ; 0.063        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[7]|datac            ;
; 0.063 ; 0.063        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[8]|datac            ;
; 0.076 ; 0.076        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|inclk[0] ;
; 0.076 ; 0.076        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|outclk   ;
; 0.278 ; 0.278        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|combout         ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|combout         ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|datad           ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|datab           ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|combout         ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|combout         ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|datab           ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|h_cnt[4]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|h_cnt[4]|q                ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|datab           ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|dataa           ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|combout         ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|combout         ;
; 0.640 ; 0.640        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|datab           ;
; 0.663 ; 0.663        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|datad           ;
; 0.670 ; 0.670        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|combout         ;
; 0.708 ; 0.708        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|combout         ;
; 0.903 ; 0.903        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|inclk[0] ;
; 0.903 ; 0.903        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|outclk   ;
; 0.915 ; 0.915        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[7]|datac            ;
; 0.916 ; 0.916        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[0]|datac            ;
; 0.916 ; 0.916        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[2]|datac            ;
; 0.916 ; 0.916        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[8]|datac            ;
; 0.918 ; 0.918        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[5]|datac            ;
; 0.918 ; 0.918        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[7]|datac            ;
; 0.919 ; 0.919        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[4]|datad            ;
; 0.919 ; 0.919        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[5]|datad            ;
; 0.920 ; 0.920        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[1]|datad            ;
; 0.920 ; 0.920        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[2]|datad            ;
; 0.920 ; 0.920        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[3]|datad            ;
; 0.920 ; 0.920        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[1]|datad            ;
; 0.920 ; 0.920        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[3]|datad            ;
; 0.920 ; 0.920        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[4]|datad            ;
; 0.920 ; 0.920        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[6]|datad            ;
; 0.923 ; 0.923        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[6]|datad            ;
; 0.923 ; 0.923        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[8]|datad            ;
; 0.923 ; 0.923        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[9]|datad            ;
; 0.924 ; 0.924        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[9]|datad            ;
; 0.934 ; 0.934        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[5]         ;
; 0.934 ; 0.934        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[7]         ;
; 0.935 ; 0.935        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[7]         ;
; 0.936 ; 0.936        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[0]         ;
; 0.936 ; 0.936        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[2]         ;
; 0.936 ; 0.936        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[8]         ;
; 0.964 ; 0.964        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[4]         ;
; 0.964 ; 0.964        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[5]         ;
; 0.965 ; 0.965        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[1]         ;
; 0.965 ; 0.965        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[2]         ;
; 0.965 ; 0.965        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[3]         ;
; 0.965 ; 0.965        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[1]         ;
; 0.965 ; 0.965        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[3]         ;
; 0.965 ; 0.965        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[4]         ;
; 0.965 ; 0.965        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[6]         ;
; 0.968 ; 0.968        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[6]         ;
; 0.968 ; 0.968        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[8]         ;
; 0.968 ; 0.968        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[9]         ;
; 0.969 ; 0.969        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[9]         ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; 9.675 ; 9.891        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[0]                                                                                         ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]                                                                                           ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]                                                                                           ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]                                                                                           ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]                                                                                           ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]                                                                                           ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]                                                                                           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|threshold[0]                                                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|threshold[1]                                                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|threshold[2]                                                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|threshold[3]                                                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|threshold[4]                                                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|threshold[5]                                                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|threshold[6]                                                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|threshold[7]                                                                                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_tx:u5|bit_cnt[0]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_tx:u5|bit_cnt[1]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_tx:u5|bit_cnt[2]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_tx:u5|bit_cnt[3]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_tx:u5|bit_flag                                                                                                                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_tx:u5|tx                                                                                                                                ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_tx:u5|work_en                                                                                                                           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[0]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[10]                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[12]                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[13]                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[14]                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[1]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[2]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[3]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[4]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[5]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[6]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[7]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[8]                                                                                                                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|wr_addr[9]                                                                                                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_1[0]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_1[1]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_1[3]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_1[5]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_2[0]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|a_2[5]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|b_3[0]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|b_3[2]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|b_3[7]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[0]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[1]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[2]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[3]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[4]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[5]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[6]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_1[7]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[0]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[1]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[2]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[3]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[4]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[5]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[6]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_2[7]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[0]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[1]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[2]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[3]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[4]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[5]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[6]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|c_3[7]                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|compare_flag                                                                                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[0]                                                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[1]                                                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[2]                                                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[3]                                                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[4]                                                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[5]                                                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[6]                                                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_in_reg[7]                                                                                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|data_out[7]                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[0]                                                                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[1]                                                                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[2]                                                                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[3]                                                                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[4]                                                                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[5]                                                                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[6]                                                                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|din_2[7]                                                                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_2_reg[2]                                                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_2_reg[6]                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'board_clk'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; board_clk~input|o                                        ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; board_clk~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; board_clk~input|i                                        ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; board_clk~input|o                                        ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; board_clk ; Rise       ; board_clk                                                ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[0]                                                                                    ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[11]                                                                                   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[13]                                                                                   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[14]                                                                                   ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[1]                                                                                    ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[3]                                                                                    ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[4]                                                                                    ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[6]                                                                                    ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[9]                                                                                    ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[10]                                                                                   ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[12]                                                                                   ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[2]                                                                                    ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[5]                                                                                    ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[7]                                                                                    ;
; 19.678 ; 19.894       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[8]                                                                                    ;
; 19.679 ; 19.895       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|pic_valid                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[4]                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[6]                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[7]                                                                                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[0]                                                                                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[1]                                                                                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[2]                                                                                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[3]                                                                                     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[1] ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[5]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[8]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[9]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[0]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[1]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[2]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[3]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[4]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[5]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[6]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[7]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[8]                                                                                     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[9]                                                                                     ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[0] ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19        ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25        ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16        ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7         ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1         ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10        ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21        ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a26        ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a28        ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a4         ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a8         ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a12        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2         ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a23        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a27        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a3         ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a31        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14        ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22        ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a24        ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30        ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6         ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a9         ;
; 19.792 ; 20.022       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a9         ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0         ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17        ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a24        ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30        ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a12        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a23        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a27        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a3         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a31        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a8         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10        ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16        ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18        ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21        ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a4         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7         ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19        ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; rx        ; board_clk  ; 4.711 ; 4.881 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_0       ; board_clk  ; 3.319 ; 3.402 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_1       ; board_clk  ; 3.271 ; 3.333 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; rx        ; board_clk  ; -3.969 ; -4.142 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_0       ; board_clk  ; -1.945 ; -2.250 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_1       ; board_clk  ; -1.778 ; -1.985 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; hsync          ; board_clk            ; 5.916 ; 6.141 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blk        ; board_clk            ; 7.942 ; 7.533 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blue[*]    ; board_clk            ; 9.549 ; 8.975 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[3]   ; board_clk            ; 9.408 ; 8.886 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[4]   ; board_clk            ; 9.549 ; 8.975 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_green[*]   ; board_clk            ; 9.795 ; 9.176 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[3]  ; board_clk            ; 9.635 ; 9.040 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[4]  ; board_clk            ; 9.795 ; 9.176 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[5]  ; board_clk            ; 9.628 ; 9.051 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_red[*]     ; board_clk            ; 9.585 ; 9.003 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[2]    ; board_clk            ; 9.545 ; 8.969 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[3]    ; board_clk            ; 9.319 ; 8.852 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[4]    ; board_clk            ; 9.585 ; 9.003 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ; 2.872 ;       ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vsync          ; board_clk            ; 7.763 ; 7.155 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ;       ; 2.817 ; Fall       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; ds             ; board_clk            ; 5.159 ; 4.843 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; shcp           ; board_clk            ; 4.911 ; 4.664 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; stcp           ; board_clk            ; 5.007 ; 4.799 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; tx             ; board_clk            ; 4.952 ; 5.114 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 7.501 ; 7.101 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 9.108 ; 8.543 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 8.967 ; 8.454 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 9.108 ; 8.543 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 9.354 ; 8.744 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 9.194 ; 8.608 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 9.354 ; 8.744 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 9.187 ; 8.619 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 9.144 ; 8.571 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 9.104 ; 8.537 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 8.536 ; 8.036 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 9.144 ; 8.571 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 7.535 ; 6.968 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 9.142 ; 8.410 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 9.001 ; 8.321 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 9.142 ; 8.410 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 9.388 ; 8.611 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 9.228 ; 8.475 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 9.388 ; 8.611 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 9.221 ; 8.486 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 9.178 ; 8.438 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 9.138 ; 8.404 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 8.570 ; 7.903 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 9.178 ; 8.438 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; hsync          ; board_clk            ; 4.877 ; 5.081 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blk        ; board_clk            ; 5.275 ; 4.926 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blue[*]    ; board_clk            ; 5.762 ; 5.445 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[3]   ; board_clk            ; 5.862 ; 5.555 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[4]   ; board_clk            ; 5.762 ; 5.445 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_green[*]   ; board_clk            ; 5.585 ; 5.219 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[3]  ; board_clk            ; 5.719 ; 5.427 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[4]  ; board_clk            ; 5.585 ; 5.219 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[5]  ; board_clk            ; 5.833 ; 5.514 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_red[*]     ; board_clk            ; 5.333 ; 5.009 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[2]    ; board_clk            ; 5.333 ; 5.009 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[3]    ; board_clk            ; 5.850 ; 5.423 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[4]    ; board_clk            ; 5.386 ; 5.056 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ; 2.415 ;       ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vsync          ; board_clk            ; 5.564 ; 5.243 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ;       ; 2.362 ; Fall       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; ds             ; board_clk            ; 4.604 ; 4.299 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; shcp           ; board_clk            ; 4.366 ; 4.128 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; stcp           ; board_clk            ; 4.459 ; 4.258 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; tx             ; board_clk            ; 4.404 ; 4.561 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 7.090 ; 6.703 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 8.423 ; 7.926 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 8.423 ; 7.926 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 8.552 ; 8.005 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 8.629 ; 8.072 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 8.640 ; 8.072 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 8.786 ; 8.181 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 8.629 ; 8.079 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 8.009 ; 7.523 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 8.546 ; 7.983 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 8.009 ; 7.523 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 8.585 ; 8.015 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 7.130 ; 6.583 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 8.463 ; 7.806 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 8.463 ; 7.806 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 8.592 ; 7.885 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 8.669 ; 7.952 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 8.680 ; 7.952 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 8.826 ; 8.061 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 8.669 ; 7.959 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 8.049 ; 7.403 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 8.586 ; 7.863 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 8.049 ; 7.403 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 8.625 ; 7.895 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[0]         ; -4.136 ; -73.369       ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; -1.764 ; -13.896       ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.102  ; 0.000         ;
; vga_ctrl:u3|h_cnt[4]                                   ; 0.483  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; vga_ctrl:u3|h_cnt[4]                                   ; -1.556 ; -22.284       ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; -0.058 ; -0.058        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; 0.072  ; 0.000         ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.201  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; -1.000 ; -8.000        ;
; vga_ctrl:u3|h_cnt[4]                                   ; 0.252  ; 0.000         ;
; board_clk                                              ; 9.594  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; 9.732  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; 19.734 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                            ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                ; Launch Clock         ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+
; -4.136 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.622      ;
; -4.135 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.621      ;
; -4.132 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.618      ;
; -4.130 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.616      ;
; -4.129 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.615      ;
; -4.126 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.612      ;
; -4.125 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.611      ;
; -4.122 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.608      ;
; -4.121 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.951     ; 1.607      ;
; -4.116 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.603      ;
; -4.115 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.602      ;
; -4.112 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.599      ;
; -4.110 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.597      ;
; -4.109 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.596      ;
; -4.106 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.593      ;
; -4.105 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.592      ;
; -4.102 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.589      ;
; -4.101 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.588      ;
; -4.091 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.647      ;
; -4.090 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.646      ;
; -4.087 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.643      ;
; -4.085 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.641      ;
; -4.084 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.640      ;
; -4.081 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.637      ;
; -4.080 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.636      ;
; -4.077 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.633      ;
; -4.076 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.632      ;
; -4.004 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.581      ;
; -4.002 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.579      ;
; -3.999 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.576      ;
; -3.999 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.576      ;
; -3.998 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.575      ;
; -3.995 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.572      ;
; -3.993 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.549      ;
; -3.992 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.548      ;
; -3.989 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.545      ;
; -3.987 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.543      ;
; -3.986 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.542      ;
; -3.983 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.539      ;
; -3.982 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.538      ;
; -3.979 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.535      ;
; -3.978 ; vga_ctrl:u3|pix_y[1] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.534      ;
; -3.964 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.540      ;
; -3.964 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.540      ;
; -3.964 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.540      ;
; -3.963 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.539      ;
; -3.962 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.538      ;
; -3.961 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.537      ;
; -3.960 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.536      ;
; -3.958 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.534      ;
; -3.958 ; vga_ctrl:u3|pix_x[2] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.861     ; 1.534      ;
; -3.941 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.859     ; 1.519      ;
; -3.939 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.859     ; 1.517      ;
; -3.936 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.859     ; 1.514      ;
; -3.936 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.859     ; 1.514      ;
; -3.935 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.859     ; 1.513      ;
; -3.932 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.859     ; 1.510      ;
; -3.915 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.402      ;
; -3.913 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.469      ;
; -3.913 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.400      ;
; -3.912 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.468      ;
; -3.911 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.465      ;
; -3.910 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.464      ;
; -3.910 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.397      ;
; -3.910 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.397      ;
; -3.909 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.465      ;
; -3.909 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.396      ;
; -3.907 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.463      ;
; -3.907 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.461      ;
; -3.907 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.949     ; 1.395      ;
; -3.906 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.462      ;
; -3.906 ; vga_ctrl:u3|pix_y[0] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.950     ; 1.393      ;
; -3.905 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.459      ;
; -3.905 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.949     ; 1.393      ;
; -3.904 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.458      ;
; -3.903 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.459      ;
; -3.902 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.458      ;
; -3.902 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.949     ; 1.390      ;
; -3.902 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.949     ; 1.390      ;
; -3.901 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.455      ;
; -3.901 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[10] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.949     ; 1.389      ;
; -3.901 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[11] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.478      ;
; -3.901 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.478      ;
; -3.901 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.478      ;
; -3.900 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.454      ;
; -3.900 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[0]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.477      ;
; -3.899 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.455      ;
; -3.899 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[4]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.476      ;
; -3.898 ; vga_ctrl:u3|pix_y[6] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.881     ; 1.454      ;
; -3.898 ; vga_ctrl:u3|pix_y[2] ; vga_pic:u4|rd_addr[5]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.949     ; 1.386      ;
; -3.898 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[13] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.475      ;
; -3.897 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[14] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.451      ;
; -3.897 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[6]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.474      ;
; -3.896 ; vga_ctrl:u3|pix_y[5] ; vga_pic:u4|rd_addr[9]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.883     ; 1.450      ;
; -3.895 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[3]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.472      ;
; -3.895 ; vga_ctrl:u3|pix_x[3] ; vga_pic:u4|rd_addr[1]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.860     ; 1.472      ;
; -3.882 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[2]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.880     ; 1.439      ;
; -3.880 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[8]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.880     ; 1.437      ;
; -3.877 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[12] ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.880     ; 1.434      ;
; -3.877 ; vga_ctrl:u3|pix_y[3] ; vga_pic:u4|rd_addr[7]  ; vga_ctrl:u3|h_cnt[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.880     ; 1.434      ;
+--------+----------------------+------------------------+----------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.764 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.035     ; 1.666      ;
; -1.755 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.035     ; 1.657      ;
; -1.740 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.048     ; 1.629      ;
; -1.739 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.226     ; 1.450      ;
; -1.738 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.666      ;
; -1.734 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.662      ;
; -1.734 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.662      ;
; -1.734 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.458      ;
; -1.731 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.659      ;
; -1.729 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.657      ;
; -1.728 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.656      ;
; -1.728 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.656      ;
; -1.725 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.653      ;
; -1.725 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.653      ;
; -1.722 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.650      ;
; -1.719 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.647      ;
; -1.719 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.647      ;
; -1.714 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.629      ;
; -1.710 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.625      ;
; -1.710 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.625      ;
; -1.707 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.622      ;
; -1.704 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.619      ;
; -1.704 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.619      ;
; -1.699 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.035     ; 1.601      ;
; -1.673 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.601      ;
; -1.669 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.597      ;
; -1.669 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.597      ;
; -1.668 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.035     ; 1.570      ;
; -1.666 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.594      ;
; -1.663 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.591      ;
; -1.663 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.591      ;
; -1.642 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.570      ;
; -1.638 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.566      ;
; -1.638 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.566      ;
; -1.635 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.563      ;
; -1.632 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.560      ;
; -1.632 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.560      ;
; -1.624 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.048     ; 1.513      ;
; -1.614 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.035     ; 1.516      ;
; -1.598 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.513      ;
; -1.594 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.509      ;
; -1.594 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.509      ;
; -1.591 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.506      ;
; -1.588 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.516      ;
; -1.588 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.503      ;
; -1.588 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.022     ; 1.503      ;
; -1.584 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.512      ;
; -1.584 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.512      ;
; -1.581 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.509      ;
; -1.578 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.506      ;
; -1.578 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.506      ;
; -1.477 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[2]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.035     ; 1.379      ;
; -1.464 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.226     ; 1.175      ;
; -1.451 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[0]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.379      ;
; -1.447 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[3]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.375      ;
; -1.447 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[6]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.375      ;
; -1.444 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[5]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.372      ;
; -1.442 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[4]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.370      ;
; -1.441 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|seg[1]     ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.009     ; 1.369      ;
; -1.423 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.147      ;
; -1.410 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.134      ;
; -1.394 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.118      ;
; -1.314 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.038      ;
; -1.189 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds           ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 0.913      ;
; 0.062  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.130     ; 0.350      ;
; 0.553  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.130     ; 0.359      ;
; 15.350 ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.584      ;
; 15.362 ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.572      ;
; 15.394 ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 4.561      ;
; 15.396 ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 4.559      ;
; 15.406 ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 4.549      ;
; 15.408 ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 4.547      ;
; 15.412 ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.522      ;
; 15.424 ; uart_rx:u1|bit_cnt[1]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.510      ;
; 15.456 ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 4.499      ;
; 15.458 ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 4.497      ;
; 15.468 ; uart_rx:u1|bit_cnt[0]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 4.487      ;
; 15.470 ; uart_rx:u1|bit_cnt[3]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 4.485      ;
; 15.475 ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.459      ;
; 15.487 ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.447      ;
; 15.501 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.433      ;
; 15.513 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.421      ;
; 15.518 ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.416      ;
; 15.530 ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.404      ;
; 15.537 ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.397      ;
; 15.547 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.387      ;
; 15.549 ; uart_rx:u1|bit_cnt[2]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.385      ;
; 15.559 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.375      ;
; 15.563 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.371      ;
; 15.575 ; uart_rx:u1|bit_cnt[5]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.359      ;
; 15.580 ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.354      ;
; 15.592 ; uart_rx:u1|bit_cnt[4]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.342      ;
; 15.609 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.325      ;
; 15.616 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.318      ;
; 15.621 ; uart_rx:u1|bit_cnt[7]                                  ; uart_rx:u1|rx_data[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.313      ;
; 15.628 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.306      ;
; 15.642 ; uart_rx:u1|bit_cnt[9]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.292      ;
; 15.654 ; uart_rx:u1|bit_cnt[9]                                  ; uart_rx:u1|rx_data[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.280      ;
; 15.677 ; uart_rx:u1|bit_cnt[8]                                  ; uart_rx:u1|rx_data[4]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.257      ;
; 15.678 ; uart_rx:u1|bit_cnt[6]                                  ; uart_rx:u1|rx_data[5]                                  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.256      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.102 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.049     ; 0.836      ;
; 0.174 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.777      ;
; 0.180 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.771      ;
; 0.219 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.024     ; 0.744      ;
; 0.253 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.049     ; 0.685      ;
; 0.255 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.037     ; 0.695      ;
; 0.283 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.668      ;
; 0.325 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.049     ; 0.613      ;
; 0.330 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.621      ;
; 0.382 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.569      ;
; 0.441 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.510      ;
; 0.489 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.462      ;
; 0.507 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.444      ;
; 0.507 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.444      ;
; 0.568 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 1.000        ; -0.036     ; 0.383      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_ctrl:u3|h_cnt[4]'                                                                                                                   ;
+-------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                   ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; 0.483 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.707      ; 2.200      ;
; 0.493 ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 2.158      ;
; 0.504 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 2.175      ;
; 0.517 ; vga_ctrl:u3|v_cnt[9] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 2.134      ;
; 0.522 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.688      ; 2.146      ;
; 0.523 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.706      ; 2.158      ;
; 0.529 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 2.152      ;
; 0.537 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 2.144      ;
; 0.538 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.690      ; 2.125      ;
; 0.547 ; vga_ctrl:u3|h_cnt[9] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.682      ; 2.208      ;
; 0.551 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.707      ; 2.132      ;
; 0.567 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 2.084      ;
; 0.609 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.750      ; 2.055      ;
; 0.610 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.707      ; 2.073      ;
; 0.619 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 2.032      ;
; 0.632 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.688      ; 2.036      ;
; 0.635 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 2.016      ;
; 0.642 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.707      ; 2.041      ;
; 0.643 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 2.008      ;
; 0.649 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.707      ; 2.034      ;
; 0.650 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.706      ; 2.031      ;
; 0.653 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.772      ; 2.199      ;
; 0.660 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.681      ; 2.000      ;
; 0.661 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 1.990      ;
; 0.663 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 2.016      ;
; 0.663 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.682      ; 1.998      ;
; 0.664 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.690      ; 1.999      ;
; 0.670 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 2.009      ;
; 0.672 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.748      ; 1.988      ;
; 0.682 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.706      ; 1.999      ;
; 0.689 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.706      ; 1.992      ;
; 0.694 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 1.957      ;
; 0.701 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.688      ; 2.054      ;
; 0.702 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.682      ; 2.053      ;
; 0.711 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.683      ; 2.045      ;
; 0.726 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 1.925      ;
; 0.727 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.707      ; 1.956      ;
; 0.727 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.682      ; 2.028      ;
; 0.733 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.672      ; 1.918      ;
; 0.734 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.690      ; 2.033      ;
; 0.735 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 2.042      ;
; 0.735 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.750      ; 1.929      ;
; 0.737 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.774      ; 2.118      ;
; 0.747 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.683      ; 2.009      ;
; 0.751 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 2.096      ;
; 0.774 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.690      ; 1.889      ;
; 0.783 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.690      ; 1.880      ;
; 0.789 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.774      ; 2.066      ;
; 0.797 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.750      ; 1.865      ;
; 0.803 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.688      ; 1.952      ;
; 0.803 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 1.974      ;
; 0.803 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 2.044      ;
; 0.805 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.774      ; 2.050      ;
; 0.811 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 1.966      ;
; 0.813 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 1.866      ;
; 0.813 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.774      ; 2.042      ;
; 0.819 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.688      ; 1.849      ;
; 0.819 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 2.028      ;
; 0.819 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.688      ; 1.936      ;
; 0.827 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 2.020      ;
; 0.828 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.688      ; 1.927      ;
; 0.830 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.683      ; 1.927      ;
; 0.833 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.815      ; 2.081      ;
; 0.835 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.749      ; 1.826      ;
; 0.837 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.750      ; 1.827      ;
; 0.838 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.706      ; 1.843      ;
; 0.845 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 2.002      ;
; 0.846 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.682      ; 1.815      ;
; 0.852 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.681      ; 1.903      ;
; 0.853 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.750      ; 1.811      ;
; 0.854 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.748      ; 1.808      ;
; 0.859 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.815      ; 2.053      ;
; 0.862 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 1.915      ;
; 0.864 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.774      ; 1.991      ;
; 0.872 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.683      ; 1.790      ;
; 0.878 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 1.969      ;
; 0.879 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.690      ; 1.888      ;
; 0.888 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.771      ; 1.962      ;
; 0.892 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.748      ; 2.115      ;
; 0.894 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 1.883      ;
; 0.895 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.771      ; 1.955      ;
; 0.896 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.774      ; 1.959      ;
; 0.901 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 1.876      ;
; 0.903 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.774      ; 1.952      ;
; 0.910 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 1.937      ;
; 0.917 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 1.930      ;
; 0.923 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.750      ; 1.739      ;
; 0.924 ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.773      ; 1.923      ;
; 0.934 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[8] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.748      ; 1.978      ;
; 0.940 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.681      ; 1.720      ;
; 0.956 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.683      ; 1.801      ;
; 0.960 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.684      ; 1.797      ;
; 0.976 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.771      ; 1.874      ;
; 0.979 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[4] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.755      ; 1.934      ;
; 0.998 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.683      ; 1.664      ;
; 1.013 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.774      ; 1.842      ;
; 1.022 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[9] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.749      ; 1.985      ;
; 1.025 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.750      ; 1.637      ;
; 1.040 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.705      ; 1.737      ;
; 1.041 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; 0.500        ; 2.750      ; 1.621      ;
+-------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_ctrl:u3|h_cnt[4]'                                                                                                                     ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                   ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+
; -1.556 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 2.977      ; 1.526      ;
; -1.536 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[8] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 2.906      ; 1.475      ;
; -1.515 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 2.906      ; 1.496      ;
; -1.471 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[9] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 2.907      ; 1.541      ;
; -1.389 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 2.977      ; 1.693      ;
; -1.359 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.257      ;
; -1.341 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.275      ;
; -1.336 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.116      ; 1.350      ;
; -1.304 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.312      ;
; -1.304 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.117      ; 1.383      ;
; -1.301 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.045      ; 1.314      ;
; -1.294 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.047      ; 1.323      ;
; -1.286 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.117      ; 1.401      ;
; -1.280 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.045      ; 1.335      ;
; -1.280 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[4] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; 0.000        ; 2.913      ; 1.738      ;
; -1.276 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.047      ; 1.341      ;
; -1.249 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.117      ; 1.438      ;
; -1.246 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.045      ; 1.369      ;
; -1.246 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.116      ; 1.440      ;
; -1.242 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.374      ;
; -1.241 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.044      ; 1.373      ;
; -1.239 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.047      ; 1.378      ;
; -1.236 ; vga_ctrl:u3|h_cnt[6] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.380      ;
; -1.224 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.392      ;
; -1.216 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.400      ;
; -1.215 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.044      ; 1.399      ;
; -1.196 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.115      ; 1.489      ;
; -1.195 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.044      ; 1.419      ;
; -1.187 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.429      ;
; -1.181 ; vga_ctrl:u3|h_cnt[7] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.435      ;
; -1.176 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.045      ; 1.439      ;
; -1.174 ; vga_ctrl:u3|h_cnt[5] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.115      ; 1.511      ;
; -1.173 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.142      ; 1.539      ;
; -1.166 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.474      ;
; -1.161 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.117      ; 1.526      ;
; -1.158 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[8] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 2.906      ; 1.373      ;
; -1.151 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.047      ; 1.466      ;
; -1.147 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.117      ; 1.540      ;
; -1.137 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[6] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 2.906      ; 1.394      ;
; -1.135 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.139      ; 1.574      ;
; -1.129 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.142      ; 1.583      ;
; -1.129 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.117      ; 1.558      ;
; -1.124 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.142      ; 1.588      ;
; -1.118 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[7] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 2.977      ; 1.484      ;
; -1.099 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.046      ; 1.517      ;
; -1.099 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.142      ; 1.613      ;
; -1.094 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.142      ; 1.618      ;
; -1.093 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[9] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 2.907      ; 1.439      ;
; -1.092 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.139      ; 1.617      ;
; -1.092 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.117      ; 1.595      ;
; -1.090 ; vga_ctrl:u3|v_cnt[8] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.621      ;
; -1.089 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.142      ; 1.623      ;
; -1.087 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.139      ; 1.622      ;
; -1.083 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.628      ;
; -1.082 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.053      ; 1.541      ;
; -1.078 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.633      ;
; -1.072 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.071      ; 1.569      ;
; -1.070 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.052      ; 1.552      ;
; -1.066 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.574      ;
; -1.064 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.053      ; 1.559      ;
; -1.063 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.142      ; 1.649      ;
; -1.053 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.658      ;
; -1.051 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.589      ;
; -1.048 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.663      ;
; -1.046 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.594      ;
; -1.043 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.668      ;
; -1.034 ; vga_ctrl:u3|h_cnt[8] ; vga_ctrl:u3|pix_x[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.045      ; 1.581      ;
; -1.031 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.680      ;
; -1.027 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[7] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.142      ; 1.685      ;
; -1.027 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.053      ; 1.596      ;
; -1.024 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.053      ; 1.599      ;
; -1.017 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.694      ;
; -1.016 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.624      ;
; -1.011 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.629      ;
; -1.010 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.630      ;
; -1.009 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.036      ; 1.597      ;
; -1.005 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.635      ;
; -1.004 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.072      ; 1.638      ;
; -1.004 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.117      ; 1.683      ;
; -1.004 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.036      ; 1.602      ;
; -0.997 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.051      ; 1.624      ;
; -0.995 ; vga_ctrl:u3|h_cnt[2] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.051      ; 1.626      ;
; -0.985 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.655      ;
; -0.981 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[8] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.141      ; 1.730      ;
; -0.979 ; vga_ctrl:u3|v_cnt[6] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.036      ; 1.627      ;
; -0.977 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.051      ; 1.644      ;
; -0.975 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.072      ; 1.667      ;
; -0.974 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.036      ; 1.632      ;
; -0.970 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.072      ; 1.672      ;
; -0.969 ; vga_ctrl:u3|v_cnt[3] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.036      ; 1.637      ;
; -0.962 ; vga_ctrl:u3|v_cnt[0] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.071      ; 1.679      ;
; -0.957 ; vga_ctrl:u3|v_cnt[7] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.036      ; 1.649      ;
; -0.957 ; vga_ctrl:u3|v_cnt[1] ; vga_ctrl:u3|pix_y[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.071      ; 1.684      ;
; -0.956 ; vga_ctrl:u3|h_cnt[0] ; vga_ctrl:u3|pix_x[2] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.052      ; 1.666      ;
; -0.951 ; vga_ctrl:u3|h_cnt[4] ; vga_ctrl:u3|pix_x[5] ; vga_ctrl:u3|h_cnt[4]                           ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 2.977      ; 1.651      ;
; -0.949 ; vga_ctrl:u3|v_cnt[2] ; vga_ctrl:u3|pix_y[6] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.070      ; 1.691      ;
; -0.943 ; vga_ctrl:u3|v_cnt[5] ; vga_ctrl:u3|pix_y[9] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.036      ; 1.663      ;
; -0.940 ; vga_ctrl:u3|h_cnt[1] ; vga_ctrl:u3|pix_x[3] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.051      ; 1.681      ;
; -0.940 ; vga_ctrl:u3|v_cnt[4] ; vga_ctrl:u3|pix_y[5] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.072      ; 1.702      ;
; -0.939 ; vga_ctrl:u3|h_cnt[3] ; vga_ctrl:u3|pix_x[4] ; u0|altpll_component|auto_generated|pll1|clk[0] ; vga_ctrl:u3|h_cnt[4] ; -0.500       ; 3.053      ; 1.684      ;
+--------+----------------------+----------------------+------------------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                  ; Launch Clock                                           ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.058 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                             ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk                                                                                                                                   ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.307      ;
; 0.155  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.477      ;
; 0.157  ; sobel_algorithm:u2|din_1[5]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157  ; vga_pic:u4|wr_addr[5]                                                                                                                              ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6~porta_address_reg0                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.487      ;
; 0.158  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.480      ;
; 0.162  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.484      ;
; 0.162  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.484      ;
; 0.163  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.485      ;
; 0.165  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6~porta_address_reg0                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.495      ;
; 0.166  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.488      ;
; 0.167  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.489      ;
; 0.167  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.489      ;
; 0.169  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.491      ;
; 0.169  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.491      ;
; 0.172  ; sobel_algorithm:u2|din_1[1]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172  ; vga_pic:u4|wr_addr[7]                                                                                                                              ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.504      ;
; 0.173  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.495      ;
; 0.173  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.495      ;
; 0.176  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.498      ;
; 0.183  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.505      ;
; 0.186  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full           ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:u1|rx_data[1]                                                                                                                              ; uart_rx:u1|rx_data[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:u1|rx_data[4]                                                                                                                              ; uart_rx:u1|rx_data[4]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:u1|rx_data[5]                                                                                                                              ; uart_rx:u1|rx_data[5]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uart_rx:u1|rx_data[0]                                                                                                                              ; uart_rx:u1|rx_data[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|stcp                                                                                                     ; dynamic_scanning_display:u6|hc595_ctrl:u3|stcp                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|shcp                                                                                                     ; dynamic_scanning_display:u6|hc595_ctrl:u3|shcp                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds                                                                                                       ; dynamic_scanning_display:u6|hc595_ctrl:u3|ds                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[1]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[1]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[3]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[3]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[2]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[2]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[0]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|bit_cnt[0]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[1]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[1]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[0]                                                                                               ; dynamic_scanning_display:u6|hc595_ctrl:u3|div_cnt[0]                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; sobel_algorithm:u2|data_out[7]                                                                                                                     ; sobel_algorithm:u2|data_out[7]                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sobel_algorithm:u2|gxy[0]                                                                                                                          ; sobel_algorithm:u2|gxy[0]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|din_1[2]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.512      ;
; 0.187  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:u1|rx_data[2]                                                                                                                              ; uart_rx:u1|rx_data[2]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:u1|rx_data[3]                                                                                                                              ; uart_rx:u1|rx_data[3]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:u1|rx_data[6]                                                                                                                              ; uart_rx:u1|rx_data[6]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:u1|rx_data[7]                                                                                                                              ; uart_rx:u1|rx_data[7]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|row_cnt[5]                                                                                                                      ; sobel_algorithm:u2|row_cnt[5]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|row_cnt[0]                                                                                                                      ; sobel_algorithm:u2|row_cnt[0]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|row_cnt[6]                                                                                                                      ; sobel_algorithm:u2|row_cnt[6]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|row_cnt[7]                                                                                                                      ; sobel_algorithm:u2|row_cnt[7]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|row_cnt[1]                                                                                                                      ; sobel_algorithm:u2|row_cnt[1]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|row_cnt[4]                                                                                                                      ; sobel_algorithm:u2|row_cnt[4]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|row_cnt[2]                                                                                                                      ; sobel_algorithm:u2|row_cnt[2]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sobel_algorithm:u2|row_cnt[3]                                                                                                                      ; sobel_algorithm:u2|row_cnt[3]                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:u1|work_en                                                                                                                                 ; uart_rx:u1|work_en                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:u5|tx                                                                                                                                      ; uart_tx:u5|tx                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:u5|work_en                                                                                                                                 ; uart_tx:u5|work_en                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:u5|bit_cnt[1]                                                                                                                              ; uart_tx:u5|bit_cnt[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:u5|bit_cnt[2]                                                                                                                              ; uart_tx:u5|bit_cnt[2]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:u5|bit_cnt[3]                                                                                                                              ; uart_tx:u5|bit_cnt[3]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_tx:u5|bit_cnt[0]                                                                                                                              ; uart_tx:u5|bit_cnt[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; sobel_algorithm:u2|din_1[4]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.513      ;
; 0.189  ; sobel_algorithm:u2|din_1[3]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.514      ;
; 0.190  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.516      ;
; 0.191  ; sobel_algorithm:u2|din_1[7]                                                                                                                        ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.516      ;
; 0.192  ; uart_rx:u1|rx_data[1]                                                                                                                              ; uart_rx:u1|para_out[1]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; uart_rx:u1|rx_data[5]                                                                                                                              ; uart_rx:u1|para_out[5]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193  ; sobel_algorithm:u2|dout_2_reg[3]                                                                                                                   ; sobel_algorithm:u2|b_3[3]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; uart_rx:u1|rx_data[3]                                                                                                                              ; uart_rx:u1|para_out[3]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; sobel_algorithm:u2|a_2[7]                                                                                                                          ; sobel_algorithm:u2|a_1[7]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sobel_algorithm:u2|dout_2_reg[4]                                                                                                                   ; sobel_algorithm:u2|b_3[4]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; sobel_algorithm:u2|data_in_reg[4]                                                                                                                  ; sobel_algorithm:u2|c_3[4]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sobel_algorithm:u2|data_in_reg[3]                                                                                                                  ; sobel_algorithm:u2|c_3[3]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sobel_algorithm:u2|dout_2_reg[1]                                                                                                                   ; sobel_algorithm:u2|b_3[1]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; uart_rx:u1|rx_data[4]                                                                                                                              ; uart_rx:u1|para_out[4]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; uart_rx:u1|rx_data[7]                                                                                                                              ; uart_rx:u1|para_out[7]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; uart_rx:u1|rx_reg1                                                                                                                                 ; uart_rx:u1|rx_reg2                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195  ; sobel_algorithm:u2|dout_2_reg[5]                                                                                                                   ; sobel_algorithm:u2|b_3[5]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; uart_rx:u1|rx_data[6]                                                                                                                              ; uart_rx:u1|para_out[6]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195  ; uart_rx:u1|rx_data[0]                                                                                                                              ; uart_rx:u1|para_out[0]                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196  ; sobel_algorithm:u2|dout_2_reg[7]                                                                                                                   ; sobel_algorithm:u2|b_3[7]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.478      ;
; 0.197  ; sobel_algorithm:u2|c_2[1]                                                                                                                          ; sobel_algorithm:u2|c_1[1]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.479      ;
; 0.198  ; sobel_algorithm:u2|b_3[6]                                                                                                                          ; sobel_algorithm:u2|b_2[6]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.480      ;
; 0.205  ; sobel_algorithm:u2|a_2[2]                                                                                                                          ; sobel_algorithm:u2|a_1[2]                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.488      ;
; 0.206  ; sobel_algorithm:u2|key_filter:key1|cnt_20ms[0]                                                                                                     ; sobel_algorithm:u2|key_filter:key1|key_flag                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207  ; sobel_algorithm:u2|key_filter:key2|cnt_20ms[0]                                                                                                     ; sobel_algorithm:u2|key_filter:key2|key_flag                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.490      ;
; 0.209  ; sobel_algorithm:u2|rd_en_reg                                                                                                                       ; sobel_algorithm:u2|rd_en_reg1                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209  ; vga_pic:u4|wr_addr[10]                                                                                                                             ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14~porta_address_reg0                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.536      ;
; 0.212  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.494      ;
; 0.217  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.499      ;
; 0.218  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.500      ;
; 0.222  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.343      ;
; 0.225  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|rx_data[0]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.346      ;
; 0.226  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.508      ;
; 0.226  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.508      ;
; 0.226  ; uart_rx:u1|rx_reg3                                                                                                                                 ; uart_rx:u1|start_flag                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.347      ;
; 0.226  ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.508      ;
; 0.227  ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.509      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.072 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.427      ;
; 0.178 ; vga_pic:u4|rd_addr[12]                                                                               ; vga_pic:u4|rd_addr[12]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[0]                                                                                ; vga_pic:u4|rd_addr[0]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[1]                                                                                ; vga_pic:u4|rd_addr[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[2]                                                                                ; vga_pic:u4|rd_addr[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[3]                                                                                ; vga_pic:u4|rd_addr[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[4]                                                                                ; vga_pic:u4|rd_addr[4]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[5]                                                                                ; vga_pic:u4|rd_addr[5]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[6]                                                                                ; vga_pic:u4|rd_addr[6]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[7]                                                                                ; vga_pic:u4|rd_addr[7]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[8]                                                                                ; vga_pic:u4|rd_addr[8]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[9]                                                                                ; vga_pic:u4|rd_addr[9]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[10]                                                                               ; vga_pic:u4|rd_addr[10]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[11]                                                                               ; vga_pic:u4|rd_addr[11]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[13]                                                                               ; vga_pic:u4|rd_addr[13]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_pic:u4|rd_addr[14]                                                                               ; vga_pic:u4|rd_addr[14]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[2]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[9]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[3]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[6]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[7]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:u3|v_cnt[8]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.228 ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|address_reg_b[0] ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.415      ;
; 0.233 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.588      ;
; 0.296 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.651      ;
; 0.426 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.782      ;
; 0.427 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.783      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.463 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.820      ;
; 0.466 ; vga_ctrl:u3|h_cnt[7]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.479 ; vga_ctrl:u3|h_cnt[6]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.483 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.839      ;
; 0.531 ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.545 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.664      ;
; 0.553 ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.674      ;
; 0.597 ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.608 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.727      ;
; 0.608 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.729      ;
; 0.616 ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|address_reg_b[1] ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.797      ;
; 0.618 ; vga_ctrl:u3|h_cnt[4]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; vga_ctrl:u3|h_cnt[4]                           ; u0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.066      ; 0.473      ;
; 0.619 ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.740      ;
; 0.623 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.743      ;
; 0.626 ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.746      ;
; 0.637 ; vga_ctrl:u3|h_cnt[6]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.757      ;
; 0.660 ; vga_ctrl:u3|h_cnt[3]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.781      ;
; 0.674 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.795      ;
; 0.682 ; vga_ctrl:u3|h_cnt[2]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.803      ;
; 0.684 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.693 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.710 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.830      ;
; 0.716 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.838      ;
; 0.717 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.839      ;
; 0.718 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.840      ;
; 0.719 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.841      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.852      ;
; 0.737 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|h_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.858      ;
; 0.751 ; vga_ctrl:u3|h_cnt[5]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.871      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.753 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.876      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[5]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[0]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[1]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[2]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[9]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[3]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[4]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[7]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.755 ; vga_ctrl:u3|h_cnt[0]                                                                                 ; vga_ctrl:u3|v_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.878      ;
; 0.759 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[6]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.773 ; vga_ctrl:u3|h_cnt[1]                                                                                 ; vga_ctrl:u3|h_cnt[8]                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.895      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.201 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.321      ;
; 0.264 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.384      ;
; 0.271 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.392      ;
; 0.324 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.444      ;
; 0.373 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.493      ;
; 0.419 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.024      ; 0.527      ;
; 0.435 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.555      ;
; 0.454 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.024      ; 0.562      ;
; 0.486 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.606      ;
; 0.489 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.037      ; 0.610      ;
; 0.571 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.691      ;
; 0.580 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.036      ; 0.700      ;
; 0.583 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.049      ; 0.716      ;
; 0.615 ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 0.000        ; 0.024      ; 0.723      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk'                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[1] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[2] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[0] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[3] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[4] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[5] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[6] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|sel_reg[7] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[0]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[3]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[4]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[5]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[6]|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[7]|clk                                   ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[1]|clk                                   ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[2]|clk                                   ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|inclk[0]                      ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|outclk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk|q                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk|q                                     ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|inclk[0]                      ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|vision_clk~clkctrl|outclk                        ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[1]|clk                                   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[2]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[0]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[3]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[4]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[5]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[6]|clk                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; Rise       ; u6|u2|sel_reg[7]|clk                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga_ctrl:u3|h_cnt[4]'                                                            ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                       ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+
; 0.252 ; 0.252        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[0]         ;
; 0.252 ; 0.252        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[2]         ;
; 0.252 ; 0.252        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[7]         ;
; 0.252 ; 0.252        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[8]         ;
; 0.255 ; 0.255        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[0]|datac            ;
; 0.255 ; 0.255        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[2]|datac            ;
; 0.255 ; 0.255        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[7]|datac            ;
; 0.255 ; 0.255        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[8]|datac            ;
; 0.255 ; 0.255        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[5]         ;
; 0.255 ; 0.255        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[7]         ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[5]|datac            ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[7]|datac            ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[1]|datad            ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[3]|datad            ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[5]|datad            ;
; 0.259 ; 0.259        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[1]|datad            ;
; 0.259 ; 0.259        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[2]|datad            ;
; 0.259 ; 0.259        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[3]|datad            ;
; 0.259 ; 0.259        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[4]|datad            ;
; 0.259 ; 0.259        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[4]|datad            ;
; 0.259 ; 0.259        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[6]|datad            ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[6]|datad            ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[8]|datad            ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[9]|datad            ;
; 0.263 ; 0.263        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[1]         ;
; 0.263 ; 0.263        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[3]         ;
; 0.263 ; 0.263        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[5]         ;
; 0.264 ; 0.264        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[1]         ;
; 0.264 ; 0.264        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[2]         ;
; 0.264 ; 0.264        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[3]         ;
; 0.264 ; 0.264        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[4]         ;
; 0.264 ; 0.264        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[4]         ;
; 0.264 ; 0.264        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[6]         ;
; 0.265 ; 0.265        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[9]|datad            ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[6]         ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[8]         ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[9]         ;
; 0.270 ; 0.270        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[9]         ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|inclk[0] ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|outclk   ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|datad           ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|combout         ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|datab           ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|combout         ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|datab           ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|combout         ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|combout         ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|h_cnt[4]|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|h_cnt[4]|q                ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|dataa           ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~0|combout         ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|combout         ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~1|datab           ;
; 0.613 ; 0.613        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|combout         ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~2|datab           ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|combout         ;
; 0.630 ; 0.630        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3|datad           ;
; 0.682 ; 0.682        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|inclk[0] ;
; 0.682 ; 0.682        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|vga_blk~3clkctrl|outclk   ;
; 0.718 ; 0.718        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[9]         ;
; 0.721 ; 0.721        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[6]         ;
; 0.721 ; 0.721        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[8]         ;
; 0.721 ; 0.721        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[9]         ;
; 0.722 ; 0.722        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[9]|datad            ;
; 0.724 ; 0.724        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[2]         ;
; 0.724 ; 0.724        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[3]         ;
; 0.725 ; 0.725        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[6]|datad            ;
; 0.725 ; 0.725        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[8]|datad            ;
; 0.725 ; 0.725        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[9]|datad            ;
; 0.725 ; 0.725        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[1]         ;
; 0.725 ; 0.725        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[4]         ;
; 0.725 ; 0.725        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[1]         ;
; 0.725 ; 0.725        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[3]         ;
; 0.725 ; 0.725        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[4]         ;
; 0.725 ; 0.725        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[5]         ;
; 0.725 ; 0.725        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[6]         ;
; 0.728 ; 0.728        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[2]|datad            ;
; 0.728 ; 0.728        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[3]|datad            ;
; 0.728 ; 0.728        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[5]|datac            ;
; 0.728 ; 0.728        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[7]|datac            ;
; 0.729 ; 0.729        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[1]|datad            ;
; 0.729 ; 0.729        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_x[4]|datad            ;
; 0.729 ; 0.729        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[1]|datad            ;
; 0.729 ; 0.729        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[3]|datad            ;
; 0.729 ; 0.729        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[4]|datad            ;
; 0.729 ; 0.729        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[5]|datad            ;
; 0.729 ; 0.729        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[6]|datad            ;
; 0.731 ; 0.731        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[5]         ;
; 0.731 ; 0.731        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_x[7]         ;
; 0.732 ; 0.732        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[0]|datac            ;
; 0.732 ; 0.732        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[2]|datac            ;
; 0.732 ; 0.732        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[7]|datac            ;
; 0.732 ; 0.732        ; 0.000          ; High Pulse Width ; vga_ctrl:u3|h_cnt[4] ; Rise       ; u3|pix_y[8]|datac            ;
; 0.735 ; 0.735        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[0]         ;
; 0.735 ; 0.735        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[2]         ;
; 0.735 ; 0.735        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[7]         ;
; 0.735 ; 0.735        ; 0.000          ; Low Pulse Width  ; vga_ctrl:u3|h_cnt[4] ; Fall       ; vga_ctrl:u3|pix_y[8]         ;
+-------+--------------+----------------+------------------+----------------------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'board_clk'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; board_clk~input|o                                        ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; board_clk~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; board_clk ; Rise       ; board_clk~input|i                                        ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; board_clk~input|o                                        ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; board_clk ; Rise       ; u0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; board_clk ; Rise       ; board_clk                                                ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a28~porta_address_reg0                                                                     ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a28~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1~porta_address_reg0                                                                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1~porta_we_reg                                                                            ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a28~portb_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2~porta_address_reg0                                                                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2~porta_we_reg                                                                            ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a31~porta_address_reg0                                                                     ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a31~porta_we_reg                                                                           ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5~porta_address_reg0                                                                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5~porta_we_reg                                                                            ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7~porta_address_reg0                                                                      ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7~porta_we_reg                                                                            ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|fifo_ip:fifo_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0~porta_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0~porta_we_reg                                                                            ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a12~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a12~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1~portb_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a23~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a23~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a24~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a24~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a26~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a26~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a27~porta_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a27~porta_we_reg                                                                           ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a28~porta_datain_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2~portb_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a31~portb_address_reg0                                                                     ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a3~porta_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a3~porta_we_reg                                                                            ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a4~porta_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a4~porta_we_reg                                                                            ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5~portb_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6~porta_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6~porta_we_reg                                                                            ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7~portb_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a8~porta_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a8~porta_we_reg                                                                            ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a9~porta_address_reg0                                                                      ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a9~porta_we_reg                                                                            ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_1_reg[0]                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_1_reg[1]                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_1_reg[2]                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_1_reg[3]                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_1_reg[4]                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_1_reg[5]                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_1_reg[6]                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_algorithm:u2|dout_1_reg[7]                                                                                                                                                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0~portb_address_reg0                                                                      ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10~portb_address_reg0                                                                     ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11~portb_address_reg0                                                                     ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a12~portb_address_reg0                                                                     ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13~portb_address_reg0                                                                     ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14~portb_address_reg0                                                                     ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15~portb_address_reg0                                                                     ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16~porta_datain_reg0                                                                      ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17~portb_address_reg0                                                                     ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a28        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a26        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a31        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a8         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a12        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a23        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a24        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a27        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a3         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a4         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a9         ;
; 19.769 ; 19.953       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|pic_valid                                                                                     ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[0]                                                                                    ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[11]                                                                                   ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[13]                                                                                   ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[14]                                                                                   ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[1]                                                                                    ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[3]                                                                                    ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[4]                                                                                    ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[6]                                                                                    ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[9]                                                                                    ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[10]                                                                                   ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[12]                                                                                   ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[2]                                                                                    ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[5]                                                                                    ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[7]                                                                                    ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|rd_addr[8]                                                                                    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[0]                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[1]                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[2]                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[3]                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[4]                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[6]                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[7]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[5]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[8]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|h_cnt[9]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[0]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[1]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[2]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[3]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[4]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[5]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[6]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[7]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[8]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:u3|v_cnt[9]                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[0] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|out_address_reg_b[1] ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a0         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a10        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a11        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a12        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a13        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a14        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a15        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a17        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a18        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a2         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a22        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a23        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a24        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a26        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a27        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a3         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a4         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a5         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a6         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a8         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a9         ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a1         ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a16        ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a19        ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a20        ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a21        ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a25        ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a29        ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a30        ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:u4|ram_ip:u0|altsyncram:altsyncram_component|altsyncram_ico1:auto_generated|ram_block1a7         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; rx        ; board_clk  ; 2.630 ; 3.295 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_0       ; board_clk  ; 1.713 ; 2.071 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_1       ; board_clk  ; 1.678 ; 2.043 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; rx        ; board_clk  ; -2.245 ; -2.905 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_0       ; board_clk  ; -1.132 ; -1.427 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_1       ; board_clk  ; -1.028 ; -1.336 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; hsync          ; board_clk            ; 2.946 ; 2.918 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blk        ; board_clk            ; 3.688 ; 3.770 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blue[*]    ; board_clk            ; 4.353 ; 4.528 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[3]   ; board_clk            ; 4.340 ; 4.515 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[4]   ; board_clk            ; 4.353 ; 4.528 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_green[*]   ; board_clk            ; 4.454 ; 4.645 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[3]  ; board_clk            ; 4.426 ; 4.611 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[4]  ; board_clk            ; 4.454 ; 4.645 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[5]  ; board_clk            ; 4.411 ; 4.587 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_red[*]     ; board_clk            ; 4.377 ; 4.546 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[2]    ; board_clk            ; 4.363 ; 4.543 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[3]    ; board_clk            ; 4.322 ; 4.475 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[4]    ; board_clk            ; 4.377 ; 4.546 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ; 1.452 ;       ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vsync          ; board_clk            ; 3.548 ; 3.805 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ;       ; 1.501 ; Fall       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; ds             ; board_clk            ; 2.420 ; 2.515 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; shcp           ; board_clk            ; 2.350 ; 2.432 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; stcp           ; board_clk            ; 2.399 ; 2.504 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; tx             ; board_clk            ; 2.587 ; 2.466 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 3.531 ; 3.705 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 4.196 ; 4.463 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 4.183 ; 4.450 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 4.196 ; 4.463 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 4.297 ; 4.580 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 4.269 ; 4.546 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 4.297 ; 4.580 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 4.254 ; 4.522 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 4.220 ; 4.481 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 4.206 ; 4.478 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 3.956 ; 4.198 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 4.220 ; 4.481 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 3.673 ; 3.755 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 4.338 ; 4.513 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 4.325 ; 4.500 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 4.338 ; 4.513 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 4.439 ; 4.630 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 4.411 ; 4.596 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 4.439 ; 4.630 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 4.396 ; 4.572 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 4.362 ; 4.531 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 4.348 ; 4.528 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 4.098 ; 4.248 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 4.362 ; 4.531 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; hsync          ; board_clk            ; 2.436 ; 2.435 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blk        ; board_clk            ; 2.483 ; 2.534 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blue[*]    ; board_clk            ; 2.639 ; 2.737 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[3]   ; board_clk            ; 2.728 ; 2.850 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[4]   ; board_clk            ; 2.639 ; 2.737 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_green[*]   ; board_clk            ; 2.533 ; 2.623 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[3]  ; board_clk            ; 2.665 ; 2.771 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[4]  ; board_clk            ; 2.533 ; 2.623 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[5]  ; board_clk            ; 2.691 ; 2.791 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_red[*]     ; board_clk            ; 2.436 ; 2.517 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[2]    ; board_clk            ; 2.436 ; 2.517 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[3]    ; board_clk            ; 2.672 ; 2.783 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[4]    ; board_clk            ; 2.461 ; 2.531 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ; 1.221 ;       ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vsync          ; board_clk            ; 2.574 ; 2.761 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ;       ; 1.268 ; Fall       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; ds             ; board_clk            ; 2.142 ; 2.233 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; shcp           ; board_clk            ; 2.076 ; 2.155 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; stcp           ; board_clk            ; 2.122 ; 2.224 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; tx             ; board_clk            ; 2.304 ; 2.188 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 3.370 ; 3.536 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 3.964 ; 4.221 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 3.964 ; 4.221 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 3.975 ; 4.228 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 4.031 ; 4.286 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 4.047 ; 4.313 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 4.069 ; 4.330 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 4.031 ; 4.286 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 3.746 ; 3.977 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 3.982 ; 4.234 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 3.746 ; 3.977 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 3.996 ; 4.236 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 3.502 ; 3.582 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 4.096 ; 4.267 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 4.096 ; 4.267 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 4.107 ; 4.274 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 4.163 ; 4.332 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 4.179 ; 4.359 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 4.201 ; 4.376 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 4.163 ; 4.332 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 3.878 ; 4.023 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 4.114 ; 4.280 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 3.878 ; 4.023 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 4.128 ; 4.282 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+---------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                   ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                        ; -9.520   ; -3.124  ; N/A      ; N/A     ; -1.487              ;
;  board_clk                                              ; N/A      ; N/A     ; N/A      ; N/A     ; 9.594               ;
;  dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; -1.013   ; 0.201   ; N/A      ; N/A     ; -1.487              ;
;  u0|altpll_component|auto_generated|pll1|clk[0]         ; -9.520   ; -0.033  ; N/A      ; N/A     ; 19.677              ;
;  u0|altpll_component|auto_generated|pll1|clk[1]         ; -4.853   ; -0.329  ; N/A      ; N/A     ; 9.675               ;
;  vga_ctrl:u3|h_cnt[4]                                   ; -0.291   ; -3.124  ; N/A      ; N/A     ; 0.008               ;
; Design-wide TNS                                         ; -215.25  ; -45.526 ; 0.0      ; 0.0     ; -11.896             ;
;  board_clk                                              ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; -3.694   ; 0.000   ; N/A      ; N/A     ; -11.896             ;
;  u0|altpll_component|auto_generated|pll1|clk[0]         ; -172.894 ; -0.033  ; N/A      ; N/A     ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[1]         ; -38.662  ; -0.329  ; N/A      ; N/A     ; 0.000               ;
;  vga_ctrl:u3|h_cnt[4]                                   ; -1.848   ; -45.308 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; rx        ; board_clk  ; 5.338 ; 5.684 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_0       ; board_clk  ; 3.691 ; 3.761 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_1       ; board_clk  ; 3.641 ; 3.690 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; rx        ; board_clk  ; -2.245 ; -2.905 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_0       ; board_clk  ; -1.132 ; -1.427 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; s_1       ; board_clk  ; -1.028 ; -1.336 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+----------------+----------------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+----------------------+--------+--------+------------+------------------------------------------------+
; hsync          ; board_clk            ; 6.418  ; 6.619  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blk        ; board_clk            ; 8.519  ; 8.192  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blue[*]    ; board_clk            ; 10.183 ; 9.820  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[3]   ; board_clk            ; 10.015 ; 9.721  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[4]   ; board_clk            ; 10.183 ; 9.820  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_green[*]   ; board_clk            ; 10.431 ; 10.042 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[3]  ; board_clk            ; 10.259 ; 9.888  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[4]  ; board_clk            ; 10.431 ; 10.042 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[5]  ; board_clk            ; 10.271 ; 9.893  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_red[*]     ; board_clk            ; 10.217 ; 9.846  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[2]    ; board_clk            ; 10.175 ; 9.801  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[3]    ; board_clk            ; 9.876  ; 9.566  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[4]    ; board_clk            ; 10.217 ; 9.846  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ; 3.110  ;        ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vsync          ; board_clk            ; 8.212  ; 7.887  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ;        ; 3.059  ; Fall       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; ds             ; board_clk            ; 5.487  ; 5.292  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; shcp           ; board_clk            ; 5.237  ; 5.082  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; stcp           ; board_clk            ; 5.346  ; 5.236  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; tx             ; board_clk            ; 5.411  ; 5.473  ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 8.083  ; 7.854  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 9.747  ; 9.482  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 9.579  ; 9.383  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 9.747  ; 9.482  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 9.995  ; 9.704  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 9.823  ; 9.550  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 9.995  ; 9.704  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 9.835  ; 9.555  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 9.781  ; 9.508  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 9.739  ; 9.463  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 9.138  ; 8.922  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 9.781  ; 9.508  ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 8.214  ; 7.802  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 9.878  ; 9.430  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 9.710  ; 9.331  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 9.878  ; 9.430  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 10.126 ; 9.652  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 9.954  ; 9.498  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 10.126 ; 9.652  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 9.966  ; 9.503  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 9.912  ; 9.456  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 9.870  ; 9.411  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 9.269  ; 8.870  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 9.912  ; 9.456  ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
+----------------+----------------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; Data Port      ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+
; hsync          ; board_clk            ; 2.436 ; 2.435 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blk        ; board_clk            ; 2.483 ; 2.534 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_blue[*]    ; board_clk            ; 2.639 ; 2.737 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[3]   ; board_clk            ; 2.728 ; 2.850 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_blue[4]   ; board_clk            ; 2.639 ; 2.737 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_green[*]   ; board_clk            ; 2.533 ; 2.623 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[3]  ; board_clk            ; 2.665 ; 2.771 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[4]  ; board_clk            ; 2.533 ; 2.623 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_green[5]  ; board_clk            ; 2.691 ; 2.791 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; rgb_red[*]     ; board_clk            ; 2.436 ; 2.517 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[2]    ; board_clk            ; 2.436 ; 2.517 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[3]    ; board_clk            ; 2.672 ; 2.783 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb_red[4]    ; board_clk            ; 2.461 ; 2.531 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ; 1.221 ;       ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vsync          ; board_clk            ; 2.574 ; 2.761 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; vga_driver_clk ; board_clk            ;       ; 1.268 ; Fall       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; ds             ; board_clk            ; 2.142 ; 2.233 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; shcp           ; board_clk            ; 2.076 ; 2.155 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; stcp           ; board_clk            ; 2.122 ; 2.224 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; tx             ; board_clk            ; 2.304 ; 2.188 ; Rise       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 3.370 ; 3.536 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 3.964 ; 4.221 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 3.964 ; 4.221 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 3.975 ; 4.228 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 4.031 ; 4.286 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 4.047 ; 4.313 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 4.069 ; 4.330 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 4.031 ; 4.286 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 3.746 ; 3.977 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 3.982 ; 4.234 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 3.746 ; 3.977 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 3.996 ; 4.236 ; Rise       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blk        ; vga_ctrl:u3|h_cnt[4] ; 3.502 ; 3.582 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_blue[*]    ; vga_ctrl:u3|h_cnt[4] ; 4.096 ; 4.267 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[3]   ; vga_ctrl:u3|h_cnt[4] ; 4.096 ; 4.267 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_blue[4]   ; vga_ctrl:u3|h_cnt[4] ; 4.107 ; 4.274 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_green[*]   ; vga_ctrl:u3|h_cnt[4] ; 4.163 ; 4.332 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[3]  ; vga_ctrl:u3|h_cnt[4] ; 4.179 ; 4.359 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[4]  ; vga_ctrl:u3|h_cnt[4] ; 4.201 ; 4.376 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_green[5]  ; vga_ctrl:u3|h_cnt[4] ; 4.163 ; 4.332 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
; rgb_red[*]     ; vga_ctrl:u3|h_cnt[4] ; 3.878 ; 4.023 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[2]    ; vga_ctrl:u3|h_cnt[4] ; 4.114 ; 4.280 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[3]    ; vga_ctrl:u3|h_cnt[4] ; 3.878 ; 4.023 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
;  rgb_red[4]    ; vga_ctrl:u3|h_cnt[4] ; 4.128 ; 4.282 ; Fall       ; vga_ctrl:u3|h_cnt[4]                           ;
+----------------+----------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_red[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_red[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_red[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_red[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_red[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_green[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_green[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_green[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_green[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_green[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_green[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_blue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_blue[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_blue[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_blue[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_blue[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_driver_clk ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb_blk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ds             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; shcp           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stcp           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oe             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; board_clk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; rgb_red[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_red[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb_red[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_red[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb_green[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb_green[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_driver_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb_blk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ds             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; shcp           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; stcp           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; oe             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; rgb_red[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_red[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb_red[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_red[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_driver_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ds             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; shcp           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; stcp           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; oe             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; rgb_red[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_red[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb_red[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_red[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_green[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_green[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_green[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb_green[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_blue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_blue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_blue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb_blue[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_driver_clk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb_blk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ds             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; shcp           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; stcp           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oe             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 15       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; u0|altpll_component|auto_generated|pll1|clk[0]         ; 916      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[0]         ; 34       ; 0        ; 0        ; 0        ;
; vga_ctrl:u3|h_cnt[4]                                   ; u0|altpll_component|auto_generated|pll1|clk[0]         ; 19       ; 1073     ; 0        ; 0        ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1]         ; 352      ; 1        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; u0|altpll_component|auto_generated|pll1|clk[1]         ; 418      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1]         ; 29075    ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; vga_ctrl:u3|h_cnt[4]                                   ; 0        ; 0        ; 123      ; 0        ;
; vga_ctrl:u3|h_cnt[4]                                   ; vga_ctrl:u3|h_cnt[4]                                   ; 0        ; 0        ; 21       ; 21       ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; 15       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; u0|altpll_component|auto_generated|pll1|clk[0]         ; 916      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[0]         ; 34       ; 0        ; 0        ; 0        ;
; vga_ctrl:u3|h_cnt[4]                                   ; u0|altpll_component|auto_generated|pll1|clk[0]         ; 19       ; 1073     ; 0        ; 0        ;
; dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk ; u0|altpll_component|auto_generated|pll1|clk[1]         ; 352      ; 1        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; u0|altpll_component|auto_generated|pll1|clk[1]         ; 418      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1]         ; u0|altpll_component|auto_generated|pll1|clk[1]         ; 29075    ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0]         ; vga_ctrl:u3|h_cnt[4]                                   ; 0        ; 0        ; 123      ; 0        ;
; vga_ctrl:u3|h_cnt[4]                                   ; vga_ctrl:u3|h_cnt[4]                                   ; 0        ; 0        ; 21       ; 21       ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 463   ; 463  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 219   ; 219  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Jan 25 17:06:58 2023
Info: Command: quartus_sta edge_detection -c edge_detection
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'edge_detection.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name board_clk board_clk
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[1]} {u0|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_ctrl:u3|h_cnt[4] vga_ctrl:u3|h_cnt[4]
    Info (332105): create_clock -period 1.000 -name dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u3|vga_blk~1  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.520            -172.894 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.853             -38.662 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.013              -3.694 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
    Info (332119):     0.063               0.000 vga_ctrl:u3|h_cnt[4] 
Info (332146): Worst-case hold slack is -3.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.124             -45.308 vga_ctrl:u3|h_cnt[4] 
    Info (332119):    -0.218              -0.218 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.090               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.516               0.000 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -11.896 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
    Info (332119):     0.276               0.000 vga_ctrl:u3|h_cnt[4] 
    Info (332119):     9.701               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 board_clk 
    Info (332119):    19.708               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u3|vga_blk~1  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.440            -150.893 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.300             -33.636 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.829              -2.790 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
    Info (332119):    -0.291              -1.848 vga_ctrl:u3|h_cnt[4] 
Info (332146): Worst-case hold slack is -2.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.824             -38.503 vga_ctrl:u3|h_cnt[4] 
    Info (332119):    -0.329              -0.329 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.033              -0.033 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.485               0.000 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -11.896 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
    Info (332119):     0.008               0.000 vga_ctrl:u3|h_cnt[4] 
    Info (332119):     9.675               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 board_clk 
    Info (332119):    19.677               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u3|vga_blk~1  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.136             -73.369 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.764             -13.896 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.102               0.000 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
    Info (332119):     0.483               0.000 vga_ctrl:u3|h_cnt[4] 
Info (332146): Worst-case hold slack is -1.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.556             -22.284 vga_ctrl:u3|h_cnt[4] 
    Info (332119):    -0.058              -0.058 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.072               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.201               0.000 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000              -8.000 dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk 
    Info (332119):     0.252               0.000 vga_ctrl:u3|h_cnt[4] 
    Info (332119):     9.594               0.000 board_clk 
    Info (332119):     9.732               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.734               0.000 u0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4682 megabytes
    Info: Processing ended: Wed Jan 25 17:07:02 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


