# tb_automation
Automates test benches creating for the modules described by SystemVerilog language.
