Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Oct  6 13:02:22 2023
| Host         : LAPTOP-U9EM5UJ6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DG_multiple_led_control_sets_placed.rpt
| Design       : DG_multiple_led
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             514 |          287 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1271 |          463 |
| Yes          | No                    | No                     |              64 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                          Enable Signal                         |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  inst_clk_33_3/inst/clk_out1 |                                                                |                                                          |                1 |              2 |         2.00 |
|  inst_clk_33_3/inst/clk_out1 |                                                                | u_Izhikevich_model_pipeline_multiple/SR[0]               |                3 |              8 |         2.67 |
|  inst_clk_33_3/inst/clk_out1 |                                                                | u_Izhikevich_model_pipeline_multiple/pointer_reg[0]_3[0] |                2 |              8 |         4.00 |
|  inst_clk_33_3/inst/clk_out1 |                                                                | u_Izhikevich_model_pipeline_multiple/pointer_reg[0]_4[0] |                2 |              8 |         4.00 |
|  inst_clk_33_3/inst/clk_out1 |                                                                | u_Izhikevich_model_pipeline_multiple/pointer_reg[1]_1[0] |                3 |              8 |         2.67 |
|  inst_clk_33_3/inst/clk_out1 | u_led_spikes/duty_cycle[1][7]_i_1_n_0                          | rstp_IBUF                                                |                3 |              8 |         2.67 |
|  inst_clk_33_3/inst/clk_out1 | u_led_spikes/duty_cycle[3][7]_i_1_n_0                          | rstp_IBUF                                                |                3 |              8 |         2.67 |
|  inst_clk_33_3/inst/clk_out1 | u_led_spikes/duty_cycle[0][7]_i_1_n_0                          | rstp_IBUF                                                |                4 |              8 |         2.00 |
|  inst_clk_33_3/inst/clk_out1 | u_led_spikes/duty_cycle[2][7]_i_1_n_0                          | rstp_IBUF                                                |                4 |              8 |         2.00 |
|  u_reg_next_reg[0]_3         |                                                                |                                                          |               83 |            128 |         1.54 |
|  u_reg_next_reg[1]_1         |                                                                |                                                          |               67 |            128 |         1.91 |
|  u_reg_next_reg[3]_2         |                                                                |                                                          |               69 |            128 |         1.86 |
|  u_reg_next_reg[2]_0         |                                                                |                                                          |               67 |            128 |         1.91 |
|  inst_clk_33_3/inst/clk_out1 | u_Izhikevich_model_pipeline_multiple/v_reg_reg_0_3_0_0_i_2_n_0 |                                                          |               53 |            320 |         6.04 |
|  inst_clk_33_3/inst/clk_out1 |                                                                | rstp_IBUF                                                |              453 |           1239 |         2.74 |
+------------------------------+----------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


