# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Simple-FPGA-Clock.srcs/sources_1/new/decimal_decoder.v" \
"../../../../Simple-FPGA-Clock.srcs/sources_1/new/decimal_encoder.v" \
"../../../../Simple-FPGA-Clock.srcs/sources_1/new/new_counter_setter.v" \
"../../../../Simple-FPGA-Clock.srcs/sim_1/new/new_setter_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
