Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 22:18:24 2025
| Host         : Sergiu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           64          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (32)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_a_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_a_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_a_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_a_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_a_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_a_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_a_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_a_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_b_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_b_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_b_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_b_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_b_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_b_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_b_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_b_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_x_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_x_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_x_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_x_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_x_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_x_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_x_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_x_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_y_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_y_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_y_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_y_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_y_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_y_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_y_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fp_equation_solver_0/inst/reg_y_reg[30]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.799     -217.733                     64                 4243        0.071        0.000                      0                 4243        9.020        0.000                       0                  2045  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.799     -217.733                     64                 4119        0.071        0.000                      0                 4119        9.020        0.000                       0                  2045  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.062        0.000                      0                  124        0.539        0.000                      0                  124  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           64  Failing Endpoints,  Worst Slack       -3.799ns,  Total Violation     -217.733ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.799ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.601ns  (logic 4.176ns (17.694%)  route 19.425ns (82.306%))
  Logic Levels:           30  (LUT4=7 LUT5=2 LUT6=21)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 22.891 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.651     2.945    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X49Y97         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/Q
                         net (fo=39, routed)          1.075     4.476    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_1[1]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.458     5.058    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent952237_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.182 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_39/O
                         net (fo=2, routed)           0.857     6.039    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2651_in
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_38/O
                         net (fo=4, routed)           0.713     6.876    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent872055_out
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.000 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_44/O
                         net (fo=2, routed)           0.592     7.592    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2424_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.716 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_32/O
                         net (fo=3, routed)           0.708     8.424    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2187_in
    SLICE_X46Y100        LUT4 (Prop_lut4_I0_O)        0.124     8.548 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_42/O
                         net (fo=4, routed)           0.595     9.143    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent771683_out
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[8]_i_52/O
                         net (fo=5, routed)           0.482     9.749    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent711691_out
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.873 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_39/O
                         net (fo=2, routed)           0.594    10.467    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1964_in
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.591 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_37/O
                         net (fo=4, routed)           0.610    11.200    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent631509_out
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.324 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_31/O
                         net (fo=3, routed)           0.613    11.937    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1737_in
    SLICE_X49Y101        LUT4 (Prop_lut4_I2_O)        0.124    12.061 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_24/O
                         net (fo=4, routed)           0.827    12.889    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1500_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.013 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_57/O
                         net (fo=4, routed)           0.723    13.735    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1268_in
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.124    13.859 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_43/O
                         net (fo=3, routed)           0.664    14.524    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1031_in
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_34/O
                         net (fo=4, routed)           0.653    15.301    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent47567_out
    SLICE_X51Y100        LUT4 (Prop_lut4_I1_O)        0.124    15.425 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_30/O
                         net (fo=4, routed)           0.764    16.189    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent44571_out
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    16.313 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_93__0/O
                         net (fo=4, routed)           0.512    16.824    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent38579_out
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    16.948 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_73__0/O
                         net (fo=2, routed)           0.590    17.539    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent35583_out
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.663 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54__0/O
                         net (fo=3, routed)           0.702    18.364    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent29591_out
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.124    18.488 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_56__0/O
                         net (fo=3, routed)           0.667    19.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in595_in
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.124    19.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_39__0/O
                         net (fo=4, routed)           0.501    19.781    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent21409_out
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.124    19.905 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25__0/O
                         net (fo=3, routed)           0.623    20.528    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in368_in
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    20.652 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_28__0/O
                         net (fo=1, routed)           0.570    21.222    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in141_in
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.346 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_13__0/O
                         net (fo=10, routed)          0.362    21.708    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent8_14
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.832 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_4__0/O
                         net (fo=43, routed)          0.620    22.452    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent2_1
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.576 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_4__0/O
                         net (fo=4, routed)           0.852    23.428    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/p_1_in5545_in
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.552 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[13]_i_6_comp/O
                         net (fo=1, routed)           0.833    24.385    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry113_repN
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.124    24.509 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.868    25.377    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.124    25.501 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.498    25.999    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X57Y98         LUT6 (Prop_lut6_I3_O)        0.124    26.123 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_sgn_i_3/O
                         net (fo=1, routed)           0.299    26.422    design_1_i/fp_equation_solver_0/inst/z_sign_51
    SLICE_X57Y100        LUT6 (Prop_lut6_I2_O)        0.124    26.546 r  design_1_i/fp_equation_solver_0/inst/B_sgn_i_1/O
                         net (fo=1, routed)           0.000    26.546    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_0
    SLICE_X57Y100        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.712    22.891    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg/C
                         clock pessimism              0.129    23.020    
                         clock uncertainty           -0.302    22.718    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.029    22.747    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                         -26.546    
  -------------------------------------------------------------------
                         slack                                 -3.799    

Slack (VIOLATED) :        -3.755ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.505ns  (logic 4.052ns (17.239%)  route 19.453ns (82.761%))
  Logic Levels:           29  (LUT4=5 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.842     3.136    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y108        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     3.592 r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/Q
                         net (fo=28, routed)          0.909     4.501    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_sgn_reg_2[0]
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.625 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.588     5.213    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent952237_out
    SLICE_X41Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.337 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_18/O
                         net (fo=5, routed)           0.632     5.969    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in2646_in
    SLICE_X42Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_24/O
                         net (fo=5, routed)           0.833     6.926    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent881861_out
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.050 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45/O
                         net (fo=1, routed)           0.770     7.820    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.944 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_34/O
                         net (fo=2, routed)           0.690     8.634    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent781489_out
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.758 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_43/O
                         net (fo=2, routed)           0.648     9.406    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent751493_out
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.124     9.530 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_52/O
                         net (fo=4, routed)           0.684    10.215    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent721497_out
    SLICE_X36Y111        LUT4 (Prop_lut4_I1_O)        0.124    10.339 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_40/O
                         net (fo=3, routed)           0.322    10.661    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent691501_out
    SLICE_X41Y111        LUT4 (Prop_lut4_I3_O)        0.124    10.785 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_34/O
                         net (fo=3, routed)           0.892    11.676    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1727_in
    SLICE_X35Y110        LUT6 (Prop_lut6_I4_O)        0.124    11.800 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_32/O
                         net (fo=3, routed)           0.465    12.265    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent611319_out
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.124    12.389 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[13]_i_68/O
                         net (fo=4, routed)           0.836    13.225    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent551327_out
    SLICE_X32Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_103/O
                         net (fo=3, routed)           0.315    13.664    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent491335_out
    SLICE_X33Y116        LUT4 (Prop_lut4_I3_O)        0.124    13.788 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_107/O
                         net (fo=4, routed)           0.817    14.605    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1520_in
    SLICE_X32Y114        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[14]_i_36/O
                         net (fo=2, routed)           0.673    15.402    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1288_in
    SLICE_X35Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_87/O
                         net (fo=6, routed)           0.757    16.283    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent39963_out
    SLICE_X35Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.407 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_91/O
                         net (fo=2, routed)           0.749    17.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1056_in
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_72_comp/O
                         net (fo=4, routed)           0.783    18.062    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in822_in
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    18.186 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54/O
                         net (fo=4, routed)           0.462    18.649    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent29591_out
    SLICE_X36Y115        LUT4 (Prop_lut4_I3_O)        0.124    18.773 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_36_comp/O
                         net (fo=1, routed)           0.635    19.407    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent23599_out_repN
    SLICE_X34Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.531 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_40_comp/O
                         net (fo=4, routed)           0.661    20.193    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in600_in
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    20.317 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25/O
                         net (fo=3, routed)           0.605    20.922    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in368_in
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124    21.046 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_12/O
                         net (fo=7, routed)           0.474    21.520    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent13227_out
    SLICE_X36Y115        LUT5 (Prop_lut5_I2_O)        0.124    21.644 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp[0]_i_11/O
                         net (fo=7, routed)           0.773    22.417    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/p_1_in144_in
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    22.541 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_16/O
                         net (fo=1, routed)           0.814    23.355    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/p_1_in5561_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.124    23.479 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603    24.082    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.206 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350    24.556    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124    24.680 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.661    25.341    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.124    25.465 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[7]_i_5_comp_4/O
                         net (fo=30, routed)          1.052    26.517    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/z_sign1
    SLICE_X42Y114        LUT6 (Prop_lut6_I2_O)        0.124    26.641 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.641    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]_0
    SLICE_X42Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.648    22.827    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X42Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]/C
                         clock pessimism              0.280    23.107    
                         clock uncertainty           -0.302    22.805    
    SLICE_X42Y114        FDSE (Setup_fdse_C_D)        0.081    22.886    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]
  -------------------------------------------------------------------
                         required time                         22.886    
                         arrival time                         -26.641    
  -------------------------------------------------------------------
                         slack                                 -3.755    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 4.052ns (17.329%)  route 19.330ns (82.671%))
  Logic Levels:           29  (LUT4=7 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.651     2.945    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X49Y97         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/Q
                         net (fo=39, routed)          1.075     4.476    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_1[1]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.458     5.058    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent952237_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.182 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_39/O
                         net (fo=2, routed)           0.857     6.039    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2651_in
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_38/O
                         net (fo=4, routed)           0.713     6.876    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent872055_out
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.000 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_44/O
                         net (fo=2, routed)           0.592     7.592    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2424_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.716 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_32/O
                         net (fo=3, routed)           0.708     8.424    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2187_in
    SLICE_X46Y100        LUT4 (Prop_lut4_I0_O)        0.124     8.548 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_42/O
                         net (fo=4, routed)           0.595     9.143    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent771683_out
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[8]_i_52/O
                         net (fo=5, routed)           0.482     9.749    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent711691_out
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.873 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_39/O
                         net (fo=2, routed)           0.594    10.467    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1964_in
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.591 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_37/O
                         net (fo=4, routed)           0.610    11.200    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent631509_out
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.324 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_31/O
                         net (fo=3, routed)           0.613    11.937    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1737_in
    SLICE_X49Y101        LUT4 (Prop_lut4_I2_O)        0.124    12.061 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_24/O
                         net (fo=4, routed)           0.827    12.889    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1500_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.013 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_57/O
                         net (fo=4, routed)           0.723    13.735    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1268_in
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.124    13.859 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_43/O
                         net (fo=3, routed)           0.664    14.524    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1031_in
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_34/O
                         net (fo=4, routed)           0.653    15.301    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent47567_out
    SLICE_X51Y100        LUT4 (Prop_lut4_I1_O)        0.124    15.425 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_30/O
                         net (fo=4, routed)           0.764    16.189    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent44571_out
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    16.313 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_93__0/O
                         net (fo=4, routed)           0.512    16.824    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent38579_out
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    16.948 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_73__0/O
                         net (fo=2, routed)           0.590    17.539    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent35583_out
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.663 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54__0/O
                         net (fo=3, routed)           0.702    18.364    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent29591_out
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.124    18.488 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_56__0/O
                         net (fo=3, routed)           0.667    19.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in595_in
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.124    19.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_39__0/O
                         net (fo=4, routed)           0.501    19.781    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent21409_out
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.124    19.905 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25__0/O
                         net (fo=3, routed)           0.623    20.528    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in368_in
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    20.652 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_28__0/O
                         net (fo=1, routed)           0.570    21.222    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in141_in
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.346 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_13__0/O
                         net (fo=10, routed)          0.362    21.708    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent8_14
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.832 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_4__0/O
                         net (fo=43, routed)          0.620    22.452    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent2_1
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.576 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_4__0/O
                         net (fo=4, routed)           0.852    23.428    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/p_1_in5545_in
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.552 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[13]_i_6_comp/O
                         net (fo=1, routed)           0.833    24.385    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry113_repN
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.124    24.509 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.868    25.377    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.124    25.501 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.702    26.203    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124    26.327 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.327    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]_0
    SLICE_X58Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.538    22.717    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X58Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y98         FDSE (Setup_fdse_C_D)        0.077    22.621    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]
  -------------------------------------------------------------------
                         required time                         22.621    
                         arrival time                         -26.327    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.693ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.391ns  (logic 4.052ns (17.323%)  route 19.339ns (82.677%))
  Logic Levels:           29  (LUT4=5 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.842     3.136    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y108        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     3.592 r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/Q
                         net (fo=28, routed)          0.909     4.501    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_sgn_reg_2[0]
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.625 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.588     5.213    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent952237_out
    SLICE_X41Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.337 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_18/O
                         net (fo=5, routed)           0.632     5.969    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in2646_in
    SLICE_X42Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_24/O
                         net (fo=5, routed)           0.833     6.926    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent881861_out
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.050 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45/O
                         net (fo=1, routed)           0.770     7.820    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.944 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_34/O
                         net (fo=2, routed)           0.690     8.634    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent781489_out
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.758 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_43/O
                         net (fo=2, routed)           0.648     9.406    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent751493_out
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.124     9.530 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_52/O
                         net (fo=4, routed)           0.684    10.215    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent721497_out
    SLICE_X36Y111        LUT4 (Prop_lut4_I1_O)        0.124    10.339 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_40/O
                         net (fo=3, routed)           0.322    10.661    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent691501_out
    SLICE_X41Y111        LUT4 (Prop_lut4_I3_O)        0.124    10.785 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_34/O
                         net (fo=3, routed)           0.892    11.676    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1727_in
    SLICE_X35Y110        LUT6 (Prop_lut6_I4_O)        0.124    11.800 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_32/O
                         net (fo=3, routed)           0.465    12.265    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent611319_out
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.124    12.389 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[13]_i_68/O
                         net (fo=4, routed)           0.836    13.225    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent551327_out
    SLICE_X32Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_103/O
                         net (fo=3, routed)           0.315    13.664    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent491335_out
    SLICE_X33Y116        LUT4 (Prop_lut4_I3_O)        0.124    13.788 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_107/O
                         net (fo=4, routed)           0.817    14.605    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1520_in
    SLICE_X32Y114        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[14]_i_36/O
                         net (fo=2, routed)           0.673    15.402    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1288_in
    SLICE_X35Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_87/O
                         net (fo=6, routed)           0.757    16.283    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent39963_out
    SLICE_X35Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.407 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_91/O
                         net (fo=2, routed)           0.749    17.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1056_in
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_72_comp/O
                         net (fo=4, routed)           0.783    18.062    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in822_in
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    18.186 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54/O
                         net (fo=4, routed)           0.462    18.649    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent29591_out
    SLICE_X36Y115        LUT4 (Prop_lut4_I3_O)        0.124    18.773 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_36_comp/O
                         net (fo=1, routed)           0.635    19.407    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent23599_out_repN
    SLICE_X34Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.531 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_40_comp/O
                         net (fo=4, routed)           0.661    20.193    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in600_in
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    20.317 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25/O
                         net (fo=3, routed)           0.605    20.922    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in368_in
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124    21.046 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_12/O
                         net (fo=7, routed)           0.474    21.520    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent13227_out
    SLICE_X36Y115        LUT5 (Prop_lut5_I2_O)        0.124    21.644 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp[0]_i_11/O
                         net (fo=7, routed)           0.773    22.417    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/p_1_in144_in
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    22.541 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_16/O
                         net (fo=1, routed)           0.814    23.355    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/p_1_in5561_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.124    23.479 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603    24.082    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.206 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350    24.556    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124    24.680 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.661    25.341    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.124    25.465 f  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[7]_i_5_comp_4/O
                         net (fo=30, routed)          0.938    26.403    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/z_sign1
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124    26.527 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[21]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.527    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[21]
    SLICE_X43Y113        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.648    22.827    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X43Y113        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[21]/C
                         clock pessimism              0.280    23.107    
                         clock uncertainty           -0.302    22.805    
    SLICE_X43Y113        FDRE (Setup_fdre_C_D)        0.029    22.834    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[21]
  -------------------------------------------------------------------
                         required time                         22.834    
                         arrival time                         -26.527    
  -------------------------------------------------------------------
                         slack                                 -3.693    

Slack (VIOLATED) :        -3.684ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.314ns  (logic 4.176ns (17.912%)  route 19.138ns (82.088%))
  Logic Levels:           30  (LUT4=7 LUT5=2 LUT6=21)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.651     2.945    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X49Y97         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/Q
                         net (fo=39, routed)          1.075     4.476    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_1[1]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.458     5.058    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent952237_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.182 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_39/O
                         net (fo=2, routed)           0.857     6.039    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2651_in
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_38/O
                         net (fo=4, routed)           0.713     6.876    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent872055_out
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.000 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_44/O
                         net (fo=2, routed)           0.592     7.592    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2424_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.716 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_32/O
                         net (fo=3, routed)           0.708     8.424    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2187_in
    SLICE_X46Y100        LUT4 (Prop_lut4_I0_O)        0.124     8.548 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_42/O
                         net (fo=4, routed)           0.595     9.143    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent771683_out
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[8]_i_52/O
                         net (fo=5, routed)           0.482     9.749    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent711691_out
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.873 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_39/O
                         net (fo=2, routed)           0.594    10.467    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1964_in
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.591 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_37/O
                         net (fo=4, routed)           0.610    11.200    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent631509_out
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.324 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_31/O
                         net (fo=3, routed)           0.613    11.937    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1737_in
    SLICE_X49Y101        LUT4 (Prop_lut4_I2_O)        0.124    12.061 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_24/O
                         net (fo=4, routed)           0.827    12.889    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1500_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.013 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_57/O
                         net (fo=4, routed)           0.723    13.735    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1268_in
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.124    13.859 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_43/O
                         net (fo=3, routed)           0.664    14.524    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1031_in
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_34/O
                         net (fo=4, routed)           0.653    15.301    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent47567_out
    SLICE_X51Y100        LUT4 (Prop_lut4_I1_O)        0.124    15.425 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_30/O
                         net (fo=4, routed)           0.764    16.189    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent44571_out
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    16.313 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_93__0/O
                         net (fo=4, routed)           0.512    16.824    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent38579_out
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    16.948 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_73__0/O
                         net (fo=2, routed)           0.590    17.539    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent35583_out
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.663 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54__0/O
                         net (fo=3, routed)           0.702    18.364    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent29591_out
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.124    18.488 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_56__0/O
                         net (fo=3, routed)           0.667    19.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in595_in
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.124    19.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_39__0/O
                         net (fo=4, routed)           0.501    19.781    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent21409_out
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.124    19.905 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25__0/O
                         net (fo=3, routed)           0.623    20.528    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in368_in
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    20.652 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_28__0/O
                         net (fo=1, routed)           0.570    21.222    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in141_in
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.346 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_13__0/O
                         net (fo=10, routed)          0.362    21.708    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent8_14
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.832 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_4__0/O
                         net (fo=43, routed)          0.620    22.452    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent2_1
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.576 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_4__0/O
                         net (fo=4, routed)           0.852    23.428    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/p_1_in5545_in
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.552 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[13]_i_6_comp/O
                         net (fo=1, routed)           0.833    24.385    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry113_repN
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.124    24.509 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.232    24.741    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124    24.865 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_6/O
                         net (fo=4, routed)           0.455    25.321    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry135529_out
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.445 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_3/O
                         net (fo=5, routed)           0.690    26.135    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15520_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.124    26.259 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.259    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]_0
    SLICE_X57Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.538    22.717    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X57Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X57Y98         FDSE (Setup_fdse_C_D)        0.032    22.576    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]
  -------------------------------------------------------------------
                         required time                         22.576    
                         arrival time                         -26.259    
  -------------------------------------------------------------------
                         slack                                 -3.684    

Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.306ns  (logic 4.052ns (17.386%)  route 19.254ns (82.614%))
  Logic Levels:           29  (LUT4=7 LUT5=3 LUT6=19)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.651     2.945    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X49Y97         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/Q
                         net (fo=39, routed)          1.075     4.476    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_1[1]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.458     5.058    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent952237_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.182 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_39/O
                         net (fo=2, routed)           0.857     6.039    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2651_in
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_38/O
                         net (fo=4, routed)           0.713     6.876    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent872055_out
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.000 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_44/O
                         net (fo=2, routed)           0.592     7.592    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2424_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.716 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_32/O
                         net (fo=3, routed)           0.708     8.424    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2187_in
    SLICE_X46Y100        LUT4 (Prop_lut4_I0_O)        0.124     8.548 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_42/O
                         net (fo=4, routed)           0.595     9.143    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent771683_out
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[8]_i_52/O
                         net (fo=5, routed)           0.482     9.749    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent711691_out
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.873 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_39/O
                         net (fo=2, routed)           0.594    10.467    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1964_in
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.591 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_37/O
                         net (fo=4, routed)           0.610    11.200    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent631509_out
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.324 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_31/O
                         net (fo=3, routed)           0.613    11.937    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1737_in
    SLICE_X49Y101        LUT4 (Prop_lut4_I2_O)        0.124    12.061 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_24/O
                         net (fo=4, routed)           0.827    12.889    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1500_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.013 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_57/O
                         net (fo=4, routed)           0.723    13.735    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1268_in
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.124    13.859 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_43/O
                         net (fo=3, routed)           0.664    14.524    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1031_in
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_34/O
                         net (fo=4, routed)           0.653    15.301    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent47567_out
    SLICE_X51Y100        LUT4 (Prop_lut4_I1_O)        0.124    15.425 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_30/O
                         net (fo=4, routed)           0.764    16.189    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent44571_out
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    16.313 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_93__0/O
                         net (fo=4, routed)           0.512    16.824    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent38579_out
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    16.948 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_73__0/O
                         net (fo=2, routed)           0.590    17.539    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent35583_out
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.663 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54__0/O
                         net (fo=3, routed)           0.702    18.364    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent29591_out
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.124    18.488 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_56__0/O
                         net (fo=3, routed)           0.667    19.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in595_in
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.124    19.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_39__0/O
                         net (fo=4, routed)           0.501    19.781    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent21409_out
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.124    19.905 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25__0/O
                         net (fo=3, routed)           0.623    20.528    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in368_in
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    20.652 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_28__0/O
                         net (fo=1, routed)           0.570    21.222    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in141_in
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.346 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_13__0/O
                         net (fo=10, routed)          0.362    21.708    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent8_14
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.832 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_4__0/O
                         net (fo=43, routed)          0.620    22.452    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent2_1
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.576 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_4__0/O
                         net (fo=4, routed)           0.852    23.428    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/p_1_in5545_in
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.552 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[13]_i_6_comp/O
                         net (fo=1, routed)           0.833    24.385    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry113_repN
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.124    24.509 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.868    25.377    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.124    25.501 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.626    26.127    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X59Y99         LUT5 (Prop_lut5_I3_O)        0.124    26.251 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[7]_i_2_comp/O
                         net (fo=1, routed)           0.000    26.251    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]_0
    SLICE_X59Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.538    22.717    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X59Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X59Y99         FDSE (Setup_fdse_C_D)        0.029    22.573    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -26.251    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.664ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.410ns  (logic 4.052ns (17.309%)  route 19.358ns (82.691%))
  Logic Levels:           29  (LUT4=5 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.842     3.136    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y108        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     3.592 r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/Q
                         net (fo=28, routed)          0.909     4.501    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_sgn_reg_2[0]
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.625 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.588     5.213    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent952237_out
    SLICE_X41Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.337 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_18/O
                         net (fo=5, routed)           0.632     5.969    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in2646_in
    SLICE_X42Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_24/O
                         net (fo=5, routed)           0.833     6.926    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent881861_out
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.050 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45/O
                         net (fo=1, routed)           0.770     7.820    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.944 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_34/O
                         net (fo=2, routed)           0.690     8.634    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent781489_out
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.758 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_43/O
                         net (fo=2, routed)           0.648     9.406    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent751493_out
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.124     9.530 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_52/O
                         net (fo=4, routed)           0.684    10.215    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent721497_out
    SLICE_X36Y111        LUT4 (Prop_lut4_I1_O)        0.124    10.339 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_40/O
                         net (fo=3, routed)           0.322    10.661    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent691501_out
    SLICE_X41Y111        LUT4 (Prop_lut4_I3_O)        0.124    10.785 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_34/O
                         net (fo=3, routed)           0.892    11.676    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1727_in
    SLICE_X35Y110        LUT6 (Prop_lut6_I4_O)        0.124    11.800 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_32/O
                         net (fo=3, routed)           0.465    12.265    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent611319_out
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.124    12.389 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[13]_i_68/O
                         net (fo=4, routed)           0.836    13.225    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent551327_out
    SLICE_X32Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_103/O
                         net (fo=3, routed)           0.315    13.664    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent491335_out
    SLICE_X33Y116        LUT4 (Prop_lut4_I3_O)        0.124    13.788 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_107/O
                         net (fo=4, routed)           0.817    14.605    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1520_in
    SLICE_X32Y114        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[14]_i_36/O
                         net (fo=2, routed)           0.673    15.402    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1288_in
    SLICE_X35Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_87/O
                         net (fo=6, routed)           0.757    16.283    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent39963_out
    SLICE_X35Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.407 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_91/O
                         net (fo=2, routed)           0.749    17.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1056_in
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_72_comp/O
                         net (fo=4, routed)           0.783    18.062    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in822_in
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    18.186 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54/O
                         net (fo=4, routed)           0.462    18.649    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent29591_out
    SLICE_X36Y115        LUT4 (Prop_lut4_I3_O)        0.124    18.773 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_36_comp/O
                         net (fo=1, routed)           0.635    19.407    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent23599_out_repN
    SLICE_X34Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.531 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_40_comp/O
                         net (fo=4, routed)           0.661    20.193    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in600_in
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    20.317 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25/O
                         net (fo=3, routed)           0.605    20.922    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in368_in
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124    21.046 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_12/O
                         net (fo=7, routed)           0.474    21.520    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent13227_out
    SLICE_X36Y115        LUT5 (Prop_lut5_I2_O)        0.124    21.644 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp[0]_i_11/O
                         net (fo=7, routed)           0.773    22.417    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/p_1_in144_in
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    22.541 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_16/O
                         net (fo=1, routed)           0.814    23.355    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/p_1_in5561_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.124    23.479 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603    24.082    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.206 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350    24.556    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124    24.680 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.661    25.341    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.124    25.465 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[7]_i_5_comp_4/O
                         net (fo=30, routed)          0.957    26.422    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/z_sign1
    SLICE_X42Y114        LUT6 (Prop_lut6_I3_O)        0.124    26.546 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.546    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]_0
    SLICE_X42Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.648    22.827    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X42Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]/C
                         clock pessimism              0.280    23.107    
                         clock uncertainty           -0.302    22.805    
    SLICE_X42Y114        FDSE (Setup_fdse_C_D)        0.077    22.882    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]
  -------------------------------------------------------------------
                         required time                         22.882    
                         arrival time                         -26.546    
  -------------------------------------------------------------------
                         slack                                 -3.664    

Slack (VIOLATED) :        -3.658ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.288ns  (logic 4.176ns (17.932%)  route 19.112ns (82.068%))
  Logic Levels:           30  (LUT4=7 LUT5=2 LUT6=21)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.651     2.945    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X49Y97         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/Q
                         net (fo=39, routed)          1.075     4.476    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_1[1]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.458     5.058    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent952237_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.182 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_39/O
                         net (fo=2, routed)           0.857     6.039    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2651_in
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_38/O
                         net (fo=4, routed)           0.713     6.876    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent872055_out
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.000 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_44/O
                         net (fo=2, routed)           0.592     7.592    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2424_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.716 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_32/O
                         net (fo=3, routed)           0.708     8.424    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2187_in
    SLICE_X46Y100        LUT4 (Prop_lut4_I0_O)        0.124     8.548 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_42/O
                         net (fo=4, routed)           0.595     9.143    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent771683_out
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[8]_i_52/O
                         net (fo=5, routed)           0.482     9.749    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent711691_out
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.873 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_39/O
                         net (fo=2, routed)           0.594    10.467    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1964_in
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.591 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_37/O
                         net (fo=4, routed)           0.610    11.200    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent631509_out
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.324 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_31/O
                         net (fo=3, routed)           0.613    11.937    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1737_in
    SLICE_X49Y101        LUT4 (Prop_lut4_I2_O)        0.124    12.061 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_24/O
                         net (fo=4, routed)           0.827    12.889    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1500_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.013 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_57/O
                         net (fo=4, routed)           0.723    13.735    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1268_in
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.124    13.859 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_43/O
                         net (fo=3, routed)           0.664    14.524    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1031_in
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_34/O
                         net (fo=4, routed)           0.653    15.301    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent47567_out
    SLICE_X51Y100        LUT4 (Prop_lut4_I1_O)        0.124    15.425 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_30/O
                         net (fo=4, routed)           0.764    16.189    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent44571_out
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    16.313 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_93__0/O
                         net (fo=4, routed)           0.512    16.824    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent38579_out
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    16.948 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_73__0/O
                         net (fo=2, routed)           0.590    17.539    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent35583_out
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.663 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54__0/O
                         net (fo=3, routed)           0.702    18.364    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent29591_out
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.124    18.488 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_56__0/O
                         net (fo=3, routed)           0.667    19.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in595_in
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.124    19.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_39__0/O
                         net (fo=4, routed)           0.501    19.781    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent21409_out
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.124    19.905 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25__0/O
                         net (fo=3, routed)           0.623    20.528    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in368_in
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    20.652 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_28__0/O
                         net (fo=1, routed)           0.570    21.222    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in141_in
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.346 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_13__0/O
                         net (fo=10, routed)          0.362    21.708    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent8_14
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.832 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_4__0/O
                         net (fo=43, routed)          0.620    22.452    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent2_1
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.576 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_4__0/O
                         net (fo=4, routed)           0.852    23.428    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/p_1_in5545_in
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.552 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[13]_i_6_comp/O
                         net (fo=1, routed)           0.833    24.385    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry113_repN
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.124    24.509 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.232    24.741    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124    24.865 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_6/O
                         net (fo=4, routed)           0.455    25.321    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry135529_out
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.445 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_3/O
                         net (fo=5, routed)           0.665    26.109    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15520_in
    SLICE_X59Y99         LUT6 (Prop_lut6_I5_O)        0.124    26.233 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.233    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]_2
    SLICE_X59Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.538    22.717    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X59Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X59Y99         FDSE (Setup_fdse_C_D)        0.032    22.576    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.576    
                         arrival time                         -26.233    
  -------------------------------------------------------------------
                         slack                                 -3.658    

Slack (VIOLATED) :        -3.597ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.274ns  (logic 4.176ns (17.942%)  route 19.098ns (82.058%))
  Logic Levels:           30  (LUT4=7 LUT5=3 LUT6=20)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 22.717 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.651     2.945    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X49Y97         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/Q
                         net (fo=39, routed)          1.075     4.476    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_1[1]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.458     5.058    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent952237_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.182 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_39/O
                         net (fo=2, routed)           0.857     6.039    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2651_in
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_38/O
                         net (fo=4, routed)           0.713     6.876    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent872055_out
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.000 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_44/O
                         net (fo=2, routed)           0.592     7.592    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2424_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.716 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_32/O
                         net (fo=3, routed)           0.708     8.424    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2187_in
    SLICE_X46Y100        LUT4 (Prop_lut4_I0_O)        0.124     8.548 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_42/O
                         net (fo=4, routed)           0.595     9.143    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent771683_out
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[8]_i_52/O
                         net (fo=5, routed)           0.482     9.749    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent711691_out
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.873 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_39/O
                         net (fo=2, routed)           0.594    10.467    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1964_in
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.591 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_37/O
                         net (fo=4, routed)           0.610    11.200    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent631509_out
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.324 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_31/O
                         net (fo=3, routed)           0.613    11.937    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1737_in
    SLICE_X49Y101        LUT4 (Prop_lut4_I2_O)        0.124    12.061 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_24/O
                         net (fo=4, routed)           0.827    12.889    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1500_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.013 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_57/O
                         net (fo=4, routed)           0.723    13.735    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1268_in
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.124    13.859 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_43/O
                         net (fo=3, routed)           0.664    14.524    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1031_in
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_34/O
                         net (fo=4, routed)           0.653    15.301    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent47567_out
    SLICE_X51Y100        LUT4 (Prop_lut4_I1_O)        0.124    15.425 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_30/O
                         net (fo=4, routed)           0.764    16.189    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent44571_out
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    16.313 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_93__0/O
                         net (fo=4, routed)           0.512    16.824    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent38579_out
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    16.948 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_73__0/O
                         net (fo=2, routed)           0.590    17.539    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent35583_out
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.663 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54__0/O
                         net (fo=3, routed)           0.702    18.364    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent29591_out
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.124    18.488 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_56__0/O
                         net (fo=3, routed)           0.667    19.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in595_in
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.124    19.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_39__0/O
                         net (fo=4, routed)           0.501    19.781    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent21409_out
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.124    19.905 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25__0/O
                         net (fo=3, routed)           0.623    20.528    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in368_in
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    20.652 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_28__0/O
                         net (fo=1, routed)           0.570    21.222    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in141_in
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.346 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_13__0/O
                         net (fo=10, routed)          0.362    21.708    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent8_14
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.832 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_4__0/O
                         net (fo=43, routed)          0.620    22.452    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent2_1
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.576 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_4__0/O
                         net (fo=4, routed)           0.852    23.428    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/p_1_in5545_in
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.552 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[13]_i_6_comp/O
                         net (fo=1, routed)           0.833    24.385    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry113_repN
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.124    24.509 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.232    24.741    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124    24.865 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_6/O
                         net (fo=4, routed)           0.455    25.321    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry135529_out
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124    25.445 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_3/O
                         net (fo=5, routed)           0.651    26.095    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15520_in
    SLICE_X58Y98         LUT5 (Prop_lut5_I1_O)        0.124    26.219 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_1/O
                         net (fo=1, routed)           0.000    26.219    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]_0
    SLICE_X58Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.538    22.717    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X58Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]/C
                         clock pessimism              0.129    22.846    
                         clock uncertainty           -0.302    22.544    
    SLICE_X58Y98         FDSE (Setup_fdse_C_D)        0.079    22.623    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]
  -------------------------------------------------------------------
                         required time                         22.623    
                         arrival time                         -26.219    
  -------------------------------------------------------------------
                         slack                                 -3.597    

Slack (VIOLATED) :        -3.587ns  (required time - arrival time)
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.299ns  (logic 4.052ns (17.391%)  route 19.247ns (82.609%))
  Logic Levels:           29  (LUT4=5 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.842     3.136    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y108        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     3.592 r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/Q
                         net (fo=28, routed)          0.909     4.501    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_sgn_reg_2[0]
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.625 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.588     5.213    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent952237_out
    SLICE_X41Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.337 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_18/O
                         net (fo=5, routed)           0.632     5.969    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in2646_in
    SLICE_X42Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_24/O
                         net (fo=5, routed)           0.833     6.926    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent881861_out
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.050 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45/O
                         net (fo=1, routed)           0.770     7.820    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.944 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_34/O
                         net (fo=2, routed)           0.690     8.634    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent781489_out
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.758 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_43/O
                         net (fo=2, routed)           0.648     9.406    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent751493_out
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.124     9.530 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_52/O
                         net (fo=4, routed)           0.684    10.215    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent721497_out
    SLICE_X36Y111        LUT4 (Prop_lut4_I1_O)        0.124    10.339 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_40/O
                         net (fo=3, routed)           0.322    10.661    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent691501_out
    SLICE_X41Y111        LUT4 (Prop_lut4_I3_O)        0.124    10.785 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_34/O
                         net (fo=3, routed)           0.892    11.676    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1727_in
    SLICE_X35Y110        LUT6 (Prop_lut6_I4_O)        0.124    11.800 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_32/O
                         net (fo=3, routed)           0.465    12.265    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent611319_out
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.124    12.389 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[13]_i_68/O
                         net (fo=4, routed)           0.836    13.225    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent551327_out
    SLICE_X32Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_103/O
                         net (fo=3, routed)           0.315    13.664    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent491335_out
    SLICE_X33Y116        LUT4 (Prop_lut4_I3_O)        0.124    13.788 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_107/O
                         net (fo=4, routed)           0.817    14.605    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1520_in
    SLICE_X32Y114        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[14]_i_36/O
                         net (fo=2, routed)           0.673    15.402    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1288_in
    SLICE_X35Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_87/O
                         net (fo=6, routed)           0.757    16.283    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent39963_out
    SLICE_X35Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.407 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_91/O
                         net (fo=2, routed)           0.749    17.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1056_in
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_72_comp/O
                         net (fo=4, routed)           0.783    18.062    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in822_in
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    18.186 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54/O
                         net (fo=4, routed)           0.462    18.649    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent29591_out
    SLICE_X36Y115        LUT4 (Prop_lut4_I3_O)        0.124    18.773 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_36_comp/O
                         net (fo=1, routed)           0.635    19.407    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent23599_out_repN
    SLICE_X34Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.531 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_40_comp/O
                         net (fo=4, routed)           0.661    20.193    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in600_in
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    20.317 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25/O
                         net (fo=3, routed)           0.605    20.922    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in368_in
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124    21.046 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_12/O
                         net (fo=7, routed)           0.474    21.520    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent13227_out
    SLICE_X36Y115        LUT5 (Prop_lut5_I2_O)        0.124    21.644 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp[0]_i_11/O
                         net (fo=7, routed)           0.773    22.417    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/p_1_in144_in
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    22.541 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_16/O
                         net (fo=1, routed)           0.814    23.355    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/p_1_in5561_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.124    23.479 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603    24.082    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.206 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350    24.556    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124    24.680 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.722    25.401    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X43Y114        LUT6 (Prop_lut6_I3_O)        0.124    25.525 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[5]_i_3_comp_6/O
                         net (fo=5, routed)           0.786    26.311    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry44234_out
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124    26.435 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.435    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]_0
    SLICE_X38Y115        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.647    22.826    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X38Y115        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X38Y115        FDSE (Setup_fdse_C_D)        0.077    22.848    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]
  -------------------------------------------------------------------
                         required time                         22.848    
                         arrival time                         -26.435    
  -------------------------------------------------------------------
                         slack                                 -3.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.497%)  route 0.254ns (66.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.254     1.374    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.303    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.194%)  route 0.271ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.559     0.895    design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=25, routed)          0.271     1.307    design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X34Y100        FDRE                                         r  design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.912     1.278    design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.227    design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.194%)  route 0.271ns (65.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.559     0.895    design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=25, routed)          0.271     1.307    design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X34Y100        FDRE                                         r  design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.912     1.278    design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.227    design_1_i/axi_gpio_a/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.101%)  route 0.229ns (61.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.229     1.365    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.191%)  route 0.238ns (62.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.238     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.677%)  route 0.243ns (63.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.243     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_c/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.732%)  route 0.241ns (65.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.556     0.892    design_1_i/axi_gpio_c/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  design_1_i/axi_gpio_c/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_gpio_c/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.241     1.260    design_1_i/fp_equation_solver_0/inst/axi_c_22[19]
    SLICE_X51Y94         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.820     1.186    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X51Y94         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[29]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.012     1.163    design_1_i/fp_equation_solver_0/inst/reg_c_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.194%)  route 0.353ns (62.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.559     0.895    design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.353     1.412    design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[3]
    SLICE_X31Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.457 r  design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1/O
                         net (fo=1, routed)           0.000     1.457    design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.931     1.297    design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/axi_gpio_x/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_a/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.640     0.976    design_1_i/axi_gpio_a/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/axi_gpio_a/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/axi_gpio_a/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[24]/Q
                         net (fo=1, routed)           0.052     1.169    design_1_i/axi_gpio_a/U0/gpio_core_1/reg1[24]
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.045     1.214 r  design_1_i/axi_gpio_a/U0/gpio_core_1/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/axi_gpio_a/U0/ip2bus_data[24]
    SLICE_X32Y104        FDRE                                         r  design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.911     1.277    design_1_i/axi_gpio_a/U0/s_axi_aclk
    SLICE_X32Y104        FDRE                                         r  design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism             -0.288     0.989    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.121     1.110    design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_mantissa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.335%)  route 0.315ns (57.665%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.580     0.916    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X60Y98         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[15]/Q
                         net (fo=12, routed)          0.263     1.320    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg_n_0_[15]
    SLICE_X61Y105        LUT4 (Prop_lut4_I0_O)        0.045     1.365 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_mantissa[15]_i_4/O
                         net (fo=1, routed)           0.051     1.416    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_mantissa[15]_i_4_n_0
    SLICE_X61Y105        LUT5 (Prop_lut5_I4_O)        0.045     1.461 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_mantissa[15]_i_1/O
                         net (fo=1, routed)           0.000     1.461    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_mantissa[15]_i_1_n_0
    SLICE_X61Y105        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_mantissa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.934     1.300    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X61Y105        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_mantissa_reg[15]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X61Y105        FDRE (Hold_fdre_C_D)         0.091     1.356    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_mantissa_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y104   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y107   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y107   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y106   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y106   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y106   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y104   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y104   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X33Y107   design_1_i/axi_gpio_a/U0/ip2bus_data_i_D1_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.456ns (8.568%)  route 4.866ns (91.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 22.893 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.866     8.253    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/reset
    SLICE_X60Y104        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.714    22.893    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X60Y104        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.129    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X60Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.315    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.315    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.456ns (8.568%)  route 4.866ns (91.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 22.893 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.866     8.253    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/reset
    SLICE_X60Y104        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.714    22.893    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X60Y104        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.129    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X60Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.315    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.315    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.456ns (8.568%)  route 4.866ns (91.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 22.893 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.866     8.253    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/reset
    SLICE_X60Y104        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.714    22.893    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X60Y104        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.129    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X60Y104        FDCE (Recov_fdce_C_CLR)     -0.405    22.315    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         22.315    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.108ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 0.456ns (8.568%)  route 4.866ns (91.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 22.893 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.866     8.253    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/reset
    SLICE_X60Y104        FDPE                                         f  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.714    22.893    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X60Y104        FDPE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.129    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X60Y104        FDPE (Recov_fdpe_C_PRE)     -0.359    22.361    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.361    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                 14.108    

Slack (MET) :             14.243ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.456ns (8.723%)  route 4.771ns (91.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 22.893 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.771     8.158    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/reset
    SLICE_X62Y104        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.714    22.893    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X62Y104        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.129    23.022    
                         clock uncertainty           -0.302    22.720    
    SLICE_X62Y104        FDCE (Recov_fdce_C_CLR)     -0.319    22.401    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 14.243    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_b_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.456ns (9.361%)  route 4.415ns (90.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.415     7.802    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X40Y102        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_b_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.654    22.833    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y102        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[26]/C
                         clock pessimism              0.129    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X40Y102        FDCE (Recov_fdce_C_CLR)     -0.405    22.255    design_1_i/fp_equation_solver_0/inst/reg_b_reg[26]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_b_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.456ns (9.361%)  route 4.415ns (90.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.415     7.802    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X40Y102        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_b_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.654    22.833    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y102        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[27]/C
                         clock pessimism              0.129    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X40Y102        FDCE (Recov_fdce_C_CLR)     -0.405    22.255    design_1_i/fp_equation_solver_0/inst/reg_b_reg[27]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_y_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.456ns (9.361%)  route 4.415ns (90.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.415     7.802    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X40Y102        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_y_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.654    22.833    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y102        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_y_reg[23]/C
                         clock pessimism              0.129    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X40Y102        FDCE (Recov_fdce_C_CLR)     -0.405    22.255    design_1_i/fp_equation_solver_0/inst/reg_y_reg[23]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_y_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.456ns (9.361%)  route 4.415ns (90.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.415     7.802    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X40Y102        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_y_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.654    22.833    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y102        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_y_reg[24]/C
                         clock pessimism              0.129    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X40Y102        FDCE (Recov_fdce_C_CLR)     -0.405    22.255    design_1_i/fp_equation_solver_0/inst/reg_y_reg[24]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.535ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_a_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.456ns (9.527%)  route 4.331ns (90.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.637     2.931    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         4.331     7.718    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X35Y109        FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_a_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.652    22.831    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X35Y109        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[18]/C
                         clock pessimism              0.129    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X35Y109        FDCE (Recov_fdce_C_CLR)     -0.405    22.253    design_1_i/fp_equation_solver_0/inst/reg_a_reg[18]
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 14.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.005%)  route 0.345ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.345     1.368    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X40Y85         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.819     1.185    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y85         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[10]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/fp_equation_solver_0/inst/reg_c_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.005%)  route 0.345ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.345     1.368    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X40Y85         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.819     1.185    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y85         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[11]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/fp_equation_solver_0/inst/reg_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.005%)  route 0.345ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.345     1.368    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X40Y85         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.819     1.185    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y85         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[13]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/fp_equation_solver_0/inst/reg_c_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.005%)  route 0.345ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.345     1.368    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X40Y85         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.819     1.185    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y85         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[21]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_1_i/fp_equation_solver_0/inst/reg_c_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.586%)  route 0.410ns (74.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.410     1.433    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X42Y85         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.819     1.185    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X42Y85         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[16]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X42Y85         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    design_1_i/fp_equation_solver_0/inst/reg_c_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.986%)  route 0.500ns (78.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.500     1.523    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X42Y87         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.820     1.186    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X42Y87         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[17]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/fp_equation_solver_0/inst/reg_c_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.986%)  route 0.500ns (78.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.500     1.523    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X42Y87         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.820     1.186    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X42Y87         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[18]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/fp_equation_solver_0/inst/reg_c_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.986%)  route 0.500ns (78.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.500     1.523    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X42Y87         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.820     1.186    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X42Y87         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[19]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/fp_equation_solver_0/inst/reg_c_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.986%)  route 0.500ns (78.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.500     1.523    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X42Y87         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.820     1.186    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X42Y87         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_done_reg/C
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    design_1_i/fp_equation_solver_0/inst/reg_done_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/reg_c_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.986%)  route 0.500ns (78.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.546     0.882    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=168, routed)         0.500     1.523    design_1_i/fp_equation_solver_0/inst/reset
    SLICE_X43Y87         FDCE                                         f  design_1_i/fp_equation_solver_0/inst/reg_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.820     1.186    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X43Y87         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_c_reg[12]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X43Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    design_1_i/fp_equation_solver_0/inst/reg_c_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.693    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.135ns  (logic 0.124ns (5.808%)  route 2.011ns (94.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.011     2.011    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     2.135 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.135    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.466     2.645    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.045ns (5.364%)  route 0.794ns (94.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.794     0.794    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.839 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.839    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X46Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.812     1.178    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y78         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.140%)  route 0.709ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.651     2.945    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X49Y98         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[27]/Q
                         net (fo=1, routed)           0.709     4.110    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X51Y97         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.467     2.646    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y97         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.118ns  (logic 0.518ns (46.346%)  route 0.600ns (53.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.650     2.944    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X46Y91         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[20]/Q
                         net (fo=1, routed)           0.600     4.062    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X42Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.478     2.657    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.518ns (47.336%)  route 0.576ns (52.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.647     2.941    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X42Y87         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_1_i/fp_equation_solver_0/inst/reg_done_reg/Q
                         net (fo=1, routed)           0.576     4.035    design_1_i/axi_gpio_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y86         FDRE                                         r  design_1_i/axi_gpio_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.474     2.653    design_1_i/axi_gpio_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_1_i/axi_gpio_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.796%)  route 0.585ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.650     2.944    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X47Y92         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[18]/Q
                         net (fo=1, routed)           0.585     3.985    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X43Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.479     2.658    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.820%)  route 0.585ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.649     2.943    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[12]/Q
                         net (fo=1, routed)           0.585     3.984    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X43Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.478     2.657    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.864%)  route 0.606ns (59.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.649     2.943    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[17]/Q
                         net (fo=1, routed)           0.606     3.968    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X45Y90         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.476     2.655    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.992ns  (logic 0.518ns (52.213%)  route 0.474ns (47.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.650     2.944    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X46Y91         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[21]/Q
                         net (fo=1, routed)           0.474     3.936    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X46Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.477     2.656    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.100%)  route 0.492ns (51.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.650     2.944    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X49Y94         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[23]/Q
                         net (fo=1, routed)           0.492     3.892    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X47Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.478     2.657    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.261%)  route 0.489ns (51.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.652     2.946    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X45Y97         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[28]/Q
                         net (fo=1, routed)           0.489     3.891    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X44Y97         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.479     2.658    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y97         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.465%)  route 0.485ns (51.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.649     2.943    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X48Y92         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[29]/Q
                         net (fo=1, routed)           0.485     3.884    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.477     2.656    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.893%)  route 0.103ns (42.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.555     0.891    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X47Y92         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[19]/Q
                         net (fo=1, routed)           0.103     1.134    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X44Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.823     1.189    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.379%)  route 0.121ns (48.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.554     0.890    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[15]/Q
                         net (fo=1, routed)           0.121     1.139    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X44Y89         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.822     1.188    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y89         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.083%)  route 0.110ns (43.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.554     0.890    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[13]/Q
                         net (fo=1, routed)           0.110     1.141    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X45Y91         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.823     1.189    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y91         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.923%)  route 0.116ns (45.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.555     0.891    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X49Y94         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[26]/Q
                         net (fo=1, routed)           0.116     1.147    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X46Y94         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.824     1.190    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y94         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.554     0.890    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X48Y92         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[31]/Q
                         net (fo=1, routed)           0.118     1.149    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.824     1.190    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.073%)  route 0.152ns (51.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.555     0.891    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X47Y92         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[25]/Q
                         net (fo=1, routed)           0.152     1.184    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X45Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.823     1.189    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y92         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.652%)  route 0.155ns (52.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.555     0.891    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X49Y94         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[30]/Q
                         net (fo=1, routed)           0.155     1.186    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X45Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.824     1.190    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.364%)  route 0.174ns (57.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.554     0.890    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[22]/Q
                         net (fo=1, routed)           0.174     1.192    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X43Y91         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.823     1.189    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.298%)  route 0.164ns (53.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.554     0.890    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[10]/Q
                         net (fo=1, routed)           0.164     1.194    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X43Y89         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.822     1.188    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.715%)  route 0.167ns (54.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.554     0.890    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY_C/sum_reg[14]/Q
                         net (fo=1, routed)           0.167     1.198    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X44Y91         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.823     1.189    design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/axi_gpio_rez/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.043ns  (logic 2.027ns (18.355%)  route 9.016ns (81.645%))
  Logic Levels:           11  (LDCE=1 LUT2=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          1.245     1.804    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.150     1.954 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_31__0/O
                         net (fo=1, routed)           0.808     2.762    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent75593_out
    SLICE_X40Y102        LUT6 (Prop_lut6_I2_O)        0.326     3.088 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_16__0/O
                         net (fo=2, routed)           0.671     3.759    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent55588_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124     3.883 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_7__0/O
                         net (fo=4, routed)           0.543     4.426    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent35582_out
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.124     4.550 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[0]_i_4/O
                         net (fo=2, routed)           1.578     6.128    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry105574_out
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.252 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_9/O
                         net (fo=6, routed)           0.815     7.067    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15567_in
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[8]_i_6/O
                         net (fo=4, routed)           0.465     7.656    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry118
    SLICE_X56Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.868     8.647    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.124     8.771 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.845     9.616    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.740 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_3__0/O
                         net (fo=1, routed)           0.798    10.539    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry2
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.663 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_1__0/O
                         net (fo=1, routed)           0.380    11.043    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry10
    SLICE_X59Y100        LDCE                                         r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.948ns  (logic 2.225ns (20.323%)  route 8.723ns (79.677%))
  Logic Levels:           12  (LDCE=1 LUT2=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          1.239     1.864    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X31Y114        LUT5 (Prop_lut5_I4_O)        0.152     2.016 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_31/O
                         net (fo=1, routed)           0.555     2.571    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent75593_out
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.332     2.903 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_16/O
                         net (fo=2, routed)           0.304     3.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent55588_out
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_7/O
                         net (fo=4, routed)           1.360     4.692    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent35582_out
    SLICE_X35Y117        LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_4/O
                         net (fo=2, routed)           0.846     5.662    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry105574_out
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[0]_i_9/O
                         net (fo=6, routed)           0.695     6.481    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry15567_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.605 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603     7.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350     7.682    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.806 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.722     8.528    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X43Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.652 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[5]_i_3_comp_6/O
                         net (fo=5, routed)           0.668     9.320    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry44234_out
    SLICE_X41Y114        LUT2 (Prop_lut2_I1_O)        0.124     9.444 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_3/O
                         net (fo=1, routed)           0.813    10.257    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry2
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.124    10.381 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_1/O
                         net (fo=1, routed)           0.567    10.948    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry10
    SLICE_X34Y116        LDCE                                         r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 0.425ns (21.954%)  route 1.511ns (78.046%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          0.508     0.686    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X31Y114        LUT5 (Prop_lut5_I4_O)        0.045     0.731 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_31/O
                         net (fo=1, routed)           0.203     0.934    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent75593_out
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.112     1.046 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_16/O
                         net (fo=2, routed)           0.118     1.165    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent55588_out
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.210 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_7/O
                         net (fo=4, routed)           0.474     1.683    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent35582_out
    SLICE_X36Y116        LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_1/O
                         net (fo=1, routed)           0.207     1.936    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry10
    SLICE_X34Y116        LDCE                                         r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 0.383ns (19.716%)  route 1.560ns (80.284%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          0.347     0.505    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X55Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.550 f  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[2]_i_2/O
                         net (fo=5, routed)           0.256     0.806    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[2]_i_2_n_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I3_O)        0.045     0.851 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_3_comp_4/O
                         net (fo=1, routed)           0.247     1.099    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15520_in_repN_4
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.144 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.311     1.455    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.500 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_3__0/O
                         net (fo=1, routed)           0.280     1.780    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry2
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_1__0/O
                         net (fo=1, routed)           0.117     1.943    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry10
    SLICE_X59Y100        LDCE                                         r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.686ns  (logic 4.176ns (16.917%)  route 20.510ns (83.083%))
  Logic Levels:           30  (LUT2=1 LUT4=5 LUT5=2 LUT6=22)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.842     3.136    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X40Y108        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDCE (Prop_fdce_C_Q)         0.456     3.592 r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[10]/Q
                         net (fo=28, routed)          0.909     4.501    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_sgn_reg_2[0]
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.124     4.625 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.588     5.213    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent952237_out
    SLICE_X41Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.337 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[2]_i_18/O
                         net (fo=5, routed)           0.632     5.969    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in2646_in
    SLICE_X42Y110        LUT6 (Prop_lut6_I1_O)        0.124     6.093 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_24/O
                         net (fo=5, routed)           0.833     6.926    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent881861_out
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124     7.050 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45/O
                         net (fo=1, routed)           0.770     7.820    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_45_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.944 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_34/O
                         net (fo=2, routed)           0.690     8.634    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent781489_out
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124     8.758 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[4]_i_43/O
                         net (fo=2, routed)           0.648     9.406    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent751493_out
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.124     9.530 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_52/O
                         net (fo=4, routed)           0.684    10.215    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent721497_out
    SLICE_X36Y111        LUT4 (Prop_lut4_I1_O)        0.124    10.339 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_40/O
                         net (fo=3, routed)           0.322    10.661    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent691501_out
    SLICE_X41Y111        LUT4 (Prop_lut4_I3_O)        0.124    10.785 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_34/O
                         net (fo=3, routed)           0.892    11.676    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1727_in
    SLICE_X35Y110        LUT6 (Prop_lut6_I4_O)        0.124    11.800 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[9]_i_32/O
                         net (fo=3, routed)           0.465    12.265    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent611319_out
    SLICE_X33Y112        LUT6 (Prop_lut6_I3_O)        0.124    12.389 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[13]_i_68/O
                         net (fo=4, routed)           0.836    13.225    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent551327_out
    SLICE_X32Y115        LUT6 (Prop_lut6_I3_O)        0.124    13.349 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_103/O
                         net (fo=3, routed)           0.315    13.664    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent491335_out
    SLICE_X33Y116        LUT4 (Prop_lut4_I3_O)        0.124    13.788 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_107/O
                         net (fo=4, routed)           0.817    14.605    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1520_in
    SLICE_X32Y114        LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[14]_i_36/O
                         net (fo=2, routed)           0.673    15.402    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1288_in
    SLICE_X35Y113        LUT6 (Prop_lut6_I0_O)        0.124    15.526 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_87/O
                         net (fo=6, routed)           0.757    16.283    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent39963_out
    SLICE_X35Y117        LUT4 (Prop_lut4_I3_O)        0.124    16.407 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_91/O
                         net (fo=2, routed)           0.749    17.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in1056_in
    SLICE_X37Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_72_comp/O
                         net (fo=4, routed)           0.783    18.062    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in822_in
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.124    18.186 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54/O
                         net (fo=4, routed)           0.462    18.649    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent29591_out
    SLICE_X36Y115        LUT4 (Prop_lut4_I3_O)        0.124    18.773 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_36_comp/O
                         net (fo=1, routed)           0.635    19.407    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent23599_out_repN
    SLICE_X34Y115        LUT6 (Prop_lut6_I5_O)        0.124    19.531 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_40_comp/O
                         net (fo=4, routed)           0.661    20.193    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in600_in
    SLICE_X34Y115        LUT6 (Prop_lut6_I2_O)        0.124    20.317 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25/O
                         net (fo=3, routed)           0.605    20.922    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/p_1_in368_in
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.124    21.046 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_12/O
                         net (fo=7, routed)           0.474    21.520    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_AX/sum_exponent13227_out
    SLICE_X36Y115        LUT5 (Prop_lut5_I2_O)        0.124    21.644 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp[0]_i_11/O
                         net (fo=7, routed)           0.773    22.417    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/p_1_in144_in
    SLICE_X38Y117        LUT6 (Prop_lut6_I4_O)        0.124    22.541 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[8]_i_16/O
                         net (fo=1, routed)           0.814    23.355    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/p_1_in5561_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.124    23.479 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603    24.082    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124    24.206 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350    24.556    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124    24.680 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.722    25.401    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X43Y114        LUT6 (Prop_lut6_I3_O)        0.124    25.525 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[5]_i_3_comp_6/O
                         net (fo=5, routed)           0.668    26.193    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry44234_out
    SLICE_X41Y114        LUT2 (Prop_lut2_I1_O)        0.124    26.317 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_3/O
                         net (fo=1, routed)           0.813    27.130    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry2
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.254 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_1/O
                         net (fo=1, routed)           0.567    27.822    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry10
    SLICE_X34Y116        LDCE                                         r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.828ns  (logic 4.176ns (16.820%)  route 20.652ns (83.180%))
  Logic Levels:           30  (LUT2=1 LUT4=7 LUT5=2 LUT6=20)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.651     2.945    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X49Y97         FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[11]/Q
                         net (fo=39, routed)          1.075     4.476    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_1[1]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[2]_i_25/O
                         net (fo=3, routed)           0.458     5.058    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent952237_out
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.182 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_39/O
                         net (fo=2, routed)           0.857     6.039    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2651_in
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_38/O
                         net (fo=4, routed)           0.713     6.876    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent872055_out
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.000 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_44/O
                         net (fo=2, routed)           0.592     7.592    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2424_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.716 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_32/O
                         net (fo=3, routed)           0.708     8.424    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in2187_in
    SLICE_X46Y100        LUT4 (Prop_lut4_I0_O)        0.124     8.548 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[4]_i_42/O
                         net (fo=4, routed)           0.595     9.143    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent771683_out
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.267 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[8]_i_52/O
                         net (fo=5, routed)           0.482     9.749    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent711691_out
    SLICE_X45Y100        LUT4 (Prop_lut4_I3_O)        0.124     9.873 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_39/O
                         net (fo=2, routed)           0.594    10.467    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1964_in
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.591 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_37/O
                         net (fo=4, routed)           0.610    11.200    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent631509_out
    SLICE_X44Y99         LUT4 (Prop_lut4_I3_O)        0.124    11.324 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_31/O
                         net (fo=3, routed)           0.613    11.937    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1737_in
    SLICE_X49Y101        LUT4 (Prop_lut4_I2_O)        0.124    12.061 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[9]_i_24/O
                         net (fo=4, routed)           0.827    12.889    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1500_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.013 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_57/O
                         net (fo=4, routed)           0.723    13.735    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1268_in
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.124    13.859 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_43/O
                         net (fo=3, routed)           0.664    14.524    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in1031_in
    SLICE_X51Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.648 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_34/O
                         net (fo=4, routed)           0.653    15.301    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent47567_out
    SLICE_X51Y100        LUT4 (Prop_lut4_I1_O)        0.124    15.425 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_30/O
                         net (fo=4, routed)           0.764    16.189    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent44571_out
    SLICE_X52Y99         LUT6 (Prop_lut6_I3_O)        0.124    16.313 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_93__0/O
                         net (fo=4, routed)           0.512    16.824    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent38579_out
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124    16.948 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_73__0/O
                         net (fo=2, routed)           0.590    17.539    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent35583_out
    SLICE_X52Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.663 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_54__0/O
                         net (fo=3, routed)           0.702    18.364    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent29591_out
    SLICE_X55Y103        LUT6 (Prop_lut6_I3_O)        0.124    18.488 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_56__0/O
                         net (fo=3, routed)           0.667    19.155    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in595_in
    SLICE_X54Y103        LUT6 (Prop_lut6_I0_O)        0.124    19.279 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_39__0/O
                         net (fo=4, routed)           0.501    19.781    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/sum_exponent21409_out
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.124    19.905 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_25__0/O
                         net (fo=3, routed)           0.623    20.528    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in368_in
    SLICE_X55Y101        LUT6 (Prop_lut6_I3_O)        0.124    20.652 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_28__0/O
                         net (fo=1, routed)           0.570    21.222    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/Multiplier_BY/p_1_in141_in
    SLICE_X55Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.346 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_13__0/O
                         net (fo=10, routed)          0.362    21.708    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent8_14
    SLICE_X55Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.832 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_4__0/O
                         net (fo=43, routed)          0.620    22.452    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent2_1
    SLICE_X54Y98         LUT5 (Prop_lut5_I4_O)        0.124    22.576 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa[13]_i_4__0/O
                         net (fo=4, routed)           0.852    23.428    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/p_1_in5545_in
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.124    23.552 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[13]_i_6_comp/O
                         net (fo=1, routed)           0.833    24.385    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry113_repN
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.124    24.509 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.868    25.377    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.124    25.501 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.845    26.346    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.124    26.470 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_3__0/O
                         net (fo=1, routed)           0.798    27.269    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry2
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124    27.393 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_1__0/O
                         net (fo=1, routed)           0.380    27.773    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry10
    SLICE_X59Y100        LDCE                                         r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_b_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.157ns  (logic 0.335ns (28.945%)  route 0.822ns (71.055%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.639     0.975    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X43Y100        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  design_1_i/fp_equation_solver_0/inst/reg_b_reg[28]/Q
                         net (fo=9, routed)           0.137     1.253    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_1[18]
    SLICE_X42Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.298 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_15__0/O
                         net (fo=4, routed)           0.499     1.797    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/sum_exponent134275_out_24
    SLICE_X59Y100        LUT3 (Prop_lut3_I2_O)        0.042     1.839 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_6__0/O
                         net (fo=3, routed)           0.069     1.908    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent103425_out
    SLICE_X59Y100        LUT6 (Prop_lut6_I3_O)        0.107     2.015 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_1__0/O
                         net (fo=1, routed)           0.117     2.132    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry10
    SLICE_X59Y100        LDCE                                         r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/reg_a_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.319ns (26.758%)  route 0.873ns (73.242%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.638     0.974    design_1_i/fp_equation_solver_0/inst/clk
    SLICE_X32Y111        FDCE                                         r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDCE (Prop_fdce_C_Q)         0.164     1.138 r  design_1_i/fp_equation_solver_0/inst/reg_a_reg[30]/Q
                         net (fo=8, routed)           0.509     1.647    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_sgn_reg_2[20]
    SLICE_X36Y116        LUT3 (Prop_lut3_I1_O)        0.044     1.691 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/carry1_reg_i_6/O
                         net (fo=3, routed)           0.157     1.848    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent103425_out
    SLICE_X36Y116        LUT6 (Prop_lut6_I3_O)        0.111     1.959 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_1/O
                         net (fo=1, routed)           0.207     2.166    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry10
    SLICE_X34Y116        LDCE                                         r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.817ns  (logic 2.027ns (20.649%)  route 7.790ns (79.351%))
  Logic Levels:           11  (LDCE=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          1.245     1.804    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.150     1.954 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_31__0/O
                         net (fo=1, routed)           0.808     2.762    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent75593_out
    SLICE_X40Y102        LUT6 (Prop_lut6_I2_O)        0.326     3.088 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_16__0/O
                         net (fo=2, routed)           0.671     3.759    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent55588_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124     3.883 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_7__0/O
                         net (fo=4, routed)           0.543     4.426    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent35582_out
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.124     4.550 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[0]_i_4/O
                         net (fo=2, routed)           1.578     6.128    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry105574_out
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.252 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_9/O
                         net (fo=6, routed)           0.815     7.067    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15567_in
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[8]_i_6/O
                         net (fo=4, routed)           0.465     7.656    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry118
    SLICE_X56Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.868     8.647    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.124     8.771 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.498     9.270    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X57Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.394 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_sgn_i_3/O
                         net (fo=1, routed)           0.299     9.693    design_1_i/fp_equation_solver_0/inst/z_sign_51
    SLICE_X57Y100        LUT6 (Prop_lut6_I2_O)        0.124     9.817 r  design_1_i/fp_equation_solver_0/inst/B_sgn_i_1/O
                         net (fo=1, routed)           0.000     9.817    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg_0
    SLICE_X57Y100        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.712     2.891    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_sgn_reg/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.768ns  (logic 2.101ns (21.510%)  route 7.667ns (78.490%))
  Logic Levels:           11  (LDCE=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          1.239     1.864    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X31Y114        LUT5 (Prop_lut5_I4_O)        0.152     2.016 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_31/O
                         net (fo=1, routed)           0.555     2.571    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent75593_out
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.332     2.903 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_16/O
                         net (fo=2, routed)           0.304     3.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent55588_out
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_7/O
                         net (fo=4, routed)           1.360     4.692    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent35582_out
    SLICE_X35Y117        LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_4/O
                         net (fo=2, routed)           0.846     5.662    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry105574_out
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[0]_i_9/O
                         net (fo=6, routed)           0.695     6.481    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry15567_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.605 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603     7.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350     7.682    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.806 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.661     8.467    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[7]_i_5_comp_4/O
                         net (fo=30, routed)          1.052     9.644    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/z_sign1
    SLICE_X42Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.768 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[4]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.768    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]_0
    SLICE_X42Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.648     2.827    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X42Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.673ns  (logic 2.101ns (21.721%)  route 7.572ns (78.279%))
  Logic Levels:           11  (LDCE=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          1.239     1.864    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X31Y114        LUT5 (Prop_lut5_I4_O)        0.152     2.016 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_31/O
                         net (fo=1, routed)           0.555     2.571    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent75593_out
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.332     2.903 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_16/O
                         net (fo=2, routed)           0.304     3.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent55588_out
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_7/O
                         net (fo=4, routed)           1.360     4.692    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent35582_out
    SLICE_X35Y117        LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_4/O
                         net (fo=2, routed)           0.846     5.662    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry105574_out
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[0]_i_9/O
                         net (fo=6, routed)           0.695     6.481    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry15567_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.605 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603     7.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350     7.682    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.806 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.661     8.467    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.124     8.591 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[7]_i_5_comp_4/O
                         net (fo=30, routed)          0.957     9.549    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/z_sign1
    SLICE_X42Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.673 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.673    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]_0
    SLICE_X42Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.648     2.827    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X42Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.653ns  (logic 2.101ns (21.765%)  route 7.552ns (78.235%))
  Logic Levels:           11  (LDCE=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          1.239     1.864    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X31Y114        LUT5 (Prop_lut5_I4_O)        0.152     2.016 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_31/O
                         net (fo=1, routed)           0.555     2.571    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent75593_out
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.332     2.903 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_16/O
                         net (fo=2, routed)           0.304     3.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent55588_out
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_7/O
                         net (fo=4, routed)           1.360     4.692    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent35582_out
    SLICE_X35Y117        LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_4/O
                         net (fo=2, routed)           0.846     5.662    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry105574_out
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[0]_i_9/O
                         net (fo=6, routed)           0.695     6.481    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry15567_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.605 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603     7.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350     7.682    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.806 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.661     8.467    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.124     8.591 f  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[7]_i_5_comp_4/O
                         net (fo=30, routed)          0.938     9.529    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/z_sign1
    SLICE_X43Y113        LUT6 (Prop_lut6_I2_O)        0.124     9.653 r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[21]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.653    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa[21]
    SLICE_X43Y113        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.648     2.827    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X43Y113        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.598ns  (logic 1.903ns (19.827%)  route 7.695ns (80.172%))
  Logic Levels:           10  (LDCE=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          1.245     1.804    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.150     1.954 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_31__0/O
                         net (fo=1, routed)           0.808     2.762    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent75593_out
    SLICE_X40Y102        LUT6 (Prop_lut6_I2_O)        0.326     3.088 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_16__0/O
                         net (fo=2, routed)           0.671     3.759    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent55588_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124     3.883 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_7__0/O
                         net (fo=4, routed)           0.543     4.426    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent35582_out
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.124     4.550 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[0]_i_4/O
                         net (fo=2, routed)           1.578     6.128    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry105574_out
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.252 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_9/O
                         net (fo=6, routed)           0.815     7.067    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15567_in
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[8]_i_6/O
                         net (fo=4, routed)           0.465     7.656    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry118
    SLICE_X56Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.868     8.647    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.124     8.771 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.702     9.474    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.598 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.598    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]_0
    SLICE_X58Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.538     2.717    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X58Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.562ns  (logic 2.101ns (21.973%)  route 7.461ns (78.027%))
  Logic Levels:           11  (LDCE=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          1.239     1.864    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X31Y114        LUT5 (Prop_lut5_I4_O)        0.152     2.016 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_31/O
                         net (fo=1, routed)           0.555     2.571    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent75593_out
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.332     2.903 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_16/O
                         net (fo=2, routed)           0.304     3.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent55588_out
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_7/O
                         net (fo=4, routed)           1.360     4.692    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent35582_out
    SLICE_X35Y117        LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_4/O
                         net (fo=2, routed)           0.846     5.662    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry105574_out
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[0]_i_9/O
                         net (fo=6, routed)           0.695     6.481    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry15567_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.605 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603     7.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350     7.682    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.806 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.722     8.528    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X43Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.652 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[5]_i_3_comp_6/O
                         net (fo=5, routed)           0.786     9.438    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry44234_out
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.562 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.562    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]_0
    SLICE_X38Y115        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.647     2.826    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X38Y115        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.558ns  (logic 2.101ns (21.982%)  route 7.457ns (78.018%))
  Logic Levels:           11  (LDCE=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          1.239     1.864    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X31Y114        LUT5 (Prop_lut5_I4_O)        0.152     2.016 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_31/O
                         net (fo=1, routed)           0.555     2.571    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent75593_out
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.332     2.903 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_16/O
                         net (fo=2, routed)           0.304     3.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent55588_out
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_7/O
                         net (fo=4, routed)           1.360     4.692    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent35582_out
    SLICE_X35Y117        LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_4/O
                         net (fo=2, routed)           0.846     5.662    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry105574_out
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[0]_i_9/O
                         net (fo=6, routed)           0.695     6.481    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry15567_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.605 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603     7.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350     7.682    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.806 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.661     8.467    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.124     8.591 f  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[7]_i_5_comp_4/O
                         net (fo=30, routed)          0.842     9.434    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/z_sign1
    SLICE_X46Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.558 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[20]_i_1/O
                         net (fo=1, routed)           0.000     9.558    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[20]_0[16]
    SLICE_X46Y114        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.647     2.826    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X46Y114        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.530ns  (logic 2.027ns (21.271%)  route 7.503ns (78.729%))
  Logic Levels:           11  (LDCE=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          1.245     1.804    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.150     1.954 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_31__0/O
                         net (fo=1, routed)           0.808     2.762    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent75593_out
    SLICE_X40Y102        LUT6 (Prop_lut6_I2_O)        0.326     3.088 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_16__0/O
                         net (fo=2, routed)           0.671     3.759    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent55588_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124     3.883 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_7__0/O
                         net (fo=4, routed)           0.543     4.426    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent35582_out
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.124     4.550 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[0]_i_4/O
                         net (fo=2, routed)           1.578     6.128    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry105574_out
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.252 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_9/O
                         net (fo=6, routed)           0.815     7.067    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15567_in
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[8]_i_6/O
                         net (fo=4, routed)           0.465     7.656    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry118
    SLICE_X56Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.232     8.012    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.136 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_6/O
                         net (fo=4, routed)           0.455     8.591    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry135529_out
    SLICE_X56Y99         LUT6 (Prop_lut6_I2_O)        0.124     8.715 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_3/O
                         net (fo=5, routed)           0.690     9.406    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15520_in
    SLICE_X57Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.530 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.530    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]_0
    SLICE_X57Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.538     2.717    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X57Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.521ns  (logic 1.903ns (19.987%)  route 7.618ns (80.013%))
  Logic Levels:           10  (LDCE=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          1.245     1.804    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X41Y101        LUT5 (Prop_lut5_I4_O)        0.150     1.954 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_31__0/O
                         net (fo=1, routed)           0.808     2.762    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent75593_out
    SLICE_X40Y102        LUT6 (Prop_lut6_I2_O)        0.326     3.088 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_16__0/O
                         net (fo=2, routed)           0.671     3.759    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent55588_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124     3.883 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg_i_7__0/O
                         net (fo=4, routed)           0.543     4.426    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/sum_exponent35582_out
    SLICE_X42Y101        LUT6 (Prop_lut6_I3_O)        0.124     4.550 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[0]_i_4/O
                         net (fo=2, routed)           1.578     6.128    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry105574_out
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.252 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_9/O
                         net (fo=6, routed)           0.815     7.067    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry15567_in
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.191 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[8]_i_6/O
                         net (fo=4, routed)           0.465     7.656    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry118
    SLICE_X56Y98         LUT6 (Prop_lut6_I4_O)        0.124     7.780 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[18]_i_6_comp/O
                         net (fo=9, routed)           0.868     8.647    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry18
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.124     8.771 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[5]_i_3_comp_4/O
                         net (fo=5, routed)           0.626     9.397    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry44234_out
    SLICE_X59Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.521 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[7]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.521    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]_0
    SLICE_X59Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.538     2.717    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X59Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.515ns  (logic 2.101ns (22.082%)  route 7.414ns (77.918%))
  Logic Levels:           11  (LDCE=1 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          1.239     1.864    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X31Y114        LUT5 (Prop_lut5_I4_O)        0.152     2.016 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_31/O
                         net (fo=1, routed)           0.555     2.571    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent75593_out
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.332     2.903 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_16/O
                         net (fo=2, routed)           0.304     3.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent55588_out
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124     3.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg_i_7/O
                         net (fo=4, routed)           1.360     4.692    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/sum_exponent35582_out
    SLICE_X35Y117        LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_4/O
                         net (fo=2, routed)           0.846     5.662    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry105574_out
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.786 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[0]_i_9/O
                         net (fo=6, routed)           0.695     6.481    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry15567_in
    SLICE_X41Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.605 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[8]_i_6/O
                         net (fo=3, routed)           0.603     7.208    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry118
    SLICE_X43Y116        LUT6 (Prop_lut6_I3_O)        0.124     7.332 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[13]_i_6/O
                         net (fo=6, routed)           0.350     7.682    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry113
    SLICE_X42Y115        LUT6 (Prop_lut6_I3_O)        0.124     7.806 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_6/O
                         net (fo=11, routed)          0.661     8.467    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry18
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.124     8.591 f  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[7]_i_5_comp_4/O
                         net (fo=30, routed)          0.799     9.391    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/z_sign1
    SLICE_X42Y115        LUT6 (Prop_lut6_I2_O)        0.124     9.515 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[18]_i_1/O
                         net (fo=1, routed)           0.000     9.515    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[20]_0[15]
    SLICE_X42Y115        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.647     2.826    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X42Y115        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.248ns (32.941%)  route 0.505ns (67.059%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          0.308     0.466    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.045     0.511 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[3]_i_3_comp/O
                         net (fo=1, routed)           0.197     0.708    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry84238_out
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.753 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.753    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]_2
    SLICE_X59Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.848     1.214    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X59Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.248ns (30.632%)  route 0.562ns (69.368%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          0.339     0.497    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.542 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[0]_i_2/O
                         net (fo=1, routed)           0.223     0.765    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[0]_i_2_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.810 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[0]_i_1/O
                         net (fo=1, routed)           0.000     0.810    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[22]_0[0]
    SLICE_X58Y99         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.848     1.214    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X58Y99         FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.248ns (29.909%)  route 0.581ns (70.091%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          0.377     0.535    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.580 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[1]_i_3_comp/O
                         net (fo=1, routed)           0.204     0.784    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry124242_out
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.829 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.829    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[1]_0
    SLICE_X56Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.848     1.214    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X56Y99         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.293ns (35.265%)  route 0.538ns (64.735%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          0.268     0.426    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.471 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[2]_i_4/O
                         net (fo=2, routed)           0.123     0.593    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry122
    SLICE_X61Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.638 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[2]_i_2/O
                         net (fo=1, routed)           0.147     0.786    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[2]_i_2_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.831 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[2]_i_1/O
                         net (fo=1, routed)           0.000     0.831    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[22]_0[2]
    SLICE_X58Y100        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.934     1.300    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X58Y100        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.293ns (35.177%)  route 0.540ns (64.823%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          0.268     0.426    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.471 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[2]_i_4/O
                         net (fo=2, routed)           0.122     0.592    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry122
    SLICE_X61Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.637 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[1]_i_2/O
                         net (fo=1, routed)           0.150     0.788    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[1]_i_2_n_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.833 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_mantissa[1]_i_1/O
                         net (fo=1, routed)           0.000     0.833    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[22]_0[1]
    SLICE_X58Y100        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.934     1.300    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X58Y100        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_mantissa_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.248ns (28.686%)  route 0.617ns (71.314%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          0.336     0.494    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X57Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.539 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[2]_i_3_comp/O
                         net (fo=1, routed)           0.281     0.820    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry104240_out
    SLICE_X57Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.865 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.865    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]_0
    SLICE_X57Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.848     1.214    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X57Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.248ns (28.537%)  route 0.621ns (71.463%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/G
    SLICE_X59Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1_reg/Q
                         net (fo=11, routed)          0.337     0.495    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/carry1
    SLICE_X57Y100        LUT4 (Prop_lut4_I0_O)        0.045     0.540 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_2/O
                         net (fo=5, routed)           0.284     0.824    design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_2_n_0
    SLICE_X58Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.869 r  design_1_i/fp_equation_solver_0/inst/Multiplier_BY/B_exp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.869    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]_0
    SLICE_X58Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.848     1.214    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X58Y98         FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/B_exp_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.268ns (27.549%)  route 0.705ns (72.451%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          0.508     0.686    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X44Y114        LUT5 (Prop_lut5_I0_O)        0.045     0.731 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[2]_i_3_comp/O
                         net (fo=1, routed)           0.197     0.928    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry104240_out
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.045     0.973 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_exp[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.973    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[2]_0
    SLICE_X41Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.905     1.271    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X41Y114        FDSE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_exp_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.313ns (31.366%)  route 0.685ns (68.634%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          0.359     0.537    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.045     0.582 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[2]_i_4/O
                         net (fo=2, routed)           0.118     0.700    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry122
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.745 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[2]_i_2/O
                         net (fo=1, routed)           0.208     0.953    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[2]_i_2_n_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.998 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[2]_i_1/O
                         net (fo=1, routed)           0.000     0.998    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[20]_0[2]
    SLICE_X40Y114        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.905     1.271    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X40Y114        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.268ns (26.457%)  route 0.745ns (73.543%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y116        LDCE                         0.000     0.000 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/G
    SLICE_X34Y116        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1_reg/Q
                         net (fo=11, routed)          0.591     0.769    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/carry1
    SLICE_X46Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.814 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_2/O
                         net (fo=1, routed)           0.154     0.968    design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_2_n_0
    SLICE_X43Y114        LUT6 (Prop_lut6_I0_O)        0.045     1.013 r  design_1_i/fp_equation_solver_0/inst/Multiplier_AX/A_mantissa[0]_i_1/O
                         net (fo=1, routed)           0.000     1.013    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[20]_0[0]
    SLICE_X43Y114        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.905     1.271    design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/clk
    SLICE_X43Y114        FDRE                                         r  design_1_i/fp_equation_solver_0/inst/Adder_AX_BY/A_mantissa_reg[0]/C





