

================================================================
== Vitis HLS Report for 'ControlMemInterface'
================================================================
* Date:           Mon Dec  1 17:47:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mask_allowed
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.977 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln117 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:117]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i864 %mem"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i864 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %address"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %address, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %read_control"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %read_control, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %write_control"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %write_control, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %chip_enable"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %chip_enable, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset_n"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset_n" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:119]   --->   Operation 19 'read' 'reset_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%chip_enable_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %chip_enable" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:119]   --->   Operation 20 'read' 'chip_enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_control_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %write_control" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:119]   --->   Operation 21 'read' 'write_control_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%read_control_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %read_control" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:119]   --->   Operation 22 'read' 'read_control_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_in" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:119]   --->   Operation 23 'read' 'data_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%address_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %address" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:119]   --->   Operation 24 'read' 'address_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mem_read = read i864 @_ssdm_op_Read.ap_auto.i864P0A, i864 %mem" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 25 'read' 'mem_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.28ns)   --->   "%xor_ln132 = xor i1 %reset_n_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132]   --->   Operation 26 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "%select_ln132 = select i1 %reset_n_read, i864 %mem_read, i864 5104235503814076951950619111476523171842" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132]   --->   Operation 27 'select' 'select_ln132' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:133]   --->   Operation 28 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.96ns)   --->   "%br_ln133 = br i1 %chip_enable_read, void %if.end6, void %if.end2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:133]   --->   Operation 29 'br' 'br_ln133' <Predicate = true> <Delay = 0.96>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %read_control_read, void %if.else, void %if.then3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:137]   --->   Operation 30 'br' 'br_ln137' <Predicate = (chip_enable_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.96ns)   --->   "%br_ln140 = br i1 %write_control_read, void %if.end6, void %if.then4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:140]   --->   Operation 31 'br' 'br_ln140' <Predicate = (chip_enable_read & !read_control_read)> <Delay = 0.96>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%switch_ln44 = switch i32 %address_read, void %if.end6, i32 0, void %sw.bb.i29, i32 4, void %sw.bb1.i31, i32 8, void %sw.bb2.i33, i32 12, void %sw.bb3.i35, i32 16, void %sw.bb4.i37, i32 20, void %sw.bb5.i39, i32 24, void %sw.bb6.i41, i32 28, void %sw.bb7.i43, i32 32, void %sw.bb8.i45, i32 36, void %sw.bb9.i47, i32 40, void %sw.bb10.i49, i32 44, void %sw.bb11.i51, i32 48, void %sw.bb12.i53, i32 52, void %sw.bb13.i55, i32 56, void %sw.bb14.i57, i32 60, void %sw.bb15.i59, i32 64, void %sw.bb16.i61, i32 68, void %sw.bb17.i63, i32 72, void %sw.bb18.i65, i32 76, void %sw.bb19.i67, i32 80, void %sw.bb20.i69, i32 84, void %sw.bb21.i71, i32 88, void %sw.bb22.i73, i32 92, void %sw.bb23.i75, i32 96, void %sw.bb24.i77, i32 100, void %sw.bb25.i79, i32 104, void %sw.bb26.i81" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:44->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 32 'switch' 'switch_ln44' <Predicate = (chip_enable_read & !read_control_read & write_control_read)> <Delay = 1.01>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln26 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i32.i832, i32 %data_in_read, i832 %trunc_ln133" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:77->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 33 'bitconcatenate' 'or_ln26' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 104)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.96ns)   --->   "%br_ln77 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:77->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 34 'br' 'br_ln77' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 104)> <Delay = 0.96>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 832, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:75->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 35 'partselect' 'tmp_24' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 100)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:75->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 36 'trunc' 'trunc_ln75' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 100)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln25 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i32.i32.i800, i32 %tmp_24, i32 %data_in_read, i800 %trunc_ln75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:75->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 37 'bitconcatenate' 'or_ln25' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 100)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.96ns)   --->   "%br_ln75 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:75->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 38 'br' 'br_ln75' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 100)> <Delay = 0.96>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i864.i32.i32, i864 %select_ln132, i32 800, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:74->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 39 'partselect' 'tmp_23' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 96)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:74->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 40 'trunc' 'trunc_ln74' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 96)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln24 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i64.i32.i768, i64 %tmp_23, i32 %data_in_read, i768 %trunc_ln74" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:74->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 41 'bitconcatenate' 'or_ln24' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 96)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.96ns)   --->   "%br_ln74 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:74->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 42 'br' 'br_ln74' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 96)> <Delay = 0.96>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i96 @_ssdm_op_PartSelect.i96.i864.i32.i32, i864 %select_ln132, i32 768, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:73->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 43 'partselect' 'tmp_22' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 92)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:73->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 44 'trunc' 'trunc_ln73' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 92)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln23 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i96.i32.i736, i96 %tmp_22, i32 %data_in_read, i736 %trunc_ln73" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:73->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 45 'bitconcatenate' 'or_ln23' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 92)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.96ns)   --->   "%br_ln73 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:73->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 46 'br' 'br_ln73' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 92)> <Delay = 0.96>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i128 @_ssdm_op_PartSelect.i128.i864.i32.i32, i864 %select_ln132, i32 736, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:72->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 47 'partselect' 'tmp_21' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 88)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:72->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 48 'trunc' 'trunc_ln72' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 88)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln22 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i128.i32.i704, i128 %tmp_21, i32 %data_in_read, i704 %trunc_ln72" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:72->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 49 'bitconcatenate' 'or_ln22' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 88)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.96ns)   --->   "%br_ln72 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:72->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 50 'br' 'br_ln72' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 88)> <Delay = 0.96>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i160 @_ssdm_op_PartSelect.i160.i864.i32.i32, i864 %select_ln132, i32 704, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:71->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 51 'partselect' 'tmp_20' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 84)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:71->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 52 'trunc' 'trunc_ln71' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 84)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln21 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i160.i32.i672, i160 %tmp_20, i32 %data_in_read, i672 %trunc_ln71" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:71->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 53 'bitconcatenate' 'or_ln21' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 84)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.96ns)   --->   "%br_ln71 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:71->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 54 'br' 'br_ln71' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 84)> <Delay = 0.96>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i192 @_ssdm_op_PartSelect.i192.i864.i32.i32, i864 %select_ln132, i32 672, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:70->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 55 'partselect' 'tmp_19' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 80)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:70->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 56 'trunc' 'trunc_ln70' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 80)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln20 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i192.i32.i640, i192 %tmp_19, i32 %data_in_read, i640 %trunc_ln70" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:70->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 57 'bitconcatenate' 'or_ln20' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 80)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.96ns)   --->   "%br_ln70 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:70->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 58 'br' 'br_ln70' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 80)> <Delay = 0.96>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i224 @_ssdm_op_PartSelect.i224.i864.i32.i32, i864 %select_ln132, i32 640, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:69->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 59 'partselect' 'tmp_18' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 76)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:69->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 60 'trunc' 'trunc_ln69' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 76)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln19 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i224.i32.i608, i224 %tmp_18, i32 %data_in_read, i608 %trunc_ln69" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:69->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 61 'bitconcatenate' 'or_ln19' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 76)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.96ns)   --->   "%br_ln69 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:69->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 62 'br' 'br_ln69' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 76)> <Delay = 0.96>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i256 @_ssdm_op_PartSelect.i256.i864.i32.i32, i864 %select_ln132, i32 608, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:67->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 63 'partselect' 'tmp_17' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 72)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:67->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 64 'trunc' 'trunc_ln67' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 72)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln18 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i256.i32.i576, i256 %tmp_17, i32 %data_in_read, i576 %trunc_ln67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:67->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 65 'bitconcatenate' 'or_ln18' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 72)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.96ns)   --->   "%br_ln67 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:67->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 66 'br' 'br_ln67' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 72)> <Delay = 0.96>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i288 @_ssdm_op_PartSelect.i288.i864.i32.i32, i864 %select_ln132, i32 576, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:66->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 67 'partselect' 'tmp_16' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 68)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:66->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 68 'trunc' 'trunc_ln66' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 68)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln17 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i288.i32.i544, i288 %tmp_16, i32 %data_in_read, i544 %trunc_ln66" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:66->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 69 'bitconcatenate' 'or_ln17' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 68)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.96ns)   --->   "%br_ln66 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:66->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 70 'br' 'br_ln66' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 68)> <Delay = 0.96>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i320 @_ssdm_op_PartSelect.i320.i864.i32.i32, i864 %select_ln132, i32 544, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:64->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 71 'partselect' 'tmp_15' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 64)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:64->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 72 'trunc' 'trunc_ln64' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 64)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i320.i32.i512, i320 %tmp_15, i32 %data_in_read, i512 %trunc_ln64" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:64->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 73 'bitconcatenate' 'or_ln16' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 64)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.96ns)   --->   "%br_ln64 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:64->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 74 'br' 'br_ln64' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 64)> <Delay = 0.96>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i352 @_ssdm_op_PartSelect.i352.i864.i32.i32, i864 %select_ln132, i32 512, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:63->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 75 'partselect' 'tmp_14' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 60)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:63->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 76 'trunc' 'trunc_ln63' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 60)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i352.i32.i480, i352 %tmp_14, i32 %data_in_read, i480 %trunc_ln63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:63->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 77 'bitconcatenate' 'or_ln15' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 60)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.96ns)   --->   "%br_ln63 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:63->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 78 'br' 'br_ln63' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 60)> <Delay = 0.96>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i384 @_ssdm_op_PartSelect.i384.i864.i32.i32, i864 %select_ln132, i32 480, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:62->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 79 'partselect' 'tmp_13' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 56)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:62->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 80 'trunc' 'trunc_ln62' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 56)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i384.i32.i448, i384 %tmp_13, i32 %data_in_read, i448 %trunc_ln62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:62->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 81 'bitconcatenate' 'or_ln14' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 56)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.96ns)   --->   "%br_ln62 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:62->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 82 'br' 'br_ln62' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 56)> <Delay = 0.96>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i416 @_ssdm_op_PartSelect.i416.i864.i32.i32, i864 %select_ln132, i32 448, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:61->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 83 'partselect' 'tmp_12' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 52)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:61->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 84 'trunc' 'trunc_ln61' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 52)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i416.i32.i416, i416 %tmp_12, i32 %data_in_read, i416 %trunc_ln61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:61->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 85 'bitconcatenate' 'or_ln13' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 52)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.96ns)   --->   "%br_ln61 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:61->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 86 'br' 'br_ln61' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 52)> <Delay = 0.96>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i448 @_ssdm_op_PartSelect.i448.i864.i32.i32, i864 %select_ln132, i32 416, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:60->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 87 'partselect' 'tmp_11' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 48)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:60->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 88 'trunc' 'trunc_ln60' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 48)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i448.i32.i384, i448 %tmp_11, i32 %data_in_read, i384 %trunc_ln60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:60->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 89 'bitconcatenate' 'or_ln12' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 48)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.96ns)   --->   "%br_ln60 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:60->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 90 'br' 'br_ln60' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 48)> <Delay = 0.96>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i480 @_ssdm_op_PartSelect.i480.i864.i32.i32, i864 %select_ln132, i32 384, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:59->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 91 'partselect' 'tmp_10' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 44)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:59->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 92 'trunc' 'trunc_ln59' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 44)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i480.i32.i352, i480 %tmp_10, i32 %data_in_read, i352 %trunc_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:59->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 93 'bitconcatenate' 'or_ln11' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 44)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.96ns)   --->   "%br_ln59 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:59->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 94 'br' 'br_ln59' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 44)> <Delay = 0.96>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i512 @_ssdm_op_PartSelect.i512.i864.i32.i32, i864 %select_ln132, i32 352, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:57->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 95 'partselect' 'tmp_8' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 40)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:57->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 96 'trunc' 'trunc_ln57' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 40)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i512.i32.i320, i512 %tmp_8, i32 %data_in_read, i320 %trunc_ln57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:57->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 97 'bitconcatenate' 'or_ln10' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 40)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.96ns)   --->   "%br_ln57 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:57->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 98 'br' 'br_ln57' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 40)> <Delay = 0.96>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i544 @_ssdm_op_PartSelect.i544.i864.i32.i32, i864 %select_ln132, i32 320, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:56->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 99 'partselect' 'tmp_6' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 36)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:56->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 100 'trunc' 'trunc_ln56' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 36)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i544.i32.i288, i544 %tmp_6, i32 %data_in_read, i288 %trunc_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:56->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 101 'bitconcatenate' 'or_ln9' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 36)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.96ns)   --->   "%br_ln56 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:56->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 102 'br' 'br_ln56' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 36)> <Delay = 0.96>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i576 @_ssdm_op_PartSelect.i576.i864.i32.i32, i864 %select_ln132, i32 288, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:55->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 103 'partselect' 'tmp_4' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 32)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:55->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 104 'trunc' 'trunc_ln55' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 32)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i576.i32.i256, i576 %tmp_4, i32 %data_in_read, i256 %trunc_ln55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:55->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 105 'bitconcatenate' 'or_ln8' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 32)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.96ns)   --->   "%br_ln55 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:55->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 106 'br' 'br_ln55' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 32)> <Delay = 0.96>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i608 @_ssdm_op_PartSelect.i608.i864.i32.i32, i864 %select_ln132, i32 256, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:53->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 107 'partselect' 'tmp_2' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 28)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:53->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 108 'trunc' 'trunc_ln53' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 28)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i608.i32.i224, i608 %tmp_2, i32 %data_in_read, i224 %trunc_ln53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:53->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 109 'bitconcatenate' 'or_ln7' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 28)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.96ns)   --->   "%br_ln53 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:53->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 110 'br' 'br_ln53' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 28)> <Delay = 0.96>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = partselect i640 @_ssdm_op_PartSelect.i640.i864.i32.i32, i864 %select_ln132, i32 224, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:52->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 111 'partselect' 'tmp_s' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 24)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:52->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 112 'trunc' 'trunc_ln52' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 24)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i640.i32.i192, i640 %tmp_s, i32 %data_in_read, i192 %trunc_ln52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:52->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 113 'bitconcatenate' 'or_ln6' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 24)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.96ns)   --->   "%br_ln52 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:52->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 114 'br' 'br_ln52' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 24)> <Delay = 0.96>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i672 @_ssdm_op_PartSelect.i672.i864.i32.i32, i864 %select_ln132, i32 192, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:51->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 115 'partselect' 'tmp_9' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 20)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:51->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 116 'trunc' 'trunc_ln51' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 20)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i672.i32.i160, i672 %tmp_9, i32 %data_in_read, i160 %trunc_ln51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:51->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 117 'bitconcatenate' 'or_ln5' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 20)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.96ns)   --->   "%br_ln51 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:51->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 118 'br' 'br_ln51' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 20)> <Delay = 0.96>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i704 @_ssdm_op_PartSelect.i704.i864.i32.i32, i864 %select_ln132, i32 160, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:49->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 119 'partselect' 'tmp_7' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 16)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:49->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 120 'trunc' 'trunc_ln49' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 16)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i704.i32.i128, i704 %tmp_7, i32 %data_in_read, i128 %trunc_ln49" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:49->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 121 'bitconcatenate' 'or_ln4' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 16)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.96ns)   --->   "%br_ln49 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:49->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 122 'br' 'br_ln49' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 16)> <Delay = 0.96>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i736 @_ssdm_op_PartSelect.i736.i864.i32.i32, i864 %select_ln132, i32 128, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:48->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 123 'partselect' 'tmp_5' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 12)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:48->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 124 'trunc' 'trunc_ln48' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 12)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i736.i32.i96, i736 %tmp_5, i32 %data_in_read, i96 %trunc_ln48" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:48->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 125 'bitconcatenate' 'or_ln3' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 12)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.96ns)   --->   "%br_ln48 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:48->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 126 'br' 'br_ln48' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 12)> <Delay = 0.96>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i768 @_ssdm_op_PartSelect.i768.i864.i32.i32, i864 %select_ln132, i32 96, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:47->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 127 'partselect' 'tmp_3' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 8)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:47->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 128 'trunc' 'trunc_ln47' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 8)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i768.i32.i64, i768 %tmp_3, i32 %data_in_read, i64 %trunc_ln47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:47->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 129 'bitconcatenate' 'or_ln2' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 8)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.96ns)   --->   "%br_ln47 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:47->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 130 'br' 'br_ln47' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 8)> <Delay = 0.96>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i800 @_ssdm_op_PartSelect.i800.i864.i32.i32, i864 %select_ln132, i32 64, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:46->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 131 'partselect' 'tmp_1' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 4)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:46->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 132 'trunc' 'trunc_ln46' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 4)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i800.i32.i32, i800 %tmp_1, i32 %data_in_read, i32 %trunc_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:46->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 133 'bitconcatenate' 'or_ln1' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 4)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.96ns)   --->   "%br_ln46 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:46->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 134 'br' 'br_ln46' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 4)> <Delay = 0.96>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp = partselect i832 @_ssdm_op_PartSelect.i832.i864.i32.i32, i864 %select_ln132, i32 32, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:45->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 135 'partselect' 'tmp' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 0)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i864 @_ssdm_op_BitConcatenate.i864.i832.i32, i832 %tmp, i32 %data_in_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:45->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 136 'bitconcatenate' 'or_ln' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 0)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.96ns)   --->   "%br_ln45 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:45->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 137 'br' 'br_ln45' <Predicate = (chip_enable_read & !read_control_read & write_control_read & address_read == 0)> <Delay = 0.96>
ST_1 : Operation 138 [1/1] (1.01ns)   --->   "%switch_ln5 = switch i32 %address_read, void %if.end6, i32 0, void %sw.bb.i, i32 4, void %sw.bb1.i, i32 8, void %sw.bb2.i, i32 12, void %sw.bb3.i, i32 16, void %sw.bb4.i, i32 20, void %sw.bb5.i, i32 24, void %sw.bb6.i, i32 28, void %sw.bb7.i, i32 32, void %sw.bb8.i, i32 36, void %sw.bb9.i, i32 40, void %sw.bb10.i, i32 44, void %sw.bb11.i, i32 48, void %sw.bb12.i, i32 52, void %sw.bb13.i, i32 56, void %sw.bb14.i, i32 60, void %sw.bb15.i, i32 64, void %sw.bb16.i, i32 68, void %sw.bb17.i, i32 72, void %sw.bb18.i, i32 76, void %sw.bb19.i, i32 80, void %sw.bb20.i, i32 84, void %sw.bb21.i, i32 88, void %sw.bb22.i, i32 92, void %sw.bb23.i, i32 96, void %sw.bb24.i, i32 100, void %sw.bb25.i, i32 104, void %sw.bb26.i" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:5->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 138 'switch' 'switch_ln5' <Predicate = (chip_enable_read & read_control_read)> <Delay = 1.01>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln26 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 832, i32 863" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:38->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 139 'partselect' 'trunc_ln26' <Predicate = (chip_enable_read & read_control_read & address_read == 104)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.96ns)   --->   "%br_ln38 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:38->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 140 'br' 'br_ln38' <Predicate = (chip_enable_read & read_control_read & address_read == 104)> <Delay = 0.96>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln25 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 800, i32 831" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:36->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 141 'partselect' 'trunc_ln25' <Predicate = (chip_enable_read & read_control_read & address_read == 100)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.96ns)   --->   "%br_ln36 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:36->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 142 'br' 'br_ln36' <Predicate = (chip_enable_read & read_control_read & address_read == 100)> <Delay = 0.96>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln24 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 768, i32 799" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:35->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 143 'partselect' 'trunc_ln24' <Predicate = (chip_enable_read & read_control_read & address_read == 96)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.96ns)   --->   "%br_ln35 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:35->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 144 'br' 'br_ln35' <Predicate = (chip_enable_read & read_control_read & address_read == 96)> <Delay = 0.96>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln23 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 736, i32 767" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:34->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 145 'partselect' 'trunc_ln23' <Predicate = (chip_enable_read & read_control_read & address_read == 92)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.96ns)   --->   "%br_ln34 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:34->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 146 'br' 'br_ln34' <Predicate = (chip_enable_read & read_control_read & address_read == 92)> <Delay = 0.96>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln22 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 704, i32 735" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:33->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 147 'partselect' 'trunc_ln22' <Predicate = (chip_enable_read & read_control_read & address_read == 88)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.96ns)   --->   "%br_ln33 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:33->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 148 'br' 'br_ln33' <Predicate = (chip_enable_read & read_control_read & address_read == 88)> <Delay = 0.96>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln21 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 672, i32 703" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:32->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 149 'partselect' 'trunc_ln21' <Predicate = (chip_enable_read & read_control_read & address_read == 84)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.96ns)   --->   "%br_ln32 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:32->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 150 'br' 'br_ln32' <Predicate = (chip_enable_read & read_control_read & address_read == 84)> <Delay = 0.96>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 640, i32 671" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:31->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 151 'partselect' 'trunc_ln20' <Predicate = (chip_enable_read & read_control_read & address_read == 80)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.96ns)   --->   "%br_ln31 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:31->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 152 'br' 'br_ln31' <Predicate = (chip_enable_read & read_control_read & address_read == 80)> <Delay = 0.96>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 608, i32 639" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:30->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 153 'partselect' 'trunc_ln19' <Predicate = (chip_enable_read & read_control_read & address_read == 76)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.96ns)   --->   "%br_ln30 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:30->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 154 'br' 'br_ln30' <Predicate = (chip_enable_read & read_control_read & address_read == 76)> <Delay = 0.96>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 576, i32 607" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:28->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 155 'partselect' 'trunc_ln18' <Predicate = (chip_enable_read & read_control_read & address_read == 72)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.96ns)   --->   "%br_ln28 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:28->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 156 'br' 'br_ln28' <Predicate = (chip_enable_read & read_control_read & address_read == 72)> <Delay = 0.96>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 544, i32 575" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:27->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 157 'partselect' 'trunc_ln17' <Predicate = (chip_enable_read & read_control_read & address_read == 68)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.96ns)   --->   "%br_ln27 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:27->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 158 'br' 'br_ln27' <Predicate = (chip_enable_read & read_control_read & address_read == 68)> <Delay = 0.96>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 512, i32 543" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:25->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 159 'partselect' 'trunc_ln16' <Predicate = (chip_enable_read & read_control_read & address_read == 64)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.96ns)   --->   "%br_ln25 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:25->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 160 'br' 'br_ln25' <Predicate = (chip_enable_read & read_control_read & address_read == 64)> <Delay = 0.96>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 480, i32 511" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:24->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 161 'partselect' 'trunc_ln15' <Predicate = (chip_enable_read & read_control_read & address_read == 60)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.96ns)   --->   "%br_ln24 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:24->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 162 'br' 'br_ln24' <Predicate = (chip_enable_read & read_control_read & address_read == 60)> <Delay = 0.96>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 448, i32 479" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:23->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 163 'partselect' 'trunc_ln14' <Predicate = (chip_enable_read & read_control_read & address_read == 56)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.96ns)   --->   "%br_ln23 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:23->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 164 'br' 'br_ln23' <Predicate = (chip_enable_read & read_control_read & address_read == 56)> <Delay = 0.96>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 416, i32 447" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:22->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 165 'partselect' 'trunc_ln13' <Predicate = (chip_enable_read & read_control_read & address_read == 52)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.96ns)   --->   "%br_ln22 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:22->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 166 'br' 'br_ln22' <Predicate = (chip_enable_read & read_control_read & address_read == 52)> <Delay = 0.96>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 384, i32 415" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:21->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 167 'partselect' 'trunc_ln12' <Predicate = (chip_enable_read & read_control_read & address_read == 48)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.96ns)   --->   "%br_ln21 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:21->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 168 'br' 'br_ln21' <Predicate = (chip_enable_read & read_control_read & address_read == 48)> <Delay = 0.96>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 352, i32 383" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:20->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 169 'partselect' 'trunc_ln11' <Predicate = (chip_enable_read & read_control_read & address_read == 44)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.96ns)   --->   "%br_ln20 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:20->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 170 'br' 'br_ln20' <Predicate = (chip_enable_read & read_control_read & address_read == 44)> <Delay = 0.96>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 320, i32 351" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:18->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 171 'partselect' 'trunc_ln10' <Predicate = (chip_enable_read & read_control_read & address_read == 40)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.96ns)   --->   "%br_ln18 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:18->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 172 'br' 'br_ln18' <Predicate = (chip_enable_read & read_control_read & address_read == 40)> <Delay = 0.96>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 288, i32 319" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:17->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 173 'partselect' 'trunc_ln' <Predicate = (chip_enable_read & read_control_read & address_read == 36)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.96ns)   --->   "%br_ln17 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:17->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 174 'br' 'br_ln17' <Predicate = (chip_enable_read & read_control_read & address_read == 36)> <Delay = 0.96>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 256, i32 287" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:16->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 175 'partselect' 'trunc_ln5' <Predicate = (chip_enable_read & read_control_read & address_read == 32)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.96ns)   --->   "%br_ln16 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:16->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 176 'br' 'br_ln16' <Predicate = (chip_enable_read & read_control_read & address_read == 32)> <Delay = 0.96>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 224, i32 255" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:14->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 177 'partselect' 'trunc_ln4' <Predicate = (chip_enable_read & read_control_read & address_read == 28)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.96ns)   --->   "%br_ln14 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:14->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 178 'br' 'br_ln14' <Predicate = (chip_enable_read & read_control_read & address_read == 28)> <Delay = 0.96>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 192, i32 223" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:13->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 179 'partselect' 'trunc_ln3' <Predicate = (chip_enable_read & read_control_read & address_read == 24)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.96ns)   --->   "%br_ln13 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:13->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 180 'br' 'br_ln13' <Predicate = (chip_enable_read & read_control_read & address_read == 24)> <Delay = 0.96>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 160, i32 191" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:12->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 181 'partselect' 'trunc_ln2' <Predicate = (chip_enable_read & read_control_read & address_read == 20)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.96ns)   --->   "%br_ln12 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:12->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 182 'br' 'br_ln12' <Predicate = (chip_enable_read & read_control_read & address_read == 20)> <Delay = 0.96>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 128, i32 159" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:10->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 183 'partselect' 'trunc_ln1' <Predicate = (chip_enable_read & read_control_read & address_read == 16)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.96ns)   --->   "%br_ln10 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:10->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 184 'br' 'br_ln10' <Predicate = (chip_enable_read & read_control_read & address_read == 16)> <Delay = 0.96>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 96, i32 127" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:9->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 185 'partselect' 'trunc_ln9' <Predicate = (chip_enable_read & read_control_read & address_read == 12)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.96ns)   --->   "%br_ln9 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:9->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 186 'br' 'br_ln9' <Predicate = (chip_enable_read & read_control_read & address_read == 12)> <Delay = 0.96>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 64, i32 95" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:8->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 187 'partselect' 'trunc_ln8' <Predicate = (chip_enable_read & read_control_read & address_read == 8)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.96ns)   --->   "%br_ln8 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:8->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 188 'br' 'br_ln8' <Predicate = (chip_enable_read & read_control_read & address_read == 8)> <Delay = 0.96>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i864.i32.i32, i864 %select_ln132, i32 32, i32 63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:7->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 189 'partselect' 'trunc_ln7' <Predicate = (chip_enable_read & read_control_read & address_read == 4)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.96ns)   --->   "%br_ln7 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:7->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 190 'br' 'br_ln7' <Predicate = (chip_enable_read & read_control_read & address_read == 4)> <Delay = 0.96>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i864 %select_ln132" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 191 'trunc' 'trunc_ln6' <Predicate = (chip_enable_read & read_control_read & address_read == 0)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.96ns)   --->   "%br_ln6 = br void %if.end6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 192 'br' 'br_ln6' <Predicate = (chip_enable_read & read_control_read & address_read == 0)> <Delay = 0.96>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%mem_flag_3 = phi i1 %xor_ln132, void %entry, i1 %xor_ln132, void %sw.bb26.i, i1 %xor_ln132, void %sw.bb25.i, i1 %xor_ln132, void %sw.bb24.i, i1 %xor_ln132, void %sw.bb23.i, i1 %xor_ln132, void %sw.bb22.i, i1 %xor_ln132, void %sw.bb21.i, i1 %xor_ln132, void %sw.bb20.i, i1 %xor_ln132, void %sw.bb19.i, i1 %xor_ln132, void %sw.bb18.i, i1 %xor_ln132, void %sw.bb17.i, i1 %xor_ln132, void %sw.bb16.i, i1 %xor_ln132, void %sw.bb15.i, i1 %xor_ln132, void %sw.bb14.i, i1 %xor_ln132, void %sw.bb13.i, i1 %xor_ln132, void %sw.bb12.i, i1 %xor_ln132, void %sw.bb11.i, i1 %xor_ln132, void %sw.bb10.i, i1 %xor_ln132, void %sw.bb9.i, i1 %xor_ln132, void %sw.bb8.i, i1 %xor_ln132, void %sw.bb7.i, i1 %xor_ln132, void %sw.bb6.i, i1 %xor_ln132, void %sw.bb5.i, i1 %xor_ln132, void %sw.bb4.i, i1 %xor_ln132, void %sw.bb3.i, i1 %xor_ln132, void %sw.bb2.i, i1 %xor_ln132, void %sw.bb1.i, i1 %xor_ln132, void %sw.bb.i, i1 %xor_ln132, void %if.then3, i1 %xor_ln132, void %if.else, i1 %xor_ln132, void %if.then4, i1 1, void %sw.bb26.i81, i1 1, void %sw.bb25.i79, i1 1, void %sw.bb24.i77, i1 1, void %sw.bb23.i75, i1 1, void %sw.bb22.i73, i1 1, void %sw.bb21.i71, i1 1, void %sw.bb20.i69, i1 1, void %sw.bb19.i67, i1 1, void %sw.bb18.i65, i1 1, void %sw.bb17.i63, i1 1, void %sw.bb16.i61, i1 1, void %sw.bb15.i59, i1 1, void %sw.bb14.i57, i1 1, void %sw.bb13.i55, i1 1, void %sw.bb12.i53, i1 1, void %sw.bb11.i51, i1 1, void %sw.bb10.i49, i1 1, void %sw.bb9.i47, i1 1, void %sw.bb8.i45, i1 1, void %sw.bb7.i43, i1 1, void %sw.bb6.i41, i1 1, void %sw.bb5.i39, i1 1, void %sw.bb4.i37, i1 1, void %sw.bb3.i35, i1 1, void %sw.bb2.i33, i1 1, void %sw.bb1.i31, i1 1, void %sw.bb.i29" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132]   --->   Operation 193 'phi' 'mem_flag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%mem_new_3 = phi i864 5104235503814076951950619111476523171842, void %entry, i864 5104235503814076951950619111476523171842, void %sw.bb26.i, i864 5104235503814076951950619111476523171842, void %sw.bb25.i, i864 5104235503814076951950619111476523171842, void %sw.bb24.i, i864 5104235503814076951950619111476523171842, void %sw.bb23.i, i864 5104235503814076951950619111476523171842, void %sw.bb22.i, i864 5104235503814076951950619111476523171842, void %sw.bb21.i, i864 5104235503814076951950619111476523171842, void %sw.bb20.i, i864 5104235503814076951950619111476523171842, void %sw.bb19.i, i864 5104235503814076951950619111476523171842, void %sw.bb18.i, i864 5104235503814076951950619111476523171842, void %sw.bb17.i, i864 5104235503814076951950619111476523171842, void %sw.bb16.i, i864 5104235503814076951950619111476523171842, void %sw.bb15.i, i864 5104235503814076951950619111476523171842, void %sw.bb14.i, i864 5104235503814076951950619111476523171842, void %sw.bb13.i, i864 5104235503814076951950619111476523171842, void %sw.bb12.i, i864 5104235503814076951950619111476523171842, void %sw.bb11.i, i864 5104235503814076951950619111476523171842, void %sw.bb10.i, i864 5104235503814076951950619111476523171842, void %sw.bb9.i, i864 5104235503814076951950619111476523171842, void %sw.bb8.i, i864 5104235503814076951950619111476523171842, void %sw.bb7.i, i864 5104235503814076951950619111476523171842, void %sw.bb6.i, i864 5104235503814076951950619111476523171842, void %sw.bb5.i, i864 5104235503814076951950619111476523171842, void %sw.bb4.i, i864 5104235503814076951950619111476523171842, void %sw.bb3.i, i864 5104235503814076951950619111476523171842, void %sw.bb2.i, i864 5104235503814076951950619111476523171842, void %sw.bb1.i, i864 5104235503814076951950619111476523171842, void %sw.bb.i, i864 5104235503814076951950619111476523171842, void %if.then3, i864 5104235503814076951950619111476523171842, void %if.else, i864 5104235503814076951950619111476523171842, void %if.then4, i864 %or_ln26, void %sw.bb26.i81, i864 %or_ln25, void %sw.bb25.i79, i864 %or_ln24, void %sw.bb24.i77, i864 %or_ln23, void %sw.bb23.i75, i864 %or_ln22, void %sw.bb22.i73, i864 %or_ln21, void %sw.bb21.i71, i864 %or_ln20, void %sw.bb20.i69, i864 %or_ln19, void %sw.bb19.i67, i864 %or_ln18, void %sw.bb18.i65, i864 %or_ln17, void %sw.bb17.i63, i864 %or_ln16, void %sw.bb16.i61, i864 %or_ln15, void %sw.bb15.i59, i864 %or_ln14, void %sw.bb14.i57, i864 %or_ln13, void %sw.bb13.i55, i864 %or_ln12, void %sw.bb12.i53, i864 %or_ln11, void %sw.bb11.i51, i864 %or_ln10, void %sw.bb10.i49, i864 %or_ln9, void %sw.bb9.i47, i864 %or_ln8, void %sw.bb8.i45, i864 %or_ln7, void %sw.bb7.i43, i864 %or_ln6, void %sw.bb6.i41, i864 %or_ln5, void %sw.bb5.i39, i864 %or_ln4, void %sw.bb4.i37, i864 %or_ln3, void %sw.bb3.i35, i864 %or_ln2, void %sw.bb2.i33, i864 %or_ln1, void %sw.bb1.i31, i864 %or_ln, void %sw.bb.i29" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:77->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:141]   --->   Operation 194 'phi' 'mem_new_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%data_out_flag_0 = phi i1 0, void %entry, i1 1, void %sw.bb26.i, i1 1, void %sw.bb25.i, i1 1, void %sw.bb24.i, i1 1, void %sw.bb23.i, i1 1, void %sw.bb22.i, i1 1, void %sw.bb21.i, i1 1, void %sw.bb20.i, i1 1, void %sw.bb19.i, i1 1, void %sw.bb18.i, i1 1, void %sw.bb17.i, i1 1, void %sw.bb16.i, i1 1, void %sw.bb15.i, i1 1, void %sw.bb14.i, i1 1, void %sw.bb13.i, i1 1, void %sw.bb12.i, i1 1, void %sw.bb11.i, i1 1, void %sw.bb10.i, i1 1, void %sw.bb9.i, i1 1, void %sw.bb8.i, i1 1, void %sw.bb7.i, i1 1, void %sw.bb6.i, i1 1, void %sw.bb5.i, i1 1, void %sw.bb4.i, i1 1, void %sw.bb3.i, i1 1, void %sw.bb2.i, i1 1, void %sw.bb1.i, i1 1, void %sw.bb.i, i1 1, void %if.then3, i1 1, void %if.else, i1 1, void %if.then4, i1 1, void %sw.bb26.i81, i1 1, void %sw.bb25.i79, i1 1, void %sw.bb24.i77, i1 1, void %sw.bb23.i75, i1 1, void %sw.bb22.i73, i1 1, void %sw.bb21.i71, i1 1, void %sw.bb20.i69, i1 1, void %sw.bb19.i67, i1 1, void %sw.bb18.i65, i1 1, void %sw.bb17.i63, i1 1, void %sw.bb16.i61, i1 1, void %sw.bb15.i59, i1 1, void %sw.bb14.i57, i1 1, void %sw.bb13.i55, i1 1, void %sw.bb12.i53, i1 1, void %sw.bb11.i51, i1 1, void %sw.bb10.i49, i1 1, void %sw.bb9.i47, i1 1, void %sw.bb8.i45, i1 1, void %sw.bb7.i43, i1 1, void %sw.bb6.i41, i1 1, void %sw.bb5.i39, i1 1, void %sw.bb4.i37, i1 1, void %sw.bb3.i35, i1 1, void %sw.bb2.i33, i1 1, void %sw.bb1.i31, i1 1, void %sw.bb.i29"   --->   Operation 195 'phi' 'data_out_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%data_out_new_0 = phi i32 0, void %entry, i32 %trunc_ln26, void %sw.bb26.i, i32 %trunc_ln25, void %sw.bb25.i, i32 %trunc_ln24, void %sw.bb24.i, i32 %trunc_ln23, void %sw.bb23.i, i32 %trunc_ln22, void %sw.bb22.i, i32 %trunc_ln21, void %sw.bb21.i, i32 %trunc_ln20, void %sw.bb20.i, i32 %trunc_ln19, void %sw.bb19.i, i32 %trunc_ln18, void %sw.bb18.i, i32 %trunc_ln17, void %sw.bb17.i, i32 %trunc_ln16, void %sw.bb16.i, i32 %trunc_ln15, void %sw.bb15.i, i32 %trunc_ln14, void %sw.bb14.i, i32 %trunc_ln13, void %sw.bb13.i, i32 %trunc_ln12, void %sw.bb12.i, i32 %trunc_ln11, void %sw.bb11.i, i32 %trunc_ln10, void %sw.bb10.i, i32 %trunc_ln, void %sw.bb9.i, i32 %trunc_ln5, void %sw.bb8.i, i32 %trunc_ln4, void %sw.bb7.i, i32 %trunc_ln3, void %sw.bb6.i, i32 %trunc_ln2, void %sw.bb5.i, i32 %trunc_ln1, void %sw.bb4.i, i32 %trunc_ln9, void %sw.bb3.i, i32 %trunc_ln8, void %sw.bb2.i, i32 %trunc_ln7, void %sw.bb1.i, i32 %trunc_ln6, void %sw.bb.i, i32 0, void %if.then3, i32 0, void %if.else, i32 0, void %if.then4, i32 0, void %sw.bb26.i81, i32 0, void %sw.bb25.i79, i32 0, void %sw.bb24.i77, i32 0, void %sw.bb23.i75, i32 0, void %sw.bb22.i73, i32 0, void %sw.bb21.i71, i32 0, void %sw.bb20.i69, i32 0, void %sw.bb19.i67, i32 0, void %sw.bb18.i65, i32 0, void %sw.bb17.i63, i32 0, void %sw.bb16.i61, i32 0, void %sw.bb15.i59, i32 0, void %sw.bb14.i57, i32 0, void %sw.bb13.i55, i32 0, void %sw.bb12.i53, i32 0, void %sw.bb11.i51, i32 0, void %sw.bb10.i49, i32 0, void %sw.bb9.i47, i32 0, void %sw.bb8.i45, i32 0, void %sw.bb7.i43, i32 0, void %sw.bb6.i41, i32 0, void %sw.bb5.i39, i32 0, void %sw.bb4.i37, i32 0, void %sw.bb3.i35, i32 0, void %sw.bb2.i33, i32 0, void %sw.bb1.i31, i32 0, void %sw.bb.i29" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:38->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:138]   --->   Operation 196 'phi' 'data_out_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %data_out_flag_0, void %if.end6.new2, void %mergeST1"   --->   Operation 197 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %data_out, i32 %data_out_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:135]   --->   Operation 198 'write' 'write_ln135' <Predicate = (data_out_flag_0)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end6.new2"   --->   Operation 199 'br' 'br_ln0' <Predicate = (data_out_flag_0)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %mem_flag_3, void %if.end6.new, void %mergeST" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132]   --->   Operation 200 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.ap_auto.i864P0A, i864 %mem, i864 %mem_new_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:114->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132]   --->   Operation 201 'write' 'write_ln114' <Predicate = (mem_flag_3)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end6.new"   --->   Operation 202 'br' 'br_ln0' <Predicate = (mem_flag_3)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:143]   --->   Operation 203 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.977ns
The critical path consists of the following:
	wire read operation ('address_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:119) on port 'address' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:119) [31]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('mem_flag_3', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132) with incoming values : ('xor_ln132', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132) [259]  (1.016 ns)
	multiplexor before 'phi' operation 1 bit ('mem_flag_3', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132) with incoming values : ('xor_ln132', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132) [259]  (0.961 ns)
	'phi' operation 1 bit ('mem_flag_3', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132) with incoming values : ('xor_ln132', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/ControlMemInterface/ControlMemInterface.cpp:132) [259]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
