/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [66:0] celloutsig_0_11z;
  reg [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [30:0] celloutsig_0_44z;
  reg [9:0] celloutsig_0_48z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire [6:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~(celloutsig_0_33z & celloutsig_0_23z[2]);
  assign celloutsig_0_42z = ~(celloutsig_0_32z & celloutsig_0_15z[0]);
  assign celloutsig_0_78z = ~(celloutsig_0_59z[0] & celloutsig_0_53z);
  assign celloutsig_0_79z = ~(celloutsig_0_48z[6] & celloutsig_0_78z);
  assign celloutsig_1_7z = ~(celloutsig_1_1z & celloutsig_1_3z[1]);
  assign celloutsig_1_9z = ~(in_data[183] & celloutsig_1_8z);
  assign celloutsig_1_12z = ~(celloutsig_1_9z & celloutsig_1_3z[6]);
  assign celloutsig_0_10z = ~(celloutsig_0_8z & celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_16z[1] & celloutsig_0_4z[4]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_1z);
  assign celloutsig_0_32z = ~(celloutsig_0_29z & celloutsig_0_19z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z[4] | celloutsig_0_3z[2]);
  assign celloutsig_0_56z = ~(celloutsig_0_42z | celloutsig_0_38z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_5z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[0] | celloutsig_1_2z);
  assign celloutsig_1_16z = ~(celloutsig_1_8z | celloutsig_1_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z | celloutsig_0_9z);
  assign celloutsig_0_29z = ~(celloutsig_0_17z | celloutsig_0_3z[3]);
  assign celloutsig_1_1z = in_data[151:146] === in_data[104:99];
  assign celloutsig_1_6z = { in_data[188:175], celloutsig_1_5z } === { in_data[107], celloutsig_1_4z };
  assign celloutsig_1_17z = { celloutsig_1_11z[11:1], celloutsig_1_1z, celloutsig_1_1z } === { celloutsig_1_13z[2], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_11z[11:5], celloutsig_1_6z } === celloutsig_1_4z[7:0];
  assign celloutsig_0_1z = { in_data[88:79], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } === in_data[20:5];
  assign celloutsig_0_26z = in_data[9:5] === celloutsig_0_11z[12:8];
  assign celloutsig_0_33z = { celloutsig_0_11z[15:11], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_2z } === { celloutsig_0_3z[7:0], celloutsig_0_13z, celloutsig_0_31z };
  assign celloutsig_0_0z = in_data[12] & ~(in_data[1]);
  assign celloutsig_0_53z = celloutsig_0_44z[30] & ~(celloutsig_0_13z[3]);
  assign celloutsig_0_7z = celloutsig_0_6z & ~(celloutsig_0_6z);
  assign celloutsig_0_8z = celloutsig_0_7z & ~(in_data[23]);
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_2z);
  assign celloutsig_1_10z = celloutsig_1_3z[6] & ~(celloutsig_1_9z);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_1z);
  assign celloutsig_0_17z = celloutsig_0_10z & ~(celloutsig_0_8z);
  assign celloutsig_0_30z = celloutsig_0_22z[2] & ~(celloutsig_0_4z[8]);
  assign celloutsig_0_31z = celloutsig_0_17z & ~(celloutsig_0_30z);
  assign celloutsig_0_3z = ~ { in_data[52:45], celloutsig_0_1z };
  assign celloutsig_0_44z = ~ { in_data[84:55], celloutsig_0_5z };
  assign celloutsig_0_59z = ~ { celloutsig_0_13z, celloutsig_0_42z, celloutsig_0_56z };
  assign celloutsig_1_3z = ~ in_data[157:147];
  assign celloutsig_1_11z = ~ celloutsig_1_4z[12:0];
  assign celloutsig_0_15z = ~ { celloutsig_0_3z[8:4], celloutsig_0_0z };
  assign celloutsig_0_16z = ~ in_data[87:83];
  assign celloutsig_0_20z = ~ { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_21z = ~ celloutsig_0_20z[6:3];
  assign celloutsig_0_22z = ~ { celloutsig_0_21z[3:1], celloutsig_0_14z };
  assign celloutsig_0_23z = ~ celloutsig_0_15z[5:3];
  assign celloutsig_0_4z = { in_data[83:74], celloutsig_0_2z } - { in_data[77:76], celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_3z[3:1], celloutsig_1_3z } - { in_data[173:162], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_11z[6:3], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_8z } - { celloutsig_1_3z[9:4], celloutsig_1_10z };
  assign celloutsig_1_18z = { in_data[162:161], celloutsig_1_16z, celloutsig_1_17z } - celloutsig_1_3z[5:2];
  assign celloutsig_0_11z = { in_data[93:28], celloutsig_0_9z } - { in_data[61:25], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_27z = celloutsig_0_22z[2:0] - { celloutsig_0_15z[0], celloutsig_0_26z, celloutsig_0_14z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_48z = 10'h000;
    else if (!clkin_data[32]) celloutsig_0_48z = { celloutsig_0_11z[40:32], celloutsig_0_32z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_13z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_13z = { celloutsig_0_11z[27:24], celloutsig_0_10z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
