0.7
2020.2
May 22 2025
00:13:55
C:/Users/saksham rawat/RISC_V/RISC_V.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/ALU.v,1752607004,verilog,,,,ALU,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Control_Unit_Top.v,1752605064,verilog,,,C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/alu_decoder.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/main_decoder.v,Control_Unit_Top,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Data_Memory.v,1752605068,verilog,,,,Data_Memory,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Instruction_Memory.v,1752612433,verilog,,,,Instr_Mem,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Mux.v,1752611132,verilog,,,,Mux,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/PC_Adder.v,1752605079,verilog,,,,PC_Adder,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Program_Counter.v,1752612328,verilog,,,,P_C,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Register_File.v,1752611306,verilog,,,,Reg_File,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Sign_Extend.v,1752611346,verilog,,,,Sign_Extend,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Single_Cycle_Top.v,1752612792,verilog,,C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Test_Bench_RISC.v,C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Program_Counter.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Instruction_Memory.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Register_File.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Sign_Extend.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/ALU.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Control_Unit_Top.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Data_Memory.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/PC_Adder.v;C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Mux.v,Single_Cycle_Top,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/Test_Bench_RISC.v,1752605277,verilog,,,,Single_Cycle_Top_Tb,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/alu_decoder.v,1752605060,verilog,,,,alu_decoder,,,,,,,,
C:/Users/saksham rawat/RISC_V/RISC_V_KODE/RISCVSCC/main_decoder.v,1752605073,verilog,,,,main_decoder,,,,,,,,
