From 68865315a5d138cf79270e4b56462d039c86ed1d Mon Sep 17 00:00:00 2001
From: Jianqun Xu <jay.xu@rock-chips.com>
Date: Fri, 17 Mar 2017 15:17:22 +0800
Subject: [PATCH] arm64: dts: rk3368-sheep: support mipi display

Change-Id: Ibeadd258ccbcd68a6c96fb08e7bfbcea79e5e6c6
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk3368-sheep.dts | 41 +++++++++++++++++++
 1 file changed, 41 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3368-sheep.dts b/arch/arm64/boot/dts/rockchip/rk3368-sheep.dts
index a71cb93097cd..1fca3b311c10 100644
--- a/arch/arm64/boot/dts/rockchip/rk3368-sheep.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3368-sheep.dts
@@ -541,6 +541,47 @@
 	status = "okay";
 };
 
+&mipi_dsi_host {
+	status = "okay";
+
+	dsi_panel: panel@0 {
+		compatible = "simple-panel-dsi";
+		reg = <0>;
+		backlight = <&backlight>;
+		enable-gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>;
+		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST)>;
+		dsi,format = <MIPI_DSI_FMT_RGB888>;
+		dsi,lanes = <4>;
+		delay,prepare = <120>;
+		status = "okay";
+
+		disp_timings: display-timings {
+			native-mode = <&timing0>;
+
+			timing0: timing0 {
+				clock-frequency = <150000000>;
+				hactive = <1200>;
+				vactive = <1920>;
+				hback-porch = <80>;
+				hfront-porch = <81>;
+				vback-porch = <21>;
+				vfront-porch = <21>;
+				hsync-len = <10>;
+				vsync-len = <3>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active = <0>;
+				pixelclk-active = <0>;
+			};
+		};
+	};
+};
+
+&mipi_dphy {
+	rockchip,dsi-panel = <&dsi_panel>;
+	status = "okay";
+};
+
 &saradc {
 	status = "okay";
 };
-- 
2.35.3

