Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct  3 12:24:48 2023
| Host         : martin-msi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_timing_summary_routed.rpt -pb seven_seg_timing_summary_routed.pb -rpx seven_seg_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex[1]
                            (input port)
  Destination:            ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 5.010ns (57.191%)  route 3.750ns (42.809%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  hex[1] (IN)
                         net (fo=0)                   0.000     0.000    hex[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  hex_IBUF[1]_inst/O
                         net (fo=7, routed)           1.812     3.222    hex_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.115     3.337 r  ss_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.939     5.276    ss_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.485     8.760 r  ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.760    ss[0]
    T10                                                               r  ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[1]
                            (input port)
  Destination:            ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.696ns  (logic 4.817ns (55.387%)  route 3.880ns (44.613%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  hex[1] (IN)
                         net (fo=0)                   0.000     0.000    hex[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  hex_IBUF[1]_inst/O
                         net (fo=7, routed)           1.812     3.222    hex_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I2_O)        0.105     3.327 r  ss_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.068     5.395    ss_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.301     8.696 r  ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.696    ss[1]
    R10                                                               r  ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[1]
                            (input port)
  Destination:            ss[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.523ns  (logic 5.002ns (58.690%)  route 3.521ns (41.310%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  hex[1] (IN)
                         net (fo=0)                   0.000     0.000    hex[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 r  hex_IBUF[1]_inst/O
                         net (fo=7, routed)           1.818     3.229    hex_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.115     3.344 r  ss_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.703     5.046    ss_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.476     8.523 r  ss_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.523    ss[5]
    T11                                                               r  ss[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            ss[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.990ns (58.909%)  route 3.481ns (41.091%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           1.403     2.811    hex_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     2.935 r  ss_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.078     5.013    ss_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.458     8.471 r  ss_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.471    ss[3]
    K13                                                               r  ss[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[1]
                            (input port)
  Destination:            ss[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 4.795ns (59.977%)  route 3.200ns (40.023%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  hex[1] (IN)
                         net (fo=0)                   0.000     0.000    hex[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.411     1.411 f  hex_IBUF[1]_inst/O
                         net (fo=7, routed)           1.818     3.229    hex_IBUF[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.105     3.334 r  ss_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.381     4.715    ss_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.279     7.994 r  ss_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.994    ss[4]
    P15                                                               r  ss[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            ss[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.728ns  (logic 4.752ns (61.487%)  route 2.976ns (38.513%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           1.403     2.811    hex_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.105     2.916 r  ss_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.573     4.490    ss_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.239     7.728 r  ss_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.728    ss[2]
    K16                                                               r  ss[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            ss[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.577ns  (logic 4.796ns (63.295%)  route 2.781ns (36.705%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           1.400     2.808    hex_IBUF[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.105     2.913 r  ss_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.381     4.294    ss_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.283     7.577 r  ss_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.577    ss[6]
    L18                                                               r  ss[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            ss[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.524ns (69.526%)  route 0.668ns (30.474%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.352     0.597    hex_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.045     0.642 r  ss_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.316     0.958    ss_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.193 r  ss_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.193    ss[4]
    P15                                                               r  ss[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[2]
                            (input port)
  Destination:            ss[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.536ns (66.129%)  route 0.787ns (33.871%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  hex[2] (IN)
                         net (fo=0)                   0.000     0.000    hex[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  hex_IBUF[2]_inst/O
                         net (fo=7, routed)           0.470     0.723    hex_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.045     0.768 r  ss_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.316     1.085    ss_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.323 r  ss_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.323    ss[6]
    L18                                                               r  ss[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[2]
                            (input port)
  Destination:            ss[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.492ns (62.397%)  route 0.899ns (37.603%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  hex[2] (IN)
                         net (fo=0)                   0.000     0.000    hex[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  hex_IBUF[2]_inst/O
                         net (fo=7, routed)           0.466     0.719    hex_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.045     0.764 r  ss_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.433     1.197    ss_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.392 r  ss_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.392    ss[2]
    K16                                                               r  ss[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            ss[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.622ns (65.584%)  route 0.851ns (34.416%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.352     0.597    hex_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.049     0.646 r  ss_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.145    ss_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.328     2.474 r  ss_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.474    ss[5]
    T11                                                               r  ss[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            ss[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.546ns (60.459%)  route 1.011ns (39.541%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.347     0.592    hex_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.045     0.637 r  ss_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.664     1.301    ss_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.557 r  ss_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.557    ss[1]
    R10                                                               r  ss[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[3]
                            (input port)
  Destination:            ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.632ns (63.096%)  route 0.955ns (36.904%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  hex[3] (IN)
                         net (fo=0)                   0.000     0.000    hex[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.347     0.592    hex_IBUF[3]
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.048     0.640 r  ss_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.608     1.248    ss_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     2.587 r  ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.587    ss[0]
    T10                                                               r  ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex[2]
                            (input port)
  Destination:            ss[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.614ns (58.548%)  route 1.143ns (41.452%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  hex[2] (IN)
                         net (fo=0)                   0.000     0.000    hex[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  hex_IBUF[2]_inst/O
                         net (fo=7, routed)           0.466     0.719    hex_IBUF[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.048     0.767 r  ss_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.677     1.444    ss_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     2.756 r  ss_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.756    ss[3]
    K13                                                               r  ss[3] (OUT)
  -------------------------------------------------------------------    -------------------





