{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442201080207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442201080208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 13 23:24:40 2015 " "Processing started: Sun Sep 13 23:24:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442201080208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442201080208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2-Problem2 -c Lab2-Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2-Problem2 -c Lab2-Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442201080208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442201080643 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab2-Problem2.v " "Can't analyze file -- file Lab2-Problem2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1442201080729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "FullAdder.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442201080734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442201080734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/Lab2Problem2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442201080737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442201080737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 FullAdder.v(5) " "Verilog HDL Implicit Net warning at FullAdder.v(5): created implicit net for \"n1\"" {  } { { "FullAdder.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/FullAdder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442201080737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 FullAdder.v(6) " "Verilog HDL Implicit Net warning at FullAdder.v(6): created implicit net for \"n2\"" {  } { { "FullAdder.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/FullAdder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442201080737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 FullAdder.v(7) " "Verilog HDL Implicit Net warning at FullAdder.v(7): created implicit net for \"n3\"" {  } { { "FullAdder.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/FullAdder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442201080738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect0 Lab2Problem2.v(38) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(38): created implicit net for \"nSelect0\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/Lab2Problem2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442201080738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect1 Lab2Problem2.v(38) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(38): created implicit net for \"nSelect1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/Lab2Problem2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442201080738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nSelect2 Lab2Problem2.v(38) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(38): created implicit net for \"nSelect2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/Lab2Problem2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442201080738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select2 Lab2Problem2.v(39) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(39): created implicit net for \"Select2\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/Lab2Problem2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442201080738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Select1 Lab2Problem2.v(40) " "Verilog HDL Implicit Net warning at Lab2Problem2.v(40): created implicit net for \"Select1\"" {  } { { "Lab2Problem2.v" "" { Text "C:/CODE/Embedded Systems/Lab2-Problem2/Lab2Problem2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442201080738 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Lab2-Problem2 " "Top-level design entity \"Lab2-Problem2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1442201080776 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442201080903 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 13 23:24:40 2015 " "Processing ended: Sun Sep 13 23:24:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442201080903 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442201080903 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442201080903 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442201080903 ""}
