Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Aug 29 14:22:46 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+------------------+------------------+----------------+
|     Clock Signal     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | SW_IBUF[0]    | BTNC_IBUF        |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | SW_IBUF[1]    | BTNC_IBUF        |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | SW_IBUF[2]    | BTNC_IBUF        |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | SW_IBUF[3]    | BTNC_IBUF        |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG | SW_IBUF[4]    | BTNC_IBUF        |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG | SW_IBUF[5]    | BTNC_IBUF        |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG | SW_IBUF[6]    | BTNC_IBUF        |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | SW_IBUF[7]    | BTNC_IBUF        |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG |               | BTNC_IBUF        |                7 |             21 |
+----------------------+---------------+------------------+------------------+----------------+


