;redcode
;assert 1
	SPL @310, 1030
	MOV 7197, <-75
	DJN -1, <4746
	DJN -1, <4746
	MOV 8828, <-94
	SPL @10, 1050
	SPL @310, 1030
	ADD -1, 4746
	CMP -5401, 3747
	DJN -1, <4746
	DJN -1, <4746
	MOV 8828, <-94
	SPL @10, 1020
	SPL @310, 1030
	ADD -1, 4746
	CMP -5401, 3747
	MOV 8828, <-94
	CMP -5401, 3747
	MOV 7197, <-75
	JMN -1001, 3
	SPL @310, 1030
	ADD -1, 4746
	CMP -5401, 3747
	MOV 8828, <-94
	CMP -5401, 3747
	MOV 7197, <-75
	MOV 8888, <-94
	DJN -1, <4746
	MOV 8888, <-94
	SPL @310, 1030
	ADD -1, 4746
	MOV 8828, <-94
	SPL @310, 1030
	MOV 8828, <-94
	SPL @310, 1030
