# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=tahiti -O0 -run-pass=legalizer %s -o - | FileCheck -check-prefix=SI %s
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=fiji -O0 -run-pass=legalizer  %s -o - | FileCheck -check-prefix=VI %s
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=gfx900 -O0 -run-pass=legalizer  %s -o - | FileCheck -check-prefix=GFX9  %s

---
name: test_fshl_s32_s32
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2

    ; SI-LABEL: name: test_fshl_s32_s32
    ; SI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; SI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[FSHR:%[0-9]+]]:_(i32) = G_FSHR [[COPY]], [[COPY1]], [[C]](i32)
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[COPY]], [[C]](i32)
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; SI-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[COPY2]], [[C1]]
    ; SI-NEXT: [[FSHR1:%[0-9]+]]:_(i32) = G_FSHR [[LSHR]], [[FSHR]], [[XOR]](i32)
    ; SI-NEXT: $vgpr0 = COPY [[FSHR1]](i32)
    ;
    ; VI-LABEL: name: test_fshl_s32_s32
    ; VI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; VI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; VI-NEXT: [[FSHR:%[0-9]+]]:_(i32) = G_FSHR [[COPY]], [[COPY1]], [[C]](i32)
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[COPY]], [[C]](i32)
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; VI-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[COPY2]], [[C1]]
    ; VI-NEXT: [[FSHR1:%[0-9]+]]:_(i32) = G_FSHR [[LSHR]], [[FSHR]], [[XOR]](i32)
    ; VI-NEXT: $vgpr0 = COPY [[FSHR1]](i32)
    ;
    ; GFX9-LABEL: name: test_fshl_s32_s32
    ; GFX9: liveins: $vgpr0, $vgpr1, $vgpr2
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; GFX9-NEXT: [[FSHR:%[0-9]+]]:_(i32) = G_FSHR [[COPY]], [[COPY1]], [[C]](i32)
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[COPY]], [[C]](i32)
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; GFX9-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[COPY2]], [[C1]]
    ; GFX9-NEXT: [[FSHR1:%[0-9]+]]:_(i32) = G_FSHR [[LSHR]], [[FSHR]], [[XOR]](i32)
    ; GFX9-NEXT: $vgpr0 = COPY [[FSHR1]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(i32) = COPY $vgpr2
    %3:_(i32) = G_FSHL %0, %1, %2(i32)
    $vgpr0 = COPY %3(i32)
...

---
name: test_fshl_v2s32_v2s32
body: |
  bb.0:
    liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5

    ; SI-LABEL: name: test_fshl_v2s32_v2s32
    ; SI: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr0_vgpr1
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr2_vgpr3
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr4_vgpr5
    ; SI-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](<2 x i32>)
    ; SI-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](<2 x i32>)
    ; SI-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY2]](<2 x i32>)
    ; SI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[FSHR:%[0-9]+]]:_(i32) = G_FSHR [[UV]], [[UV2]], [[C]](i32)
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[UV]], [[C]](i32)
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; SI-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[UV4]], [[C1]]
    ; SI-NEXT: [[FSHR1:%[0-9]+]]:_(i32) = G_FSHR [[LSHR]], [[FSHR]], [[XOR]](i32)
    ; SI-NEXT: [[FSHR2:%[0-9]+]]:_(i32) = G_FSHR [[UV1]], [[UV3]], [[C]](i32)
    ; SI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[UV1]], [[C]](i32)
    ; SI-NEXT: [[XOR1:%[0-9]+]]:_(i32) = G_XOR [[UV5]], [[C1]]
    ; SI-NEXT: [[FSHR3:%[0-9]+]]:_(i32) = G_FSHR [[LSHR1]], [[FSHR2]], [[XOR1]](i32)
    ; SI-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i32>) = G_BUILD_VECTOR [[FSHR1]](i32), [[FSHR3]](i32)
    ; SI-NEXT: $vgpr0_vgpr1 = COPY [[BUILD_VECTOR]](<2 x i32>)
    ;
    ; VI-LABEL: name: test_fshl_v2s32_v2s32
    ; VI: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr0_vgpr1
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr2_vgpr3
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr4_vgpr5
    ; VI-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](<2 x i32>)
    ; VI-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](<2 x i32>)
    ; VI-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY2]](<2 x i32>)
    ; VI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; VI-NEXT: [[FSHR:%[0-9]+]]:_(i32) = G_FSHR [[UV]], [[UV2]], [[C]](i32)
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[UV]], [[C]](i32)
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; VI-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[UV4]], [[C1]]
    ; VI-NEXT: [[FSHR1:%[0-9]+]]:_(i32) = G_FSHR [[LSHR]], [[FSHR]], [[XOR]](i32)
    ; VI-NEXT: [[FSHR2:%[0-9]+]]:_(i32) = G_FSHR [[UV1]], [[UV3]], [[C]](i32)
    ; VI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[UV1]], [[C]](i32)
    ; VI-NEXT: [[XOR1:%[0-9]+]]:_(i32) = G_XOR [[UV5]], [[C1]]
    ; VI-NEXT: [[FSHR3:%[0-9]+]]:_(i32) = G_FSHR [[LSHR1]], [[FSHR2]], [[XOR1]](i32)
    ; VI-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i32>) = G_BUILD_VECTOR [[FSHR1]](i32), [[FSHR3]](i32)
    ; VI-NEXT: $vgpr0_vgpr1 = COPY [[BUILD_VECTOR]](<2 x i32>)
    ;
    ; GFX9-LABEL: name: test_fshl_v2s32_v2s32
    ; GFX9: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr0_vgpr1
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr2_vgpr3
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i32>) = COPY $vgpr4_vgpr5
    ; GFX9-NEXT: [[UV:%[0-9]+]]:_(i32), [[UV1:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY]](<2 x i32>)
    ; GFX9-NEXT: [[UV2:%[0-9]+]]:_(i32), [[UV3:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY1]](<2 x i32>)
    ; GFX9-NEXT: [[UV4:%[0-9]+]]:_(i32), [[UV5:%[0-9]+]]:_(i32) = G_UNMERGE_VALUES [[COPY2]](<2 x i32>)
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; GFX9-NEXT: [[FSHR:%[0-9]+]]:_(i32) = G_FSHR [[UV]], [[UV2]], [[C]](i32)
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[UV]], [[C]](i32)
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; GFX9-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[UV4]], [[C1]]
    ; GFX9-NEXT: [[FSHR1:%[0-9]+]]:_(i32) = G_FSHR [[LSHR]], [[FSHR]], [[XOR]](i32)
    ; GFX9-NEXT: [[FSHR2:%[0-9]+]]:_(i32) = G_FSHR [[UV1]], [[UV3]], [[C]](i32)
    ; GFX9-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[UV1]], [[C]](i32)
    ; GFX9-NEXT: [[XOR1:%[0-9]+]]:_(i32) = G_XOR [[UV5]], [[C1]]
    ; GFX9-NEXT: [[FSHR3:%[0-9]+]]:_(i32) = G_FSHR [[LSHR1]], [[FSHR2]], [[XOR1]](i32)
    ; GFX9-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i32>) = G_BUILD_VECTOR [[FSHR1]](i32), [[FSHR3]](i32)
    ; GFX9-NEXT: $vgpr0_vgpr1 = COPY [[BUILD_VECTOR]](<2 x i32>)
    %0:_(<2 x i32>) = COPY $vgpr0_vgpr1
    %1:_(<2 x i32>) = COPY $vgpr2_vgpr3
    %2:_(<2 x i32>) = COPY $vgpr4_vgpr5
    %3:_(<2 x i32>) = G_FSHL %0, %1, %2(<2 x i32>)
    $vgpr0_vgpr1 = COPY %3(<2 x i32>)
...

---
name: test_fshl_s16_s16
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2

    ; SI-LABEL: name: test_fshl_s16_s16
    ; SI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; SI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY2]](i32)
    ; SI-NEXT: [[C:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; SI-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC]], [[C]]
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; SI-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC]], [[C1]]
    ; SI-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C]]
    ; SI-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[AND]](i16)
    ; SI-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[COPY]], [[ZEXT]](i32)
    ; SI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[SHL]](i32)
    ; SI-NEXT: [[C2:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[C3:%[0-9]+]]:_(i32) = G_CONSTANT i32 65535
    ; SI-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[COPY1]], [[C3]]
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[AND2]], [[C2]](i32)
    ; SI-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[AND1]](i16)
    ; SI-NEXT: [[AND3:%[0-9]+]]:_(i32) = G_AND [[LSHR]], [[C3]]
    ; SI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[AND3]], [[ZEXT1]](i32)
    ; SI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR1]](i32)
    ; SI-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC1]], [[TRUNC2]]
    ; SI-NEXT: [[ANYEXT:%[0-9]+]]:_(i32) = G_ANYEXT [[OR]](i16)
    ; SI-NEXT: $vgpr0 = COPY [[ANYEXT]](i32)
    ;
    ; VI-LABEL: name: test_fshl_s16_s16
    ; VI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; VI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY]](i32)
    ; VI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY1]](i32)
    ; VI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY2]](i32)
    ; VI-NEXT: [[C:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; VI-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC2]], [[C]]
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; VI-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC2]], [[C1]]
    ; VI-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C]]
    ; VI-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; VI-NEXT: [[SHL:%[0-9]+]]:_(i16) = G_SHL [[TRUNC]], [[AND]](i16)
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC1]], [[C2]](i16)
    ; VI-NEXT: [[LSHR1:%[0-9]+]]:_(i16) = G_LSHR [[LSHR]], [[AND1]](i16)
    ; VI-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; VI-NEXT: [[ANYEXT:%[0-9]+]]:_(i32) = G_ANYEXT [[OR]](i16)
    ; VI-NEXT: $vgpr0 = COPY [[ANYEXT]](i32)
    ;
    ; GFX9-LABEL: name: test_fshl_s16_s16
    ; GFX9: liveins: $vgpr0, $vgpr1, $vgpr2
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; GFX9-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[COPY]](i32)
    ; GFX9-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY1]](i32)
    ; GFX9-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY2]](i32)
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; GFX9-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC2]], [[C]]
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; GFX9-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC2]], [[C1]]
    ; GFX9-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C]]
    ; GFX9-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; GFX9-NEXT: [[SHL:%[0-9]+]]:_(i16) = G_SHL [[TRUNC]], [[AND]](i16)
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC1]], [[C2]](i16)
    ; GFX9-NEXT: [[LSHR1:%[0-9]+]]:_(i16) = G_LSHR [[LSHR]], [[AND1]](i16)
    ; GFX9-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; GFX9-NEXT: [[ANYEXT:%[0-9]+]]:_(i32) = G_ANYEXT [[OR]](i16)
    ; GFX9-NEXT: $vgpr0 = COPY [[ANYEXT]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(i32) = COPY $vgpr2
    %3:_(i16) = G_TRUNC %0(i32)
    %4:_(i16) = G_TRUNC %1(i32)
    %5:_(i16) = G_TRUNC %2(i32)
    %6:_(i16) = G_FSHL %3, %4, %5(i16)
    %7:_(i32) = G_ANYEXT %6(i16)
    $vgpr0 = COPY %7(i32)
...

---
name: test_fshl_v2s16_v2s16
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2

    ; SI-LABEL: name: test_fshl_v2s16_v2s16
    ; SI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr2
    ; SI-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[COPY]](<2 x i16>)
    ; SI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; SI-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[COPY1]](<2 x i16>)
    ; SI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C]](i32)
    ; SI-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[COPY2]](<2 x i16>)
    ; SI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST2]](i32)
    ; SI-NEXT: [[LSHR2:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST2]], [[C]](i32)
    ; SI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR2]](i32)
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; SI-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC]], [[C1]]
    ; SI-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; SI-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC]], [[C2]]
    ; SI-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C1]]
    ; SI-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[AND]](i16)
    ; SI-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[BITCAST]], [[ZEXT]](i32)
    ; SI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[SHL]](i32)
    ; SI-NEXT: [[C3:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[C4:%[0-9]+]]:_(i32) = G_CONSTANT i32 65535
    ; SI-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[BITCAST1]], [[C4]]
    ; SI-NEXT: [[LSHR3:%[0-9]+]]:_(i32) = G_LSHR [[AND2]], [[C3]](i32)
    ; SI-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[AND1]](i16)
    ; SI-NEXT: [[LSHR4:%[0-9]+]]:_(i32) = G_LSHR [[LSHR3]], [[ZEXT1]](i32)
    ; SI-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR4]](i32)
    ; SI-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC2]], [[TRUNC3]]
    ; SI-NEXT: [[AND3:%[0-9]+]]:_(i16) = G_AND [[TRUNC1]], [[C1]]
    ; SI-NEXT: [[XOR1:%[0-9]+]]:_(i16) = G_XOR [[TRUNC1]], [[C2]]
    ; SI-NEXT: [[AND4:%[0-9]+]]:_(i16) = G_AND [[XOR1]], [[C1]]
    ; SI-NEXT: [[ZEXT2:%[0-9]+]]:_(i32) = G_ZEXT [[AND3]](i16)
    ; SI-NEXT: [[SHL1:%[0-9]+]]:_(i32) = G_SHL [[LSHR]], [[ZEXT2]](i32)
    ; SI-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[SHL1]](i32)
    ; SI-NEXT: [[COPY3:%[0-9]+]]:_(i32) = COPY [[C3]](i32)
    ; SI-NEXT: [[LSHR5:%[0-9]+]]:_(i32) = G_LSHR [[LSHR1]], [[COPY3]](i32)
    ; SI-NEXT: [[ZEXT3:%[0-9]+]]:_(i32) = G_ZEXT [[AND4]](i16)
    ; SI-NEXT: [[LSHR6:%[0-9]+]]:_(i32) = G_LSHR [[LSHR5]], [[ZEXT3]](i32)
    ; SI-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR6]](i32)
    ; SI-NEXT: [[OR1:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC4]], [[TRUNC5]]
    ; SI-NEXT: [[ZEXT4:%[0-9]+]]:_(i32) = G_ZEXT [[OR]](i16)
    ; SI-NEXT: [[ZEXT5:%[0-9]+]]:_(i32) = G_ZEXT [[OR1]](i16)
    ; SI-NEXT: [[SHL2:%[0-9]+]]:_(i32) = G_SHL [[ZEXT5]], [[C]](i32)
    ; SI-NEXT: [[OR2:%[0-9]+]]:_(i32) = G_OR [[ZEXT4]], [[SHL2]]
    ; SI-NEXT: [[BITCAST3:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR2]](i32)
    ; SI-NEXT: $vgpr0 = COPY [[BITCAST3]](<2 x i16>)
    ;
    ; VI-LABEL: name: test_fshl_v2s16_v2s16
    ; VI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr2
    ; VI-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[COPY]](<2 x i16>)
    ; VI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST]](i32)
    ; VI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; VI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR]](i32)
    ; VI-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[COPY1]](<2 x i16>)
    ; VI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST1]](i32)
    ; VI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C]](i32)
    ; VI-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR1]](i32)
    ; VI-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[COPY2]](<2 x i16>)
    ; VI-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST2]](i32)
    ; VI-NEXT: [[LSHR2:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST2]], [[C]](i32)
    ; VI-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR2]](i32)
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; VI-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC4]], [[C1]]
    ; VI-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; VI-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC4]], [[C2]]
    ; VI-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C1]]
    ; VI-NEXT: [[C3:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; VI-NEXT: [[SHL:%[0-9]+]]:_(i16) = G_SHL [[TRUNC]], [[AND]](i16)
    ; VI-NEXT: [[LSHR3:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC2]], [[C3]](i16)
    ; VI-NEXT: [[LSHR4:%[0-9]+]]:_(i16) = G_LSHR [[LSHR3]], [[AND1]](i16)
    ; VI-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL]], [[LSHR4]]
    ; VI-NEXT: [[AND2:%[0-9]+]]:_(i16) = G_AND [[TRUNC5]], [[C1]]
    ; VI-NEXT: [[XOR1:%[0-9]+]]:_(i16) = G_XOR [[TRUNC5]], [[C2]]
    ; VI-NEXT: [[AND3:%[0-9]+]]:_(i16) = G_AND [[XOR1]], [[C1]]
    ; VI-NEXT: [[SHL1:%[0-9]+]]:_(i16) = G_SHL [[TRUNC1]], [[AND2]](i16)
    ; VI-NEXT: [[LSHR5:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC3]], [[C3]](i16)
    ; VI-NEXT: [[LSHR6:%[0-9]+]]:_(i16) = G_LSHR [[LSHR5]], [[AND3]](i16)
    ; VI-NEXT: [[OR1:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL1]], [[LSHR6]]
    ; VI-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[OR]](i16)
    ; VI-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[OR1]](i16)
    ; VI-NEXT: [[SHL2:%[0-9]+]]:_(i32) = G_SHL [[ZEXT1]], [[C]](i32)
    ; VI-NEXT: [[OR2:%[0-9]+]]:_(i32) = G_OR [[ZEXT]], [[SHL2]]
    ; VI-NEXT: [[BITCAST3:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR2]](i32)
    ; VI-NEXT: $vgpr0 = COPY [[BITCAST3]](<2 x i16>)
    ;
    ; GFX9-LABEL: name: test_fshl_v2s16_v2s16
    ; GFX9: liveins: $vgpr0, $vgpr1, $vgpr2
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr2
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; GFX9-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C]](i16), [[C]](i16)
    ; GFX9-NEXT: [[AND:%[0-9]+]]:_(<2 x i16>) = G_AND [[COPY2]], [[BUILD_VECTOR]]
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; GFX9-NEXT: [[BUILD_VECTOR1:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C1]](i16), [[C1]](i16)
    ; GFX9-NEXT: [[XOR:%[0-9]+]]:_(<2 x i16>) = G_XOR [[COPY2]], [[BUILD_VECTOR1]]
    ; GFX9-NEXT: [[AND1:%[0-9]+]]:_(<2 x i16>) = G_AND [[XOR]], [[BUILD_VECTOR]]
    ; GFX9-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; GFX9-NEXT: [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C2]](i16), [[C2]](i16)
    ; GFX9-NEXT: [[SHL:%[0-9]+]]:_(<2 x i16>) = G_SHL [[COPY]], [[AND]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[COPY1]], [[BUILD_VECTOR2]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR1:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[LSHR]], [[AND1]](<2 x i16>)
    ; GFX9-NEXT: [[OR:%[0-9]+]]:_(<2 x i16>) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; GFX9-NEXT: $vgpr0 = COPY [[OR]](<2 x i16>)
    %0:_(<2 x i16>) = COPY $vgpr0
    %1:_(<2 x i16>) = COPY $vgpr1
    %2:_(<2 x i16>) = COPY $vgpr2
    %3:_(<2 x i16>) = G_FSHL %0, %1, %2(<2 x i16>)
    $vgpr0 = COPY %3(<2 x i16>)
...

---
name: test_fshl_s64_s64
body: |
  bb.0:
    liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5

    ; SI-LABEL: name: test_fshl_s64_s64
    ; SI: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(i64) = COPY $vgpr4_vgpr5
    ; SI-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 63
    ; SI-NEXT: [[AND:%[0-9]+]]:_(i64) = G_AND [[COPY2]], [[C]]
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i64) = G_CONSTANT i64 -1
    ; SI-NEXT: [[XOR:%[0-9]+]]:_(i64) = G_XOR [[COPY2]], [[C1]]
    ; SI-NEXT: [[AND1:%[0-9]+]]:_(i64) = G_AND [[XOR]], [[C]]
    ; SI-NEXT: [[TRUNC:%[0-9]+]]:_(i32) = G_TRUNC [[AND]](i64)
    ; SI-NEXT: [[SHL:%[0-9]+]]:_(i64) = G_SHL [[COPY]], [[TRUNC]](i32)
    ; SI-NEXT: [[C2:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i64) = G_LSHR [[COPY1]], [[C2]](i32)
    ; SI-NEXT: [[TRUNC1:%[0-9]+]]:_(i32) = G_TRUNC [[AND1]](i64)
    ; SI-NEXT: [[LSHR1:%[0-9]+]]:_(i64) = G_LSHR [[LSHR]], [[TRUNC1]](i32)
    ; SI-NEXT: [[OR:%[0-9]+]]:_(i64) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; SI-NEXT: $vgpr0_vgpr1 = COPY [[OR]](i64)
    ;
    ; VI-LABEL: name: test_fshl_s64_s64
    ; VI: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(i64) = COPY $vgpr4_vgpr5
    ; VI-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 63
    ; VI-NEXT: [[AND:%[0-9]+]]:_(i64) = G_AND [[COPY2]], [[C]]
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i64) = G_CONSTANT i64 -1
    ; VI-NEXT: [[XOR:%[0-9]+]]:_(i64) = G_XOR [[COPY2]], [[C1]]
    ; VI-NEXT: [[AND1:%[0-9]+]]:_(i64) = G_AND [[XOR]], [[C]]
    ; VI-NEXT: [[TRUNC:%[0-9]+]]:_(i32) = G_TRUNC [[AND]](i64)
    ; VI-NEXT: [[SHL:%[0-9]+]]:_(i64) = G_SHL [[COPY]], [[TRUNC]](i32)
    ; VI-NEXT: [[C2:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i64) = G_LSHR [[COPY1]], [[C2]](i32)
    ; VI-NEXT: [[TRUNC1:%[0-9]+]]:_(i32) = G_TRUNC [[AND1]](i64)
    ; VI-NEXT: [[LSHR1:%[0-9]+]]:_(i64) = G_LSHR [[LSHR]], [[TRUNC1]](i32)
    ; VI-NEXT: [[OR:%[0-9]+]]:_(i64) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; VI-NEXT: $vgpr0_vgpr1 = COPY [[OR]](i64)
    ;
    ; GFX9-LABEL: name: test_fshl_s64_s64
    ; GFX9: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(i64) = COPY $vgpr0_vgpr1
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(i64) = COPY $vgpr2_vgpr3
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(i64) = COPY $vgpr4_vgpr5
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i64) = G_CONSTANT i64 63
    ; GFX9-NEXT: [[AND:%[0-9]+]]:_(i64) = G_AND [[COPY2]], [[C]]
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i64) = G_CONSTANT i64 -1
    ; GFX9-NEXT: [[XOR:%[0-9]+]]:_(i64) = G_XOR [[COPY2]], [[C1]]
    ; GFX9-NEXT: [[AND1:%[0-9]+]]:_(i64) = G_AND [[XOR]], [[C]]
    ; GFX9-NEXT: [[TRUNC:%[0-9]+]]:_(i32) = G_TRUNC [[AND]](i64)
    ; GFX9-NEXT: [[SHL:%[0-9]+]]:_(i64) = G_SHL [[COPY]], [[TRUNC]](i32)
    ; GFX9-NEXT: [[C2:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(i64) = G_LSHR [[COPY1]], [[C2]](i32)
    ; GFX9-NEXT: [[TRUNC1:%[0-9]+]]:_(i32) = G_TRUNC [[AND1]](i64)
    ; GFX9-NEXT: [[LSHR1:%[0-9]+]]:_(i64) = G_LSHR [[LSHR]], [[TRUNC1]](i32)
    ; GFX9-NEXT: [[OR:%[0-9]+]]:_(i64) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; GFX9-NEXT: $vgpr0_vgpr1 = COPY [[OR]](i64)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i64) = COPY $vgpr2_vgpr3
    %2:_(i64) = COPY $vgpr4_vgpr5
    %3:_(i64) = G_FSHL %0, %1, %2(i64)
    $vgpr0_vgpr1 = COPY %3(i64)
...

---
name: test_fshl_s8_s8
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2

    ; SI-LABEL: name: test_fshl_s8_s8
    ; SI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; SI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 7
    ; SI-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[COPY2]], [[C]]
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; SI-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[COPY2]], [[C1]]
    ; SI-NEXT: [[AND1:%[0-9]+]]:_(i32) = G_AND [[XOR]], [[C]]
    ; SI-NEXT: [[C2:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[COPY]], [[AND]](i32)
    ; SI-NEXT: [[C3:%[0-9]+]]:_(i32) = G_CONSTANT i32 255
    ; SI-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[COPY1]], [[C3]]
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[AND2]], [[C2]](i32)
    ; SI-NEXT: [[AND3:%[0-9]+]]:_(i32) = G_AND [[LSHR]], [[C3]]
    ; SI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[AND3]], [[AND1]](i32)
    ; SI-NEXT: [[OR:%[0-9]+]]:_(i32) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; SI-NEXT: $vgpr0 = COPY [[OR]](i32)
    ;
    ; VI-LABEL: name: test_fshl_s8_s8
    ; VI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; VI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 7
    ; VI-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[COPY2]], [[C]]
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; VI-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[COPY2]], [[C1]]
    ; VI-NEXT: [[AND1:%[0-9]+]]:_(i32) = G_AND [[XOR]], [[C]]
    ; VI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[AND]](i32)
    ; VI-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 255
    ; VI-NEXT: [[AND2:%[0-9]+]]:_(i16) = G_AND [[TRUNC]], [[C2]]
    ; VI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY]](i32)
    ; VI-NEXT: [[SHL:%[0-9]+]]:_(i16) = G_SHL [[TRUNC1]], [[AND2]](i16)
    ; VI-NEXT: [[C3:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; VI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY1]](i32)
    ; VI-NEXT: [[AND3:%[0-9]+]]:_(i16) = G_AND [[TRUNC2]], [[C2]]
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i16) = G_LSHR [[AND3]], [[C3]](i16)
    ; VI-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[AND1]](i32)
    ; VI-NEXT: [[AND4:%[0-9]+]]:_(i16) = G_AND [[TRUNC3]], [[C2]]
    ; VI-NEXT: [[AND5:%[0-9]+]]:_(i16) = G_AND [[LSHR]], [[C2]]
    ; VI-NEXT: [[LSHR1:%[0-9]+]]:_(i16) = G_LSHR [[AND5]], [[AND4]](i16)
    ; VI-NEXT: [[ANYEXT:%[0-9]+]]:_(i32) = G_ANYEXT [[SHL]](i16)
    ; VI-NEXT: [[ANYEXT1:%[0-9]+]]:_(i32) = G_ANYEXT [[LSHR1]](i16)
    ; VI-NEXT: [[OR:%[0-9]+]]:_(i32) = disjoint G_OR [[ANYEXT]], [[ANYEXT1]]
    ; VI-NEXT: $vgpr0 = COPY [[OR]](i32)
    ;
    ; GFX9-LABEL: name: test_fshl_s8_s8
    ; GFX9: liveins: $vgpr0, $vgpr1, $vgpr2
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 7
    ; GFX9-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[COPY2]], [[C]]
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 -1
    ; GFX9-NEXT: [[XOR:%[0-9]+]]:_(i32) = G_XOR [[COPY2]], [[C1]]
    ; GFX9-NEXT: [[AND1:%[0-9]+]]:_(i32) = G_AND [[XOR]], [[C]]
    ; GFX9-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[AND]](i32)
    ; GFX9-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 255
    ; GFX9-NEXT: [[AND2:%[0-9]+]]:_(i16) = G_AND [[TRUNC]], [[C2]]
    ; GFX9-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[COPY]](i32)
    ; GFX9-NEXT: [[SHL:%[0-9]+]]:_(i16) = G_SHL [[TRUNC1]], [[AND2]](i16)
    ; GFX9-NEXT: [[C3:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; GFX9-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[COPY1]](i32)
    ; GFX9-NEXT: [[AND3:%[0-9]+]]:_(i16) = G_AND [[TRUNC2]], [[C2]]
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(i16) = G_LSHR [[AND3]], [[C3]](i16)
    ; GFX9-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[AND1]](i32)
    ; GFX9-NEXT: [[AND4:%[0-9]+]]:_(i16) = G_AND [[TRUNC3]], [[C2]]
    ; GFX9-NEXT: [[AND5:%[0-9]+]]:_(i16) = G_AND [[LSHR]], [[C2]]
    ; GFX9-NEXT: [[LSHR1:%[0-9]+]]:_(i16) = G_LSHR [[AND5]], [[AND4]](i16)
    ; GFX9-NEXT: [[ANYEXT:%[0-9]+]]:_(i32) = G_ANYEXT [[SHL]](i16)
    ; GFX9-NEXT: [[ANYEXT1:%[0-9]+]]:_(i32) = G_ANYEXT [[LSHR1]](i16)
    ; GFX9-NEXT: [[OR:%[0-9]+]]:_(i32) = disjoint G_OR [[ANYEXT]], [[ANYEXT1]]
    ; GFX9-NEXT: $vgpr0 = COPY [[OR]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(i32) = COPY $vgpr2
    %3:_(i8) = G_TRUNC %0(i32)
    %4:_(i8) = G_TRUNC %1(i32)
    %5:_(i8) = G_TRUNC %2(i32)
    %6:_(i8) = G_FSHL %3, %4, %5(i8)
    %7:_(i32) = G_ANYEXT %6(i8)
    $vgpr0 = COPY %7(i32)
...

---
name: test_fshl_s24_s24
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2

    ; SI-LABEL: name: test_fshl_s24_s24
    ; SI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; SI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 23
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 24
    ; SI-NEXT: [[C2:%[0-9]+]]:_(i32) = G_CONSTANT i32 16777215
    ; SI-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[COPY2]], [[C2]]
    ; SI-NEXT: [[UITOFP:%[0-9]+]]:_(f32) = G_UITOFP [[C1]](i32)
    ; SI-NEXT: [[AMDGPU_RCP_IFLAG:%[0-9]+]]:_(f32) = G_AMDGPU_RCP_IFLAG [[UITOFP]](f32)
    ; SI-NEXT: [[C3:%[0-9]+]]:_(f32) = G_FCONSTANT float 0x41EFFFFFC0000000
    ; SI-NEXT: [[FMUL:%[0-9]+]]:_(f32) = G_FMUL [[AMDGPU_RCP_IFLAG]], [[C3]]
    ; SI-NEXT: [[FPTOUI:%[0-9]+]]:_(i32) = G_FPTOUI [[FMUL]](f32)
    ; SI-NEXT: [[C4:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
    ; SI-NEXT: [[SUB:%[0-9]+]]:_(i32) = G_SUB [[C4]], [[C1]]
    ; SI-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[SUB]], [[FPTOUI]]
    ; SI-NEXT: [[UMULH:%[0-9]+]]:_(i32) = G_UMULH [[FPTOUI]], [[MUL]]
    ; SI-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[FPTOUI]], [[UMULH]]
    ; SI-NEXT: [[UMULH1:%[0-9]+]]:_(i32) = G_UMULH [[AND]], [[ADD]]
    ; SI-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UMULH1]], [[C1]]
    ; SI-NEXT: [[SUB1:%[0-9]+]]:_(i32) = G_SUB [[AND]], [[MUL1]]
    ; SI-NEXT: [[C5:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[ICMP:%[0-9]+]]:_(i1) = G_ICMP intpred(uge), [[SUB1]](i32), [[C1]]
    ; SI-NEXT: [[SUB2:%[0-9]+]]:_(i32) = G_SUB [[SUB1]], [[C1]]
    ; SI-NEXT: [[SELECT:%[0-9]+]]:_(i32) = G_SELECT [[ICMP]](i1), [[SUB2]], [[SUB1]]
    ; SI-NEXT: [[ICMP1:%[0-9]+]]:_(i1) = G_ICMP intpred(uge), [[SELECT]](i32), [[C1]]
    ; SI-NEXT: [[SUB3:%[0-9]+]]:_(i32) = G_SUB [[SELECT]], [[C1]]
    ; SI-NEXT: [[SELECT1:%[0-9]+]]:_(i32) = G_SELECT [[ICMP1]](i1), [[SUB3]], [[SELECT]]
    ; SI-NEXT: [[SUB4:%[0-9]+]]:_(i32) = G_SUB [[C]], [[SELECT1]]
    ; SI-NEXT: [[AND1:%[0-9]+]]:_(i32) = G_AND [[SELECT1]], [[C2]]
    ; SI-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[COPY]], [[AND1]](i32)
    ; SI-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[COPY1]], [[C2]]
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[AND2]], [[C5]](i32)
    ; SI-NEXT: [[AND3:%[0-9]+]]:_(i32) = G_AND [[SUB4]], [[C2]]
    ; SI-NEXT: [[AND4:%[0-9]+]]:_(i32) = G_AND [[LSHR]], [[C2]]
    ; SI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[AND4]], [[AND3]](i32)
    ; SI-NEXT: [[OR:%[0-9]+]]:_(i32) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; SI-NEXT: $vgpr0 = COPY [[OR]](i32)
    ;
    ; VI-LABEL: name: test_fshl_s24_s24
    ; VI: liveins: $vgpr0, $vgpr1, $vgpr2
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; VI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 23
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 24
    ; VI-NEXT: [[C2:%[0-9]+]]:_(i32) = G_CONSTANT i32 16777215
    ; VI-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[COPY2]], [[C2]]
    ; VI-NEXT: [[UITOFP:%[0-9]+]]:_(f32) = G_UITOFP [[C1]](i32)
    ; VI-NEXT: [[AMDGPU_RCP_IFLAG:%[0-9]+]]:_(f32) = G_AMDGPU_RCP_IFLAG [[UITOFP]](f32)
    ; VI-NEXT: [[C3:%[0-9]+]]:_(f32) = G_FCONSTANT float 0x41EFFFFFC0000000
    ; VI-NEXT: [[FMUL:%[0-9]+]]:_(f32) = G_FMUL [[AMDGPU_RCP_IFLAG]], [[C3]]
    ; VI-NEXT: [[FPTOUI:%[0-9]+]]:_(i32) = G_FPTOUI [[FMUL]](f32)
    ; VI-NEXT: [[C4:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
    ; VI-NEXT: [[SUB:%[0-9]+]]:_(i32) = G_SUB [[C4]], [[C1]]
    ; VI-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[SUB]], [[FPTOUI]]
    ; VI-NEXT: [[UMULH:%[0-9]+]]:_(i32) = G_UMULH [[FPTOUI]], [[MUL]]
    ; VI-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[FPTOUI]], [[UMULH]]
    ; VI-NEXT: [[UMULH1:%[0-9]+]]:_(i32) = G_UMULH [[AND]], [[ADD]]
    ; VI-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UMULH1]], [[C1]]
    ; VI-NEXT: [[SUB1:%[0-9]+]]:_(i32) = G_SUB [[AND]], [[MUL1]]
    ; VI-NEXT: [[C5:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; VI-NEXT: [[ICMP:%[0-9]+]]:_(i1) = G_ICMP intpred(uge), [[SUB1]](i32), [[C1]]
    ; VI-NEXT: [[SUB2:%[0-9]+]]:_(i32) = G_SUB [[SUB1]], [[C1]]
    ; VI-NEXT: [[SELECT:%[0-9]+]]:_(i32) = G_SELECT [[ICMP]](i1), [[SUB2]], [[SUB1]]
    ; VI-NEXT: [[ICMP1:%[0-9]+]]:_(i1) = G_ICMP intpred(uge), [[SELECT]](i32), [[C1]]
    ; VI-NEXT: [[SUB3:%[0-9]+]]:_(i32) = G_SUB [[SELECT]], [[C1]]
    ; VI-NEXT: [[SELECT1:%[0-9]+]]:_(i32) = G_SELECT [[ICMP1]](i1), [[SUB3]], [[SELECT]]
    ; VI-NEXT: [[SUB4:%[0-9]+]]:_(i32) = G_SUB [[C]], [[SELECT1]]
    ; VI-NEXT: [[AND1:%[0-9]+]]:_(i32) = G_AND [[SELECT1]], [[C2]]
    ; VI-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[COPY]], [[AND1]](i32)
    ; VI-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[COPY1]], [[C2]]
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[AND2]], [[C5]](i32)
    ; VI-NEXT: [[AND3:%[0-9]+]]:_(i32) = G_AND [[SUB4]], [[C2]]
    ; VI-NEXT: [[AND4:%[0-9]+]]:_(i32) = G_AND [[LSHR]], [[C2]]
    ; VI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[AND4]], [[AND3]](i32)
    ; VI-NEXT: [[OR:%[0-9]+]]:_(i32) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; VI-NEXT: $vgpr0 = COPY [[OR]](i32)
    ;
    ; GFX9-LABEL: name: test_fshl_s24_s24
    ; GFX9: liveins: $vgpr0, $vgpr1, $vgpr2
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(i32) = COPY $vgpr0
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(i32) = COPY $vgpr1
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(i32) = COPY $vgpr2
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 23
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i32) = G_CONSTANT i32 24
    ; GFX9-NEXT: [[C2:%[0-9]+]]:_(i32) = G_CONSTANT i32 16777215
    ; GFX9-NEXT: [[AND:%[0-9]+]]:_(i32) = G_AND [[COPY2]], [[C2]]
    ; GFX9-NEXT: [[UITOFP:%[0-9]+]]:_(f32) = G_UITOFP [[C1]](i32)
    ; GFX9-NEXT: [[AMDGPU_RCP_IFLAG:%[0-9]+]]:_(f32) = G_AMDGPU_RCP_IFLAG [[UITOFP]](f32)
    ; GFX9-NEXT: [[C3:%[0-9]+]]:_(f32) = G_FCONSTANT float 0x41EFFFFFC0000000
    ; GFX9-NEXT: [[FMUL:%[0-9]+]]:_(f32) = G_FMUL [[AMDGPU_RCP_IFLAG]], [[C3]]
    ; GFX9-NEXT: [[FPTOUI:%[0-9]+]]:_(i32) = G_FPTOUI [[FMUL]](f32)
    ; GFX9-NEXT: [[C4:%[0-9]+]]:_(i32) = G_CONSTANT i32 0
    ; GFX9-NEXT: [[SUB:%[0-9]+]]:_(i32) = G_SUB [[C4]], [[C1]]
    ; GFX9-NEXT: [[MUL:%[0-9]+]]:_(i32) = G_MUL [[SUB]], [[FPTOUI]]
    ; GFX9-NEXT: [[UMULH:%[0-9]+]]:_(i32) = G_UMULH [[FPTOUI]], [[MUL]]
    ; GFX9-NEXT: [[ADD:%[0-9]+]]:_(i32) = G_ADD [[FPTOUI]], [[UMULH]]
    ; GFX9-NEXT: [[UMULH1:%[0-9]+]]:_(i32) = G_UMULH [[AND]], [[ADD]]
    ; GFX9-NEXT: [[MUL1:%[0-9]+]]:_(i32) = G_MUL [[UMULH1]], [[C1]]
    ; GFX9-NEXT: [[SUB1:%[0-9]+]]:_(i32) = G_SUB [[AND]], [[MUL1]]
    ; GFX9-NEXT: [[C5:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; GFX9-NEXT: [[ICMP:%[0-9]+]]:_(i1) = G_ICMP intpred(uge), [[SUB1]](i32), [[C1]]
    ; GFX9-NEXT: [[SUB2:%[0-9]+]]:_(i32) = G_SUB [[SUB1]], [[C1]]
    ; GFX9-NEXT: [[SELECT:%[0-9]+]]:_(i32) = G_SELECT [[ICMP]](i1), [[SUB2]], [[SUB1]]
    ; GFX9-NEXT: [[ICMP1:%[0-9]+]]:_(i1) = G_ICMP intpred(uge), [[SELECT]](i32), [[C1]]
    ; GFX9-NEXT: [[SUB3:%[0-9]+]]:_(i32) = G_SUB [[SELECT]], [[C1]]
    ; GFX9-NEXT: [[SELECT1:%[0-9]+]]:_(i32) = G_SELECT [[ICMP1]](i1), [[SUB3]], [[SELECT]]
    ; GFX9-NEXT: [[SUB4:%[0-9]+]]:_(i32) = G_SUB [[C]], [[SELECT1]]
    ; GFX9-NEXT: [[AND1:%[0-9]+]]:_(i32) = G_AND [[SELECT1]], [[C2]]
    ; GFX9-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[COPY]], [[AND1]](i32)
    ; GFX9-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[COPY1]], [[C2]]
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[AND2]], [[C5]](i32)
    ; GFX9-NEXT: [[AND3:%[0-9]+]]:_(i32) = G_AND [[SUB4]], [[C2]]
    ; GFX9-NEXT: [[AND4:%[0-9]+]]:_(i32) = G_AND [[LSHR]], [[C2]]
    ; GFX9-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[AND4]], [[AND3]](i32)
    ; GFX9-NEXT: [[OR:%[0-9]+]]:_(i32) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; GFX9-NEXT: $vgpr0 = COPY [[OR]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = COPY $vgpr1
    %2:_(i32) = COPY $vgpr2
    %3:_(i24) = G_TRUNC %0(i32)
    %4:_(i24) = G_TRUNC %1(i32)
    %5:_(i24) = G_TRUNC %2(i32)
    %6:_(i24) = G_FSHL %3, %4, %5(i24)
    %7:_(i32) = G_ANYEXT %6(i24)
    $vgpr0 = COPY %7(i32)
...

---
name: test_fshl_v3s16_v3s16
body: |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5

    ; SI-LABEL: name: test_fshl_v3s16_v3s16
    ; SI: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr2
    ; SI-NEXT: [[COPY3:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr3
    ; SI-NEXT: [[COPY4:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr4
    ; SI-NEXT: [[COPY5:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr5
    ; SI-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[COPY]](<2 x i16>)
    ; SI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; SI-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[COPY1]](<2 x i16>)
    ; SI-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[COPY2]](<2 x i16>)
    ; SI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST2]], [[C]](i32)
    ; SI-NEXT: [[BITCAST3:%[0-9]+]]:_(i32) = G_BITCAST [[COPY3]](<2 x i16>)
    ; SI-NEXT: [[BITCAST4:%[0-9]+]]:_(i32) = G_BITCAST [[COPY4]](<2 x i16>)
    ; SI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST4]](i32)
    ; SI-NEXT: [[LSHR2:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST4]], [[C]](i32)
    ; SI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR2]](i32)
    ; SI-NEXT: [[BITCAST5:%[0-9]+]]:_(i32) = G_BITCAST [[COPY5]](<2 x i16>)
    ; SI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST5]](i32)
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; SI-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC]], [[C1]]
    ; SI-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; SI-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC]], [[C2]]
    ; SI-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C1]]
    ; SI-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[AND]](i16)
    ; SI-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[BITCAST]], [[ZEXT]](i32)
    ; SI-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[SHL]](i32)
    ; SI-NEXT: [[C3:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[C4:%[0-9]+]]:_(i32) = G_CONSTANT i32 65535
    ; SI-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[BITCAST2]], [[C4]]
    ; SI-NEXT: [[LSHR3:%[0-9]+]]:_(i32) = G_LSHR [[AND2]], [[C3]](i32)
    ; SI-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[AND1]](i16)
    ; SI-NEXT: [[LSHR4:%[0-9]+]]:_(i32) = G_LSHR [[LSHR3]], [[ZEXT1]](i32)
    ; SI-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR4]](i32)
    ; SI-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC3]], [[TRUNC4]]
    ; SI-NEXT: [[AND3:%[0-9]+]]:_(i16) = G_AND [[TRUNC1]], [[C1]]
    ; SI-NEXT: [[XOR1:%[0-9]+]]:_(i16) = G_XOR [[TRUNC1]], [[C2]]
    ; SI-NEXT: [[AND4:%[0-9]+]]:_(i16) = G_AND [[XOR1]], [[C1]]
    ; SI-NEXT: [[ZEXT2:%[0-9]+]]:_(i32) = G_ZEXT [[AND3]](i16)
    ; SI-NEXT: [[SHL1:%[0-9]+]]:_(i32) = G_SHL [[LSHR]], [[ZEXT2]](i32)
    ; SI-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[SHL1]](i32)
    ; SI-NEXT: [[COPY6:%[0-9]+]]:_(i32) = COPY [[C3]](i32)
    ; SI-NEXT: [[LSHR5:%[0-9]+]]:_(i32) = G_LSHR [[LSHR1]], [[COPY6]](i32)
    ; SI-NEXT: [[ZEXT3:%[0-9]+]]:_(i32) = G_ZEXT [[AND4]](i16)
    ; SI-NEXT: [[LSHR6:%[0-9]+]]:_(i32) = G_LSHR [[LSHR5]], [[ZEXT3]](i32)
    ; SI-NEXT: [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR6]](i32)
    ; SI-NEXT: [[OR1:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC5]], [[TRUNC6]]
    ; SI-NEXT: [[AND5:%[0-9]+]]:_(i16) = G_AND [[TRUNC2]], [[C1]]
    ; SI-NEXT: [[XOR2:%[0-9]+]]:_(i16) = G_XOR [[TRUNC2]], [[C2]]
    ; SI-NEXT: [[AND6:%[0-9]+]]:_(i16) = G_AND [[XOR2]], [[C1]]
    ; SI-NEXT: [[ZEXT4:%[0-9]+]]:_(i32) = G_ZEXT [[AND5]](i16)
    ; SI-NEXT: [[SHL2:%[0-9]+]]:_(i32) = G_SHL [[BITCAST1]], [[ZEXT4]](i32)
    ; SI-NEXT: [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[SHL2]](i32)
    ; SI-NEXT: [[COPY7:%[0-9]+]]:_(i32) = COPY [[C3]](i32)
    ; SI-NEXT: [[AND7:%[0-9]+]]:_(i32) = G_AND [[BITCAST3]], [[C4]]
    ; SI-NEXT: [[LSHR7:%[0-9]+]]:_(i32) = G_LSHR [[AND7]], [[COPY7]](i32)
    ; SI-NEXT: [[ZEXT5:%[0-9]+]]:_(i32) = G_ZEXT [[AND6]](i16)
    ; SI-NEXT: [[LSHR8:%[0-9]+]]:_(i32) = G_LSHR [[LSHR7]], [[ZEXT5]](i32)
    ; SI-NEXT: [[TRUNC8:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR8]](i32)
    ; SI-NEXT: [[OR2:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC7]], [[TRUNC8]]
    ; SI-NEXT: [[DEF:%[0-9]+]]:_(<4 x i16>) = G_IMPLICIT_DEF
    ; SI-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[DEF]](<4 x i16>)
    ; SI-NEXT: [[BITCAST6:%[0-9]+]]:_(i32) = G_BITCAST [[UV]](<2 x i16>)
    ; SI-NEXT: [[LSHR9:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST6]], [[C]](i32)
    ; SI-NEXT: [[BITCAST7:%[0-9]+]]:_(i32) = G_BITCAST [[UV1]](<2 x i16>)
    ; SI-NEXT: [[ZEXT6:%[0-9]+]]:_(i32) = G_ZEXT [[OR]](i16)
    ; SI-NEXT: [[ZEXT7:%[0-9]+]]:_(i32) = G_ZEXT [[OR1]](i16)
    ; SI-NEXT: [[SHL3:%[0-9]+]]:_(i32) = G_SHL [[ZEXT7]], [[C]](i32)
    ; SI-NEXT: [[OR3:%[0-9]+]]:_(i32) = G_OR [[ZEXT6]], [[SHL3]]
    ; SI-NEXT: [[BITCAST8:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR3]](i32)
    ; SI-NEXT: [[ZEXT8:%[0-9]+]]:_(i32) = G_ZEXT [[OR2]](i16)
    ; SI-NEXT: [[AND8:%[0-9]+]]:_(i32) = G_AND [[BITCAST6]], [[C4]]
    ; SI-NEXT: [[SHL4:%[0-9]+]]:_(i32) = G_SHL [[AND8]], [[C]](i32)
    ; SI-NEXT: [[OR4:%[0-9]+]]:_(i32) = G_OR [[ZEXT8]], [[SHL4]]
    ; SI-NEXT: [[BITCAST9:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR4]](i32)
    ; SI-NEXT: [[AND9:%[0-9]+]]:_(i32) = G_AND [[BITCAST7]], [[C4]]
    ; SI-NEXT: [[SHL5:%[0-9]+]]:_(i32) = G_SHL [[AND9]], [[C]](i32)
    ; SI-NEXT: [[OR5:%[0-9]+]]:_(i32) = G_OR [[LSHR9]], [[SHL5]]
    ; SI-NEXT: [[BITCAST10:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR5]](i32)
    ; SI-NEXT: $vgpr0 = COPY [[BITCAST8]](<2 x i16>)
    ; SI-NEXT: $vgpr1 = COPY [[BITCAST9]](<2 x i16>)
    ; SI-NEXT: $vgpr2 = COPY [[BITCAST10]](<2 x i16>)
    ;
    ; VI-LABEL: name: test_fshl_v3s16_v3s16
    ; VI: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr2
    ; VI-NEXT: [[COPY3:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr3
    ; VI-NEXT: [[COPY4:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr4
    ; VI-NEXT: [[COPY5:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr5
    ; VI-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[COPY]](<2 x i16>)
    ; VI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST]](i32)
    ; VI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; VI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR]](i32)
    ; VI-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[COPY1]](<2 x i16>)
    ; VI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST1]](i32)
    ; VI-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[COPY2]](<2 x i16>)
    ; VI-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST2]](i32)
    ; VI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST2]], [[C]](i32)
    ; VI-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR1]](i32)
    ; VI-NEXT: [[BITCAST3:%[0-9]+]]:_(i32) = G_BITCAST [[COPY3]](<2 x i16>)
    ; VI-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST3]](i32)
    ; VI-NEXT: [[BITCAST4:%[0-9]+]]:_(i32) = G_BITCAST [[COPY4]](<2 x i16>)
    ; VI-NEXT: [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST4]](i32)
    ; VI-NEXT: [[LSHR2:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST4]], [[C]](i32)
    ; VI-NEXT: [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR2]](i32)
    ; VI-NEXT: [[BITCAST5:%[0-9]+]]:_(i32) = G_BITCAST [[COPY5]](<2 x i16>)
    ; VI-NEXT: [[TRUNC8:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST5]](i32)
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; VI-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC6]], [[C1]]
    ; VI-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; VI-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC6]], [[C2]]
    ; VI-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C1]]
    ; VI-NEXT: [[C3:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; VI-NEXT: [[SHL:%[0-9]+]]:_(i16) = G_SHL [[TRUNC]], [[AND]](i16)
    ; VI-NEXT: [[LSHR3:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC3]], [[C3]](i16)
    ; VI-NEXT: [[LSHR4:%[0-9]+]]:_(i16) = G_LSHR [[LSHR3]], [[AND1]](i16)
    ; VI-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL]], [[LSHR4]]
    ; VI-NEXT: [[AND2:%[0-9]+]]:_(i16) = G_AND [[TRUNC7]], [[C1]]
    ; VI-NEXT: [[XOR1:%[0-9]+]]:_(i16) = G_XOR [[TRUNC7]], [[C2]]
    ; VI-NEXT: [[AND3:%[0-9]+]]:_(i16) = G_AND [[XOR1]], [[C1]]
    ; VI-NEXT: [[SHL1:%[0-9]+]]:_(i16) = G_SHL [[TRUNC1]], [[AND2]](i16)
    ; VI-NEXT: [[LSHR5:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC4]], [[C3]](i16)
    ; VI-NEXT: [[LSHR6:%[0-9]+]]:_(i16) = G_LSHR [[LSHR5]], [[AND3]](i16)
    ; VI-NEXT: [[OR1:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL1]], [[LSHR6]]
    ; VI-NEXT: [[AND4:%[0-9]+]]:_(i16) = G_AND [[TRUNC8]], [[C1]]
    ; VI-NEXT: [[XOR2:%[0-9]+]]:_(i16) = G_XOR [[TRUNC8]], [[C2]]
    ; VI-NEXT: [[AND5:%[0-9]+]]:_(i16) = G_AND [[XOR2]], [[C1]]
    ; VI-NEXT: [[SHL2:%[0-9]+]]:_(i16) = G_SHL [[TRUNC2]], [[AND4]](i16)
    ; VI-NEXT: [[LSHR7:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC5]], [[C3]](i16)
    ; VI-NEXT: [[LSHR8:%[0-9]+]]:_(i16) = G_LSHR [[LSHR7]], [[AND5]](i16)
    ; VI-NEXT: [[OR2:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL2]], [[LSHR8]]
    ; VI-NEXT: [[DEF:%[0-9]+]]:_(<4 x i16>) = G_IMPLICIT_DEF
    ; VI-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[DEF]](<4 x i16>)
    ; VI-NEXT: [[BITCAST6:%[0-9]+]]:_(i32) = G_BITCAST [[UV]](<2 x i16>)
    ; VI-NEXT: [[LSHR9:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST6]], [[C]](i32)
    ; VI-NEXT: [[BITCAST7:%[0-9]+]]:_(i32) = G_BITCAST [[UV1]](<2 x i16>)
    ; VI-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[OR]](i16)
    ; VI-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[OR1]](i16)
    ; VI-NEXT: [[SHL3:%[0-9]+]]:_(i32) = G_SHL [[ZEXT1]], [[C]](i32)
    ; VI-NEXT: [[OR3:%[0-9]+]]:_(i32) = G_OR [[ZEXT]], [[SHL3]]
    ; VI-NEXT: [[BITCAST8:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR3]](i32)
    ; VI-NEXT: [[ZEXT2:%[0-9]+]]:_(i32) = G_ZEXT [[OR2]](i16)
    ; VI-NEXT: [[C4:%[0-9]+]]:_(i32) = G_CONSTANT i32 65535
    ; VI-NEXT: [[AND6:%[0-9]+]]:_(i32) = G_AND [[BITCAST6]], [[C4]]
    ; VI-NEXT: [[SHL4:%[0-9]+]]:_(i32) = G_SHL [[AND6]], [[C]](i32)
    ; VI-NEXT: [[OR4:%[0-9]+]]:_(i32) = G_OR [[ZEXT2]], [[SHL4]]
    ; VI-NEXT: [[BITCAST9:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR4]](i32)
    ; VI-NEXT: [[AND7:%[0-9]+]]:_(i32) = G_AND [[BITCAST7]], [[C4]]
    ; VI-NEXT: [[SHL5:%[0-9]+]]:_(i32) = G_SHL [[AND7]], [[C]](i32)
    ; VI-NEXT: [[OR5:%[0-9]+]]:_(i32) = G_OR [[LSHR9]], [[SHL5]]
    ; VI-NEXT: [[BITCAST10:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR5]](i32)
    ; VI-NEXT: $vgpr0 = COPY [[BITCAST8]](<2 x i16>)
    ; VI-NEXT: $vgpr1 = COPY [[BITCAST9]](<2 x i16>)
    ; VI-NEXT: $vgpr2 = COPY [[BITCAST10]](<2 x i16>)
    ;
    ; GFX9-LABEL: name: test_fshl_v3s16_v3s16
    ; GFX9: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $vgpr4, $vgpr5
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr0
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr1
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr2
    ; GFX9-NEXT: [[COPY3:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr3
    ; GFX9-NEXT: [[COPY4:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr4
    ; GFX9-NEXT: [[COPY5:%[0-9]+]]:_(<2 x i16>) = COPY $vgpr5
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; GFX9-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C]](i16), [[C]](i16)
    ; GFX9-NEXT: [[AND:%[0-9]+]]:_(<2 x i16>) = G_AND [[COPY4]], [[BUILD_VECTOR]]
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; GFX9-NEXT: [[BUILD_VECTOR1:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C1]](i16), [[C1]](i16)
    ; GFX9-NEXT: [[XOR:%[0-9]+]]:_(<2 x i16>) = G_XOR [[COPY4]], [[BUILD_VECTOR1]]
    ; GFX9-NEXT: [[AND1:%[0-9]+]]:_(<2 x i16>) = G_AND [[XOR]], [[BUILD_VECTOR]]
    ; GFX9-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; GFX9-NEXT: [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C2]](i16), [[C2]](i16)
    ; GFX9-NEXT: [[SHL:%[0-9]+]]:_(<2 x i16>) = G_SHL [[COPY]], [[AND]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[COPY2]], [[BUILD_VECTOR2]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR1:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[LSHR]], [[AND1]](<2 x i16>)
    ; GFX9-NEXT: [[OR:%[0-9]+]]:_(<2 x i16>) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; GFX9-NEXT: [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C]](i16), [[C]](i16)
    ; GFX9-NEXT: [[AND2:%[0-9]+]]:_(<2 x i16>) = G_AND [[COPY5]], [[BUILD_VECTOR3]]
    ; GFX9-NEXT: [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C1]](i16), [[C1]](i16)
    ; GFX9-NEXT: [[XOR1:%[0-9]+]]:_(<2 x i16>) = G_XOR [[COPY5]], [[BUILD_VECTOR4]]
    ; GFX9-NEXT: [[AND3:%[0-9]+]]:_(<2 x i16>) = G_AND [[XOR1]], [[BUILD_VECTOR3]]
    ; GFX9-NEXT: [[BUILD_VECTOR5:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C2]](i16), [[C2]](i16)
    ; GFX9-NEXT: [[SHL1:%[0-9]+]]:_(<2 x i16>) = G_SHL [[COPY1]], [[AND2]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR2:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[COPY3]], [[BUILD_VECTOR5]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR3:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[LSHR2]], [[AND3]](<2 x i16>)
    ; GFX9-NEXT: [[OR1:%[0-9]+]]:_(<2 x i16>) = disjoint G_OR [[SHL1]], [[LSHR3]]
    ; GFX9-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[OR1]](<2 x i16>)
    ; GFX9-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST]](i32)
    ; GFX9-NEXT: [[DEF:%[0-9]+]]:_(<4 x i16>) = G_IMPLICIT_DEF
    ; GFX9-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[DEF]](<4 x i16>)
    ; GFX9-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[UV]](<2 x i16>)
    ; GFX9-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST1]](i32)
    ; GFX9-NEXT: [[C3:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; GFX9-NEXT: [[LSHR4:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C3]](i32)
    ; GFX9-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR4]](i32)
    ; GFX9-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[UV1]](<2 x i16>)
    ; GFX9-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST2]](i32)
    ; GFX9-NEXT: [[BUILD_VECTOR6:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[TRUNC2]](i16), [[TRUNC3]](i16)
    ; GFX9-NEXT: [[BUILD_VECTOR7:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[TRUNC]](i16), [[TRUNC1]](i16)
    ; GFX9-NEXT: $vgpr0 = COPY [[OR]](<2 x i16>)
    ; GFX9-NEXT: $vgpr1 = COPY [[BUILD_VECTOR7]](<2 x i16>)
    ; GFX9-NEXT: $vgpr2 = COPY [[BUILD_VECTOR6]](<2 x i16>)
    %0:_(<2 x i16>) = COPY $vgpr0
    %1:_(<2 x i16>) = COPY $vgpr1
    %2:_(<2 x i16>) = COPY $vgpr2
    %3:_(<2 x i16>) = COPY $vgpr3
    %4:_(<2 x i16>) = COPY $vgpr4
    %5:_(<2 x i16>) = COPY $vgpr5
    %6:_(<2 x i16>) = G_IMPLICIT_DEF
    %7:_(<6 x i16>) = G_CONCAT_VECTORS %0(<2 x i16>), %1(<2 x i16>), %6(<2 x i16>)
    %8:_(<3 x i16>), %9:_(<3 x i16>) = G_UNMERGE_VALUES %7(<6 x i16>)
    %10:_(<6 x i16>) = G_CONCAT_VECTORS %2(<2 x i16>), %3(<2 x i16>), %6(<2 x i16>)
    %11:_(<3 x i16>), %12:_(<3 x i16>) = G_UNMERGE_VALUES %10(<6 x i16>)
    %13:_(<6 x i16>) = G_CONCAT_VECTORS %4(<2 x i16>), %5(<2 x i16>), %6(<2 x i16>)
    %14:_(<3 x i16>), %15:_(<3 x i16>) = G_UNMERGE_VALUES %13(<6 x i16>)
    %16:_(<3 x i16>) = G_FSHL %8, %11, %14(<3 x i16>)
    %17:_(<3 x i16>) = G_IMPLICIT_DEF
    %18:_(<6 x i16>) = G_CONCAT_VECTORS %16(<3 x i16>), %17(<3 x i16>)
    %19:_(<2 x i16>), %20:_(<2 x i16>), %21:_(<2 x i16>) = G_UNMERGE_VALUES %18(<6 x i16>)
    $vgpr0 = COPY %19(<2 x i16>)
    $vgpr1 = COPY %20(<2 x i16>)
    $vgpr2 = COPY %21(<2 x i16>)
...

---
name: test_fshl_v4s16_v4s16
body: |
  bb.0:
    liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5

    ; SI-LABEL: name: test_fshl_v4s16_v4s16
    ; SI: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; SI-NEXT: {{  $}}
    ; SI-NEXT: [[COPY:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr0_vgpr1
    ; SI-NEXT: [[COPY1:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr2_vgpr3
    ; SI-NEXT: [[COPY2:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr4_vgpr5
    ; SI-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY]](<4 x i16>)
    ; SI-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[UV]](<2 x i16>)
    ; SI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; SI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; SI-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[UV1]](<2 x i16>)
    ; SI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C]](i32)
    ; SI-NEXT: [[UV2:%[0-9]+]]:_(<2 x i16>), [[UV3:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY1]](<4 x i16>)
    ; SI-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[UV2]](<2 x i16>)
    ; SI-NEXT: [[LSHR2:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST2]], [[C]](i32)
    ; SI-NEXT: [[BITCAST3:%[0-9]+]]:_(i32) = G_BITCAST [[UV3]](<2 x i16>)
    ; SI-NEXT: [[LSHR3:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST3]], [[C]](i32)
    ; SI-NEXT: [[UV4:%[0-9]+]]:_(<2 x i16>), [[UV5:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY2]](<4 x i16>)
    ; SI-NEXT: [[BITCAST4:%[0-9]+]]:_(i32) = G_BITCAST [[UV4]](<2 x i16>)
    ; SI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST4]](i32)
    ; SI-NEXT: [[LSHR4:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST4]], [[C]](i32)
    ; SI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR4]](i32)
    ; SI-NEXT: [[BITCAST5:%[0-9]+]]:_(i32) = G_BITCAST [[UV5]](<2 x i16>)
    ; SI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST5]](i32)
    ; SI-NEXT: [[LSHR5:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST5]], [[C]](i32)
    ; SI-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR5]](i32)
    ; SI-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; SI-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC]], [[C1]]
    ; SI-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; SI-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC]], [[C2]]
    ; SI-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C1]]
    ; SI-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[AND]](i16)
    ; SI-NEXT: [[SHL:%[0-9]+]]:_(i32) = G_SHL [[BITCAST]], [[ZEXT]](i32)
    ; SI-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[SHL]](i32)
    ; SI-NEXT: [[C3:%[0-9]+]]:_(i32) = G_CONSTANT i32 1
    ; SI-NEXT: [[C4:%[0-9]+]]:_(i32) = G_CONSTANT i32 65535
    ; SI-NEXT: [[AND2:%[0-9]+]]:_(i32) = G_AND [[BITCAST2]], [[C4]]
    ; SI-NEXT: [[LSHR6:%[0-9]+]]:_(i32) = G_LSHR [[AND2]], [[C3]](i32)
    ; SI-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[AND1]](i16)
    ; SI-NEXT: [[LSHR7:%[0-9]+]]:_(i32) = G_LSHR [[LSHR6]], [[ZEXT1]](i32)
    ; SI-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR7]](i32)
    ; SI-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC4]], [[TRUNC5]]
    ; SI-NEXT: [[AND3:%[0-9]+]]:_(i16) = G_AND [[TRUNC1]], [[C1]]
    ; SI-NEXT: [[XOR1:%[0-9]+]]:_(i16) = G_XOR [[TRUNC1]], [[C2]]
    ; SI-NEXT: [[AND4:%[0-9]+]]:_(i16) = G_AND [[XOR1]], [[C1]]
    ; SI-NEXT: [[ZEXT2:%[0-9]+]]:_(i32) = G_ZEXT [[AND3]](i16)
    ; SI-NEXT: [[SHL1:%[0-9]+]]:_(i32) = G_SHL [[LSHR]], [[ZEXT2]](i32)
    ; SI-NEXT: [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[SHL1]](i32)
    ; SI-NEXT: [[COPY3:%[0-9]+]]:_(i32) = COPY [[C3]](i32)
    ; SI-NEXT: [[LSHR8:%[0-9]+]]:_(i32) = G_LSHR [[LSHR2]], [[COPY3]](i32)
    ; SI-NEXT: [[ZEXT3:%[0-9]+]]:_(i32) = G_ZEXT [[AND4]](i16)
    ; SI-NEXT: [[LSHR9:%[0-9]+]]:_(i32) = G_LSHR [[LSHR8]], [[ZEXT3]](i32)
    ; SI-NEXT: [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR9]](i32)
    ; SI-NEXT: [[OR1:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC6]], [[TRUNC7]]
    ; SI-NEXT: [[AND5:%[0-9]+]]:_(i16) = G_AND [[TRUNC2]], [[C1]]
    ; SI-NEXT: [[XOR2:%[0-9]+]]:_(i16) = G_XOR [[TRUNC2]], [[C2]]
    ; SI-NEXT: [[AND6:%[0-9]+]]:_(i16) = G_AND [[XOR2]], [[C1]]
    ; SI-NEXT: [[ZEXT4:%[0-9]+]]:_(i32) = G_ZEXT [[AND5]](i16)
    ; SI-NEXT: [[SHL2:%[0-9]+]]:_(i32) = G_SHL [[BITCAST1]], [[ZEXT4]](i32)
    ; SI-NEXT: [[TRUNC8:%[0-9]+]]:_(i16) = G_TRUNC [[SHL2]](i32)
    ; SI-NEXT: [[COPY4:%[0-9]+]]:_(i32) = COPY [[C3]](i32)
    ; SI-NEXT: [[AND7:%[0-9]+]]:_(i32) = G_AND [[BITCAST3]], [[C4]]
    ; SI-NEXT: [[LSHR10:%[0-9]+]]:_(i32) = G_LSHR [[AND7]], [[COPY4]](i32)
    ; SI-NEXT: [[ZEXT5:%[0-9]+]]:_(i32) = G_ZEXT [[AND6]](i16)
    ; SI-NEXT: [[LSHR11:%[0-9]+]]:_(i32) = G_LSHR [[LSHR10]], [[ZEXT5]](i32)
    ; SI-NEXT: [[TRUNC9:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR11]](i32)
    ; SI-NEXT: [[OR2:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC8]], [[TRUNC9]]
    ; SI-NEXT: [[AND8:%[0-9]+]]:_(i16) = G_AND [[TRUNC3]], [[C1]]
    ; SI-NEXT: [[XOR3:%[0-9]+]]:_(i16) = G_XOR [[TRUNC3]], [[C2]]
    ; SI-NEXT: [[AND9:%[0-9]+]]:_(i16) = G_AND [[XOR3]], [[C1]]
    ; SI-NEXT: [[ZEXT6:%[0-9]+]]:_(i32) = G_ZEXT [[AND8]](i16)
    ; SI-NEXT: [[SHL3:%[0-9]+]]:_(i32) = G_SHL [[LSHR1]], [[ZEXT6]](i32)
    ; SI-NEXT: [[TRUNC10:%[0-9]+]]:_(i16) = G_TRUNC [[SHL3]](i32)
    ; SI-NEXT: [[COPY5:%[0-9]+]]:_(i32) = COPY [[C3]](i32)
    ; SI-NEXT: [[LSHR12:%[0-9]+]]:_(i32) = G_LSHR [[LSHR3]], [[COPY5]](i32)
    ; SI-NEXT: [[ZEXT7:%[0-9]+]]:_(i32) = G_ZEXT [[AND9]](i16)
    ; SI-NEXT: [[LSHR13:%[0-9]+]]:_(i32) = G_LSHR [[LSHR12]], [[ZEXT7]](i32)
    ; SI-NEXT: [[TRUNC11:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR13]](i32)
    ; SI-NEXT: [[OR3:%[0-9]+]]:_(i16) = disjoint G_OR [[TRUNC10]], [[TRUNC11]]
    ; SI-NEXT: [[ZEXT8:%[0-9]+]]:_(i32) = G_ZEXT [[OR]](i16)
    ; SI-NEXT: [[ZEXT9:%[0-9]+]]:_(i32) = G_ZEXT [[OR1]](i16)
    ; SI-NEXT: [[SHL4:%[0-9]+]]:_(i32) = G_SHL [[ZEXT9]], [[C]](i32)
    ; SI-NEXT: [[OR4:%[0-9]+]]:_(i32) = G_OR [[ZEXT8]], [[SHL4]]
    ; SI-NEXT: [[BITCAST6:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR4]](i32)
    ; SI-NEXT: [[ZEXT10:%[0-9]+]]:_(i32) = G_ZEXT [[OR2]](i16)
    ; SI-NEXT: [[ZEXT11:%[0-9]+]]:_(i32) = G_ZEXT [[OR3]](i16)
    ; SI-NEXT: [[SHL5:%[0-9]+]]:_(i32) = G_SHL [[ZEXT11]], [[C]](i32)
    ; SI-NEXT: [[OR5:%[0-9]+]]:_(i32) = G_OR [[ZEXT10]], [[SHL5]]
    ; SI-NEXT: [[BITCAST7:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR5]](i32)
    ; SI-NEXT: [[CONCAT_VECTORS:%[0-9]+]]:_(<4 x i16>) = G_CONCAT_VECTORS [[BITCAST6]](<2 x i16>), [[BITCAST7]](<2 x i16>)
    ; SI-NEXT: $vgpr0_vgpr1 = COPY [[CONCAT_VECTORS]](<4 x i16>)
    ;
    ; VI-LABEL: name: test_fshl_v4s16_v4s16
    ; VI: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; VI-NEXT: {{  $}}
    ; VI-NEXT: [[COPY:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr0_vgpr1
    ; VI-NEXT: [[COPY1:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr2_vgpr3
    ; VI-NEXT: [[COPY2:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr4_vgpr5
    ; VI-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY]](<4 x i16>)
    ; VI-NEXT: [[BITCAST:%[0-9]+]]:_(i32) = G_BITCAST [[UV]](<2 x i16>)
    ; VI-NEXT: [[TRUNC:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST]](i32)
    ; VI-NEXT: [[C:%[0-9]+]]:_(i32) = G_CONSTANT i32 16
    ; VI-NEXT: [[LSHR:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST]], [[C]](i32)
    ; VI-NEXT: [[TRUNC1:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR]](i32)
    ; VI-NEXT: [[BITCAST1:%[0-9]+]]:_(i32) = G_BITCAST [[UV1]](<2 x i16>)
    ; VI-NEXT: [[TRUNC2:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST1]](i32)
    ; VI-NEXT: [[LSHR1:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST1]], [[C]](i32)
    ; VI-NEXT: [[TRUNC3:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR1]](i32)
    ; VI-NEXT: [[UV2:%[0-9]+]]:_(<2 x i16>), [[UV3:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY1]](<4 x i16>)
    ; VI-NEXT: [[BITCAST2:%[0-9]+]]:_(i32) = G_BITCAST [[UV2]](<2 x i16>)
    ; VI-NEXT: [[TRUNC4:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST2]](i32)
    ; VI-NEXT: [[LSHR2:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST2]], [[C]](i32)
    ; VI-NEXT: [[TRUNC5:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR2]](i32)
    ; VI-NEXT: [[BITCAST3:%[0-9]+]]:_(i32) = G_BITCAST [[UV3]](<2 x i16>)
    ; VI-NEXT: [[TRUNC6:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST3]](i32)
    ; VI-NEXT: [[LSHR3:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST3]], [[C]](i32)
    ; VI-NEXT: [[TRUNC7:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR3]](i32)
    ; VI-NEXT: [[UV4:%[0-9]+]]:_(<2 x i16>), [[UV5:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY2]](<4 x i16>)
    ; VI-NEXT: [[BITCAST4:%[0-9]+]]:_(i32) = G_BITCAST [[UV4]](<2 x i16>)
    ; VI-NEXT: [[TRUNC8:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST4]](i32)
    ; VI-NEXT: [[LSHR4:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST4]], [[C]](i32)
    ; VI-NEXT: [[TRUNC9:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR4]](i32)
    ; VI-NEXT: [[BITCAST5:%[0-9]+]]:_(i32) = G_BITCAST [[UV5]](<2 x i16>)
    ; VI-NEXT: [[TRUNC10:%[0-9]+]]:_(i16) = G_TRUNC [[BITCAST5]](i32)
    ; VI-NEXT: [[LSHR5:%[0-9]+]]:_(i32) = G_LSHR [[BITCAST5]], [[C]](i32)
    ; VI-NEXT: [[TRUNC11:%[0-9]+]]:_(i16) = G_TRUNC [[LSHR5]](i32)
    ; VI-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; VI-NEXT: [[AND:%[0-9]+]]:_(i16) = G_AND [[TRUNC8]], [[C1]]
    ; VI-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; VI-NEXT: [[XOR:%[0-9]+]]:_(i16) = G_XOR [[TRUNC8]], [[C2]]
    ; VI-NEXT: [[AND1:%[0-9]+]]:_(i16) = G_AND [[XOR]], [[C1]]
    ; VI-NEXT: [[C3:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; VI-NEXT: [[SHL:%[0-9]+]]:_(i16) = G_SHL [[TRUNC]], [[AND]](i16)
    ; VI-NEXT: [[LSHR6:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC4]], [[C3]](i16)
    ; VI-NEXT: [[LSHR7:%[0-9]+]]:_(i16) = G_LSHR [[LSHR6]], [[AND1]](i16)
    ; VI-NEXT: [[OR:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL]], [[LSHR7]]
    ; VI-NEXT: [[AND2:%[0-9]+]]:_(i16) = G_AND [[TRUNC9]], [[C1]]
    ; VI-NEXT: [[XOR1:%[0-9]+]]:_(i16) = G_XOR [[TRUNC9]], [[C2]]
    ; VI-NEXT: [[AND3:%[0-9]+]]:_(i16) = G_AND [[XOR1]], [[C1]]
    ; VI-NEXT: [[SHL1:%[0-9]+]]:_(i16) = G_SHL [[TRUNC1]], [[AND2]](i16)
    ; VI-NEXT: [[LSHR8:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC5]], [[C3]](i16)
    ; VI-NEXT: [[LSHR9:%[0-9]+]]:_(i16) = G_LSHR [[LSHR8]], [[AND3]](i16)
    ; VI-NEXT: [[OR1:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL1]], [[LSHR9]]
    ; VI-NEXT: [[AND4:%[0-9]+]]:_(i16) = G_AND [[TRUNC10]], [[C1]]
    ; VI-NEXT: [[XOR2:%[0-9]+]]:_(i16) = G_XOR [[TRUNC10]], [[C2]]
    ; VI-NEXT: [[AND5:%[0-9]+]]:_(i16) = G_AND [[XOR2]], [[C1]]
    ; VI-NEXT: [[SHL2:%[0-9]+]]:_(i16) = G_SHL [[TRUNC2]], [[AND4]](i16)
    ; VI-NEXT: [[LSHR10:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC6]], [[C3]](i16)
    ; VI-NEXT: [[LSHR11:%[0-9]+]]:_(i16) = G_LSHR [[LSHR10]], [[AND5]](i16)
    ; VI-NEXT: [[OR2:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL2]], [[LSHR11]]
    ; VI-NEXT: [[AND6:%[0-9]+]]:_(i16) = G_AND [[TRUNC11]], [[C1]]
    ; VI-NEXT: [[XOR3:%[0-9]+]]:_(i16) = G_XOR [[TRUNC11]], [[C2]]
    ; VI-NEXT: [[AND7:%[0-9]+]]:_(i16) = G_AND [[XOR3]], [[C1]]
    ; VI-NEXT: [[SHL3:%[0-9]+]]:_(i16) = G_SHL [[TRUNC3]], [[AND6]](i16)
    ; VI-NEXT: [[LSHR12:%[0-9]+]]:_(i16) = G_LSHR [[TRUNC7]], [[C3]](i16)
    ; VI-NEXT: [[LSHR13:%[0-9]+]]:_(i16) = G_LSHR [[LSHR12]], [[AND7]](i16)
    ; VI-NEXT: [[OR3:%[0-9]+]]:_(i16) = disjoint G_OR [[SHL3]], [[LSHR13]]
    ; VI-NEXT: [[ZEXT:%[0-9]+]]:_(i32) = G_ZEXT [[OR]](i16)
    ; VI-NEXT: [[ZEXT1:%[0-9]+]]:_(i32) = G_ZEXT [[OR1]](i16)
    ; VI-NEXT: [[SHL4:%[0-9]+]]:_(i32) = G_SHL [[ZEXT1]], [[C]](i32)
    ; VI-NEXT: [[OR4:%[0-9]+]]:_(i32) = G_OR [[ZEXT]], [[SHL4]]
    ; VI-NEXT: [[BITCAST6:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR4]](i32)
    ; VI-NEXT: [[ZEXT2:%[0-9]+]]:_(i32) = G_ZEXT [[OR2]](i16)
    ; VI-NEXT: [[ZEXT3:%[0-9]+]]:_(i32) = G_ZEXT [[OR3]](i16)
    ; VI-NEXT: [[SHL5:%[0-9]+]]:_(i32) = G_SHL [[ZEXT3]], [[C]](i32)
    ; VI-NEXT: [[OR5:%[0-9]+]]:_(i32) = G_OR [[ZEXT2]], [[SHL5]]
    ; VI-NEXT: [[BITCAST7:%[0-9]+]]:_(<2 x i16>) = G_BITCAST [[OR5]](i32)
    ; VI-NEXT: [[CONCAT_VECTORS:%[0-9]+]]:_(<4 x i16>) = G_CONCAT_VECTORS [[BITCAST6]](<2 x i16>), [[BITCAST7]](<2 x i16>)
    ; VI-NEXT: $vgpr0_vgpr1 = COPY [[CONCAT_VECTORS]](<4 x i16>)
    ;
    ; GFX9-LABEL: name: test_fshl_v4s16_v4s16
    ; GFX9: liveins: $vgpr0_vgpr1, $vgpr2_vgpr3, $vgpr4_vgpr5
    ; GFX9-NEXT: {{  $}}
    ; GFX9-NEXT: [[COPY:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr0_vgpr1
    ; GFX9-NEXT: [[COPY1:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr2_vgpr3
    ; GFX9-NEXT: [[COPY2:%[0-9]+]]:_(<4 x i16>) = COPY $vgpr4_vgpr5
    ; GFX9-NEXT: [[UV:%[0-9]+]]:_(<2 x i16>), [[UV1:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY]](<4 x i16>)
    ; GFX9-NEXT: [[UV2:%[0-9]+]]:_(<2 x i16>), [[UV3:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY1]](<4 x i16>)
    ; GFX9-NEXT: [[UV4:%[0-9]+]]:_(<2 x i16>), [[UV5:%[0-9]+]]:_(<2 x i16>) = G_UNMERGE_VALUES [[COPY2]](<4 x i16>)
    ; GFX9-NEXT: [[C:%[0-9]+]]:_(i16) = G_CONSTANT i16 15
    ; GFX9-NEXT: [[BUILD_VECTOR:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C]](i16), [[C]](i16)
    ; GFX9-NEXT: [[AND:%[0-9]+]]:_(<2 x i16>) = G_AND [[UV4]], [[BUILD_VECTOR]]
    ; GFX9-NEXT: [[C1:%[0-9]+]]:_(i16) = G_CONSTANT i16 -1
    ; GFX9-NEXT: [[BUILD_VECTOR1:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C1]](i16), [[C1]](i16)
    ; GFX9-NEXT: [[XOR:%[0-9]+]]:_(<2 x i16>) = G_XOR [[UV4]], [[BUILD_VECTOR1]]
    ; GFX9-NEXT: [[AND1:%[0-9]+]]:_(<2 x i16>) = G_AND [[XOR]], [[BUILD_VECTOR]]
    ; GFX9-NEXT: [[C2:%[0-9]+]]:_(i16) = G_CONSTANT i16 1
    ; GFX9-NEXT: [[BUILD_VECTOR2:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C2]](i16), [[C2]](i16)
    ; GFX9-NEXT: [[SHL:%[0-9]+]]:_(<2 x i16>) = G_SHL [[UV]], [[AND]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[UV2]], [[BUILD_VECTOR2]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR1:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[LSHR]], [[AND1]](<2 x i16>)
    ; GFX9-NEXT: [[OR:%[0-9]+]]:_(<2 x i16>) = disjoint G_OR [[SHL]], [[LSHR1]]
    ; GFX9-NEXT: [[BUILD_VECTOR3:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C]](i16), [[C]](i16)
    ; GFX9-NEXT: [[AND2:%[0-9]+]]:_(<2 x i16>) = G_AND [[UV5]], [[BUILD_VECTOR3]]
    ; GFX9-NEXT: [[BUILD_VECTOR4:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C1]](i16), [[C1]](i16)
    ; GFX9-NEXT: [[XOR1:%[0-9]+]]:_(<2 x i16>) = G_XOR [[UV5]], [[BUILD_VECTOR4]]
    ; GFX9-NEXT: [[AND3:%[0-9]+]]:_(<2 x i16>) = G_AND [[XOR1]], [[BUILD_VECTOR3]]
    ; GFX9-NEXT: [[BUILD_VECTOR5:%[0-9]+]]:_(<2 x i16>) = G_BUILD_VECTOR [[C2]](i16), [[C2]](i16)
    ; GFX9-NEXT: [[SHL1:%[0-9]+]]:_(<2 x i16>) = G_SHL [[UV1]], [[AND2]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR2:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[UV3]], [[BUILD_VECTOR5]](<2 x i16>)
    ; GFX9-NEXT: [[LSHR3:%[0-9]+]]:_(<2 x i16>) = G_LSHR [[LSHR2]], [[AND3]](<2 x i16>)
    ; GFX9-NEXT: [[OR1:%[0-9]+]]:_(<2 x i16>) = disjoint G_OR [[SHL1]], [[LSHR3]]
    ; GFX9-NEXT: [[CONCAT_VECTORS:%[0-9]+]]:_(<4 x i16>) = G_CONCAT_VECTORS [[OR]](<2 x i16>), [[OR1]](<2 x i16>)
    ; GFX9-NEXT: $vgpr0_vgpr1 = COPY [[CONCAT_VECTORS]](<4 x i16>)
    %0:_(<4 x i16>) = COPY $vgpr0_vgpr1
    %1:_(<4 x i16>) = COPY $vgpr2_vgpr3
    %2:_(<4 x i16>) = COPY $vgpr4_vgpr5
    %3:_(<4 x i16>) = G_FSHL %0, %1, %2(<4 x i16>)
    $vgpr0_vgpr1 = COPY %3(<4 x i16>)
...
