Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.38 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: os_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "os_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "os_controller"
Output Format                      : NGC
Target Device                      : xc4vfx20-12-ff672

---- Source Options
Top Module Name                    : os_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : os_controller.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/MyProject/8612/hdsdgen_x20/os_controller.vhd" in Library work.
Entity <os_controller> compiled.
Entity <os_controller> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <os_controller>.
    Related source file is "C:/MyProject/8612/hdsdgen_x20/os_controller.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s10                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0011
 s2    | 0010
 s3    | 0110
 s4    | 0111
 s5    | 0101
 s6    | 0100
 s7    | 1100
 s8    | 1101
 s9    | 1111
 s10   | 0001
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <os_controller> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block os_controller, actual ratio is 0.
FlipFlop current_state_FFd3 has been replicated 1 time(s)
FlipFlop current_state_FFd4 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : os_controller.ngr
Top Level Output File Name         : os_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 112
#      INV                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 38
#      LUT3_L                      : 2
#      LUT4                        : 44
#      LUT4_L                      : 6
#      MUXF5                       : 17
# FlipFlops/Latches                : 6
#      FDC                         : 4
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 22
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-12 

 Number of Slices:                      51  out of   8544     0%  
 Number of Slice Flip Flops:             6  out of  17088     0%  
 Number of 4 input LUTs:                94  out of  17088     0%  
 Number of bonded IOBs:                 44  out of    360    12%  
 Number of GCLKs:                        1  out of     32     3%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_148                            | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -12

   Minimum period: 1.673ns (Maximum Frequency: 597.818MHz)
   Minimum input arrival time before clock: 2.635ns
   Maximum output required time after clock: 9.181ns
   Maximum combinational path delay: 8.933ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_148'
  Clock period: 1.673ns (frequency: 597.818MHz)
  Total number of paths / destination ports: 39 / 6
-------------------------------------------------------------------------
Delay:               1.673ns (Levels of Logic = 2)
  Source:            current_state_FFd1 (FF)
  Destination:       current_state_FFd1 (FF)
  Source Clock:      clk_148 rising
  Destination Clock: clk_148 rising

  Data Path: current_state_FFd1 to current_state_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.265   0.761  current_state_FFd1 (current_state_FFd1)
     LUT4_L:I0->LO         1   0.143   0.000  current_state_FFd1-In1111_F (N203)
     MUXF5:I0->O           1   0.216   0.000  current_state_FFd1-In1111 (current_state_FFd1-In)
     FDC:D                     0.288          current_state_FFd1
    ----------------------------------------
    Total                      1.673ns (0.912ns logic, 0.761ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_148'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              2.635ns (Levels of Logic = 3)
  Source:            hdsd_in (PAD)
  Destination:       current_state_FFd3 (FF)
  Destination Clock: clk_148 rising

  Data Path: hdsd_in to current_state_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   0.954   1.034  hdsd_in_IBUF (hdsd_in_IBUF)
     LUT4_L:I0->LO         1   0.143   0.000  current_state_FFd3-In1111_F (N201)
     MUXF5:I0->O           2   0.216   0.000  current_state_FFd3-In1111 (current_state_FFd3-In)
     FDC:D                     0.288          current_state_FFd3
    ----------------------------------------
    Total                      2.635ns (1.601ns logic, 1.034ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_148'
  Total number of paths / destination ports: 772 / 21
-------------------------------------------------------------------------
Offset:              9.181ns (Levels of Logic = 9)
  Source:            current_state_FFd4 (FF)
  Destination:       data_out<19> (PAD)
  Source Clock:      clk_148 rising

  Data Path: current_state_FFd4 to data_out<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             18   0.265   0.762  current_state_FFd4 (current_state_FFd4)
     LUT3:I0->O            4   0.143   0.575  current_state_Out101 (_n0044)
     LUT4:I0->O            3   0.143   0.461  Ker491 (N49)
     LUT3:I2->O            1   0.143   0.564  Ker40_SW1 (N193)
     LUT4:I0->O            5   0.143   0.422  Ker40 (N40)
     LUT4:I3->O            2   0.143   0.539  Ker299 (CHOICE839)
     LUT2:I1->O            2   0.143   0.539  Ker2910 (N29)
     LUT4:I1->O            1   0.143   0.449  _n0069_SW2 (N178)
     LUT4:I2->O            1   0.143   0.394  _n0069 (data_out_19_OBUF)
     OBUF:I->O                 3.064          data_out_19_OBUF (data_out<19>)
    ----------------------------------------
    Total                      9.181ns (4.473ns logic, 4.708ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 290 / 21
-------------------------------------------------------------------------
Delay:               8.933ns (Levels of Logic = 9)
  Source:            data_in<1> (PAD)
  Destination:       data_out<19> (PAD)

  Data Path: data_in<1> to data_out<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.954   0.544  data_in_1_IBUF (data_in_1_IBUF)
     LUT4:I1->O            3   0.143   0.461  Ker491 (N49)
     LUT3:I2->O            1   0.143   0.564  Ker40_SW1 (N193)
     LUT4:I0->O            5   0.143   0.422  Ker40 (N40)
     LUT4:I3->O            2   0.143   0.539  Ker299 (CHOICE839)
     LUT2:I1->O            2   0.143   0.539  Ker2910 (N29)
     LUT4:I1->O            1   0.143   0.449  _n0069_SW2 (N178)
     LUT4:I2->O            1   0.143   0.394  _n0069 (data_out_19_OBUF)
     OBUF:I->O                 3.064          data_out_19_OBUF (data_out<19>)
    ----------------------------------------
    Total                      8.933ns (5.019ns logic, 3.914ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
CPU : 18.34 / 18.78 s | Elapsed : 18.00 / 19.00 s
 
--> 

Total memory usage is 179556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

