Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Apr 27 22:21:09 2018
| Host         : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mainBus_timing_summary_routed.rpt -rpx mainBus_timing_summary_routed.rpx
| Design       : mainBus
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: startProc (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SSDSLave/hreadyout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 263 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.098     -392.528                     33                 1939        0.053        0.000                      0                 1939        4.500        0.000                       0                   903  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.098     -392.528                     33                 1939        0.053        0.000                      0                 1939        4.500        0.000                       0                   903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack      -12.098ns,  Total Violation     -392.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.098ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.600ns  (logic 10.557ns (48.875%)  route 11.043ns (51.125%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.780     6.365    counter_reg[1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  counter[0]_i_213/O
                         net (fo=1, routed)           0.000     6.489    counter[0]_i_213_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.021    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.135    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.258    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.568    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.692 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.347    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.471 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.113    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.498 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.498    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.612 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.621    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.735    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.974 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.382    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.684 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.253    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.649 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.649    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.868 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.376    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.671 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.410    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.936 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.936    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.050 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.050    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.289 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.858    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.160 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.160    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.693 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.693    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.810 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.810    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.133 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.616    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.922 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.412    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.797 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.797    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.019 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.577    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.876 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.876    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.277 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.277    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.499 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.986    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.742 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.456    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.785 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.785    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.335 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.335    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.449 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.449    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.762 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.342    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.648 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.943    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.067 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.329    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.605    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.729 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.937    26.666    counter[0]_i_1_n_0
    SLICE_X31Y22         FDSE                                         r  counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X31Y22         FDSE                                         r  counter_reg[0]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y22         FDSE (Setup_fdse_C_S)       -0.429    14.568    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -26.666    
  -------------------------------------------------------------------
                         slack                                -12.098    

Slack (VIOLATED) :        -12.086ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.508ns  (logic 10.557ns (49.085%)  route 10.951ns (50.915%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.780     6.365    counter_reg[1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  counter[0]_i_213/O
                         net (fo=1, routed)           0.000     6.489    counter[0]_i_213_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.021    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.135    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.258    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.568    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.692 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.347    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.471 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.113    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.498 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.498    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.612 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.621    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.735    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.974 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.382    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.684 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.253    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.649 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.649    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.868 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.376    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.671 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.410    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.936 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.936    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.050 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.050    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.289 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.858    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.160 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.160    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.693 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.693    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.810 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.810    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.133 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.616    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.922 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.412    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.797 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.797    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.019 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.577    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.876 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.876    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.277 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.277    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.499 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.986    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.742 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.456    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.785 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.785    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.335 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.335    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.449 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.449    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.762 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.342    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.648 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.943    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.067 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.329    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.605    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.729 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.845    26.574    counter[0]_i_1_n_0
    SLICE_X30Y27         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    14.488    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -26.574    
  -------------------------------------------------------------------
                         slack                                -12.086    

Slack (VIOLATED) :        -12.086ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.508ns  (logic 10.557ns (49.085%)  route 10.951ns (50.915%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.780     6.365    counter_reg[1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  counter[0]_i_213/O
                         net (fo=1, routed)           0.000     6.489    counter[0]_i_213_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.021    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.135    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.258    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.568    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.692 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.347    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.471 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.113    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.498 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.498    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.612 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.621    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.735    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.974 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.382    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.684 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.253    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.649 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.649    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.868 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.376    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.671 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.410    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.936 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.936    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.050 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.050    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.289 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.858    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.160 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.160    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.693 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.693    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.810 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.810    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.133 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.616    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.922 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.412    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.797 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.797    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.019 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.577    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.876 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.876    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.277 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.277    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.499 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.986    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.742 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.456    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.785 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.785    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.335 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.335    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.449 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.449    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.762 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.342    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.648 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.943    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.067 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.329    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.605    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.729 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.845    26.574    counter[0]_i_1_n_0
    SLICE_X30Y27         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    14.488    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -26.574    
  -------------------------------------------------------------------
                         slack                                -12.086    

Slack (VIOLATED) :        -12.086ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.508ns  (logic 10.557ns (49.085%)  route 10.951ns (50.915%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.780     6.365    counter_reg[1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  counter[0]_i_213/O
                         net (fo=1, routed)           0.000     6.489    counter[0]_i_213_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.021    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.135    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.258    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.568    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.692 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.347    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.471 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.113    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.498 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.498    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.612 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.621    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.735    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.974 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.382    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.684 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.253    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.649 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.649    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.868 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.376    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.671 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.410    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.936 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.936    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.050 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.050    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.289 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.858    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.160 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.160    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.693 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.693    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.810 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.810    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.133 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.616    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.922 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.412    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.797 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.797    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.019 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.577    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.876 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.876    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.277 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.277    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.499 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.986    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.742 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.456    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.785 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.785    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.335 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.335    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.449 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.449    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.762 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.342    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.648 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.943    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.067 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.329    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.605    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.729 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.845    26.574    counter[0]_i_1_n_0
    SLICE_X30Y27         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y27         FDRE (Setup_fdre_C_R)       -0.524    14.488    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -26.574    
  -------------------------------------------------------------------
                         slack                                -12.086    

Slack (VIOLATED) :        -12.010ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.427ns  (logic 10.513ns (49.064%)  route 10.914ns (50.936%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[2]/Q
                         net (fo=18, routed)          0.814     6.339    counter_reg[2]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  counter[0]_i_212/O
                         net (fo=1, routed)           0.000     6.463    counter[0]_i_212_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.013 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.013    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.127    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.250    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.560    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.684 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.339    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.463 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.105    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.490 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.490    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.613    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.727    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.966 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.374    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.676 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.245    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.641 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.641    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.860 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.368    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.663 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.402    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.928 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.928    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.042    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.281 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.850    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.152 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.152    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.685 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.685    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.802 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.802    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.125 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.608    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.914 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.404    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.789 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.789    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.011 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.569    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.868 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.868    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.269 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.269    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.491 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.978    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.734 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.448    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.777 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.777    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.327 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.327    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.441 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.441    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.754 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.334    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.640 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.934    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.058 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.321    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.445 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.597    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.721 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.775    26.495    counter[0]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    14.485    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -26.495    
  -------------------------------------------------------------------
                         slack                                -12.010    

Slack (VIOLATED) :        -12.010ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.427ns  (logic 10.513ns (49.064%)  route 10.914ns (50.936%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[2]/Q
                         net (fo=18, routed)          0.814     6.339    counter_reg[2]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  counter[0]_i_212/O
                         net (fo=1, routed)           0.000     6.463    counter[0]_i_212_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.013 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.013    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.127    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.250    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.560    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.684 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.339    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.463 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.105    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.490 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.490    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.613    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.727    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.966 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.374    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.676 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.245    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.641 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.641    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.860 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.368    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.663 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.402    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.928 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.928    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.042    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.281 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.850    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.152 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.152    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.685 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.685    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.802 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.802    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.125 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.608    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.914 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.404    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.789 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.789    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.011 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.569    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.868 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.868    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.269 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.269    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.491 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.978    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.734 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.448    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.777 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.777    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.327 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.327    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.441 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.441    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.754 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.334    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.640 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.934    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.058 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.321    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.445 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.597    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.721 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.775    26.495    counter[0]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    14.485    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -26.495    
  -------------------------------------------------------------------
                         slack                                -12.010    

Slack (VIOLATED) :        -12.010ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.427ns  (logic 10.513ns (49.064%)  route 10.914ns (50.936%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[2]/Q
                         net (fo=18, routed)          0.814     6.339    counter_reg[2]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  counter[0]_i_212/O
                         net (fo=1, routed)           0.000     6.463    counter[0]_i_212_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.013 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.013    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.127    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.250    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.560    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.684 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.339    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.463 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.105    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.490 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.490    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.613    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.727    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.966 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.374    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.676 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.245    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.641 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.641    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.860 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.368    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.663 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.402    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.928 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.928    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.042    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.281 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.850    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.152 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.152    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.685 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.685    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.802 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.802    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.125 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.608    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.914 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.404    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.789 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.789    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.011 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.569    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.868 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.868    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.269 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.269    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.491 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.978    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.734 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.448    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.777 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.777    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.327 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.327    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.441 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.441    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.754 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.334    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.640 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.934    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.058 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.321    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.445 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.597    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.721 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.775    26.495    counter[0]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    14.485    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -26.495    
  -------------------------------------------------------------------
                         slack                                -12.010    

Slack (VIOLATED) :        -12.010ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.427ns  (logic 10.513ns (49.064%)  route 10.914ns (50.936%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X31Y26         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[2]/Q
                         net (fo=18, routed)          0.814     6.339    counter_reg[2]
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.463 r  counter[0]_i_212/O
                         net (fo=1, routed)           0.000     6.463    counter[0]_i_212_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.013 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.013    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.127    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.250    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.560    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.684 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.339    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.463 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.105    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.490 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.490    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.604 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.613    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.727 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.727    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.966 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.374    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.676 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.245    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.641 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.641    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.860 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.368    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.663 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.402    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.928 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.928    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.042    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.281 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.850    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.152 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.152    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.685 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.685    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.802 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.802    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.125 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.608    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.914 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.404    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.789 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.789    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.011 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.569    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.868 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.868    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.269 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.269    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.491 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.978    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.734 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.448    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.777 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.777    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.327 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.327    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.441 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.441    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.754 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.334    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.640 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.934    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.058 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.321    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.445 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.597    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.721 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.775    26.495    counter[0]_i_1_n_0
    SLICE_X30Y25         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.524    14.485    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -26.495    
  -------------------------------------------------------------------
                         slack                                -12.010    

Slack (VIOLATED) :        -11.969ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.393ns  (logic 10.557ns (49.347%)  route 10.836ns (50.653%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.780     6.365    counter_reg[1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  counter[0]_i_213/O
                         net (fo=1, routed)           0.000     6.489    counter[0]_i_213_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.021    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.135    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.258    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.568    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.692 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.347    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.471 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.113    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.498 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.498    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.612 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.621    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.735    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.974 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.382    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.684 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.253    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.649 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.649    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.868 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.376    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.671 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.410    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.936 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.936    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.050 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.050    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.289 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.858    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.160 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.160    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.693 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.693    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.810 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.810    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.133 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.616    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.922 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.412    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.797 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.797    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.019 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.577    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.876 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.876    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.277 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.277    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.499 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.986    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.742 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.456    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.785 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.785    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.335 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.335    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.449 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.449    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.762 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.342    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.648 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.943    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.067 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.329    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.605    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.729 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.731    26.460    counter[0]_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y29         FDRE (Setup_fdre_C_R)       -0.524    14.491    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -26.460    
  -------------------------------------------------------------------
                         slack                                -11.969    

Slack (VIOLATED) :        -11.969ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.393ns  (logic 10.557ns (49.347%)  route 10.836ns (50.653%))
  Logic Levels:           37  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X30Y25         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518     5.584 f  counter_reg[1]/Q
                         net (fo=20, routed)          0.780     6.365    counter_reg[1]
    SLICE_X31Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  counter[0]_i_213/O
                         net (fo=1, routed)           0.000     6.489    counter[0]_i_213_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  counter_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000     7.021    counter_reg[0]_i_171_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  counter_reg[0]_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.135    counter_reg[0]_i_128_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.009     7.258    counter_reg[0]_i_93_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  counter_reg[0]_i_37/CO[3]
                         net (fo=223, routed)         1.197     8.568    tmpDispClk7
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124     8.692 f  counter[0]_i_559/O
                         net (fo=15, routed)          0.655     9.347    tmpDispClk5[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.471 r  counter[0]_i_536/O
                         net (fo=2, routed)           0.642    10.113    counter[0]_i_536_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.498 r  counter_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    10.498    counter_reg[0]_i_568_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.612 r  counter_reg[0]_i_534/CO[3]
                         net (fo=1, routed)           0.009    10.621    counter_reg[0]_i_534_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.735 r  counter_reg[0]_i_561/CO[3]
                         net (fo=1, routed)           0.000    10.735    counter_reg[0]_i_561_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.974 r  counter_reg[0]_i_519/O[2]
                         net (fo=3, routed)           0.408    11.382    counter_reg[0]_i_519_n_5
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.302    11.684 r  counter[0]_i_501/O
                         net (fo=1, routed)           0.569    12.253    counter[0]_i_501_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.649 r  counter_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.649    counter_reg[0]_i_445_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.868 r  counter_reg[0]_i_370/O[0]
                         net (fo=3, routed)           0.508    13.376    counter_reg[0]_i_370_n_7
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.295    13.671 r  counter[0]_i_303/O
                         net (fo=1, routed)           0.739    14.410    counter[0]_i_303_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.936 r  counter_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    14.936    counter_reg[0]_i_228_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.050 r  counter_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    15.050    counter_reg[0]_i_194_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.289 f  counter_reg[0]_i_153/O[2]
                         net (fo=10, routed)          0.569    15.858    counter_reg[0]_i_153_n_5
    SLICE_X34Y29         LUT1 (Prop_lut1_I0_O)        0.302    16.160 r  counter[0]_i_160/O
                         net (fo=1, routed)           0.000    16.160    counter[0]_i_160_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.693 r  counter_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.693    counter_reg[0]_i_125_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.810 r  counter_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    16.810    counter_reg[0]_i_193_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.133 r  counter_reg[0]_i_184/O[1]
                         net (fo=4, routed)           0.484    17.616    counter_reg[0]_i_184_n_6
    SLICE_X30Y31         LUT3 (Prop_lut3_I1_O)        0.306    17.922 r  counter[0]_i_146/O
                         net (fo=1, routed)           0.489    18.412    counter[0]_i_146_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.797 r  counter_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    18.797    counter_reg[0]_i_123_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.019 r  counter_reg[0]_i_127/O[0]
                         net (fo=1, routed)           0.559    19.577    counter_reg[0]_i_127_n_7
    SLICE_X32Y30         LUT4 (Prop_lut4_I3_O)        0.299    19.876 r  counter[0]_i_89/O
                         net (fo=1, routed)           0.000    19.876    counter[0]_i_89_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.277 r  counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.277    counter_reg[0]_i_35_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.499 r  counter_reg[0]_i_54/O[0]
                         net (fo=4, routed)           0.487    20.986    counter_reg[0]_i_54_n_7
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.756    21.742 r  counter_reg[0]_i_28/CO[1]
                         net (fo=28, routed)          0.714    22.456    counter_reg[0]_i_28_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.329    22.785 r  counter[0]_i_46/O
                         net (fo=1, routed)           0.000    22.785    tmpDispClk4[6]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.335 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.335    counter_reg[0]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.449 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.449    counter_reg[0]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.762 f  counter_reg[0]_i_22/O[3]
                         net (fo=1, routed)           0.579    24.342    data0[16]
    SLICE_X29Y33         LUT4 (Prop_lut4_I3_O)        0.306    24.648 f  counter[0]_i_53/O
                         net (fo=1, routed)           0.295    24.943    counter[0]_i_53_n_0
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.067 f  counter[0]_i_24/O
                         net (fo=1, routed)           0.263    25.329    counter[0]_i_24_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    25.453 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.151    25.605    counter[0]_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.729 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.731    26.460    counter[0]_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y29         FDRE (Setup_fdre_C_R)       -0.524    14.491    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -26.460    
  -------------------------------------------------------------------
                         slack                                -11.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MemorySlave/dataToReturn_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/dataout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.141ns (8.709%)  route 1.478ns (91.291%))
  Logic Levels:           0  
  Clock Path Skew:        1.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    MemorySlave/clk_IBUF_BUFG
    SLICE_X44Y10         FDSE                                         r  MemorySlave/dataToReturn_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  MemorySlave/dataToReturn_reg[12]/Q
                         net (fo=1, routed)           1.478     3.064    ProcessorMaster/hrdata[12]
    SLICE_X46Y9          FDRE                                         r  ProcessorMaster/dataout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.511     1.925    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.981 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     2.286    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.315 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.833     3.147    ProcessorMaster/procClk_BUFG
    SLICE_X46Y9          FDRE                                         r  ProcessorMaster/dataout_reg[12]/C
                         clock pessimism             -0.188     2.959    
    SLICE_X46Y9          FDRE (Hold_fdre_C_D)         0.052     3.011    ProcessorMaster/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.003%)  route 0.159ns (52.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  MemorySlave/MemInputAd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  MemorySlave/MemInputAd_reg[2]/Q
                         net (fo=2, routed)           0.159     1.748    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.690    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.799%)  route 0.160ns (53.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y7          FDSE                                         r  MemorySlave/MemInputAd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDSE (Prop_fdse_C_Q)         0.141     1.589 r  MemorySlave/MemInputAd_reg[11]/Q
                         net (fo=2, routed)           0.160     1.749    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.690    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.916%)  route 0.160ns (53.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y6          FDSE                                         r  MemorySlave/MemInputAd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDSE (Prop_fdse_C_Q)         0.141     1.590 r  MemorySlave/MemInputAd_reg[9]/Q
                         net (fo=2, routed)           0.160     1.750    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.690    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  MemorySlave/MemInputAd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MemorySlave/MemInputAd_reg[6]/Q
                         net (fo=2, routed)           0.160     1.750    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.690    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MemorySlave/hreadyout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/tempclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.186ns (11.085%)  route 1.492ns (88.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.561     1.444    MemorySlave/clk_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  MemorySlave/hreadyout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  MemorySlave/hreadyout_reg/Q
                         net (fo=6, routed)           1.492     3.077    ProcessorMaster/Processor/CONTROL/FSM/memReady
    SLICE_X35Y12         LUT6 (Prop_lut6_I2_O)        0.045     3.122 r  ProcessorMaster/Processor/CONTROL/FSM/tempclk_i_1/O
                         net (fo=1, routed)           0.000     3.122    ProcessorMaster/Processor_n_61
    SLICE_X35Y12         FDRE                                         r  ProcessorMaster/tempclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.511     1.925    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.981 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     2.286    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.315 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.827     3.141    ProcessorMaster/procClk_BUFG
    SLICE_X35Y12         FDRE                                         r  ProcessorMaster/tempclk_reg/C
                         clock pessimism             -0.188     2.953    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.092     3.045    ProcessorMaster/tempclk_reg
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.094%)  route 0.220ns (60.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y6          FDSE                                         r  MemorySlave/MemInputAd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDSE (Prop_fdse_C_Q)         0.141     1.590 r  MemorySlave/MemInputAd_reg[10]/Q
                         net (fo=2, routed)           0.220     1.810    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.690    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.985%)  route 0.221ns (61.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y5          FDSE                                         r  MemorySlave/MemInputAd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDSE (Prop_fdse_C_Q)         0.141     1.590 r  MemorySlave/MemInputAd_reg[5]/Q
                         net (fo=2, routed)           0.221     1.811    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.690    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ProcessorMaster/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/hsize_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.811%)  route 0.293ns (61.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.547    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.592 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.270     1.862    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.888 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.559     2.446    ProcessorMaster/procClk_BUFG
    SLICE_X35Y12         FDRE                                         r  ProcessorMaster/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     2.587 r  ProcessorMaster/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.293     2.881    ProcessorMaster/Processor/CONTROL/FSM/out[0]
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.926 r  ProcessorMaster/Processor/CONTROL/FSM/hsize[1]_i_1/O
                         net (fo=1, routed)           0.000     2.926    ProcessorMaster/Processor_n_52
    SLICE_X37Y11         FDRE                                         r  ProcessorMaster/hsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.511     1.925    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.981 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     2.286    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.315 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.830     3.144    ProcessorMaster/procClk_BUFG
    SLICE_X37Y11         FDRE                                         r  ProcessorMaster/hsize_reg[1]/C
                         clock pessimism             -0.432     2.712    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091     2.803    ProcessorMaster/hsize_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MasterInterfaceSwitch/hwdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/tempHwdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.255%)  route 0.310ns (59.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.561     1.444    MasterInterfaceSwitch/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  MasterInterfaceSwitch/hwdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  MasterInterfaceSwitch/hwdata_reg[5]/Q
                         net (fo=1, routed)           0.310     1.918    MasterInterfaceSwitch/hwdata_reg_n_0_[5]
    SLICE_X38Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.963 r  MasterInterfaceSwitch/tempHwdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.963    MemorySlave/D[5]
    SLICE_X38Y11         FDRE                                         r  MemorySlave/tempHwdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.957    MemorySlave/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  MemorySlave/tempHwdata_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.121     1.829    MemorySlave/tempHwdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  procClk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  registers_reg[15][31]_i_4/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y24   Displaying/anode_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y24   Displaying/anode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y24   Displaying/anode_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y18   ProcessorMaster/Processor/Data/RFile/registers_reg[10][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y18   ProcessorMaster/Processor/Data/RFile/registers_reg[10][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y18   ProcessorMaster/Processor/Data/RFile/registers_reg[10][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y18   ProcessorMaster/Processor/Data/RFile/registers_reg[10][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y18   ProcessorMaster/Processor/Data/RFile/registers_reg[11][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y18   ProcessorMaster/Processor/Data/RFile/registers_reg[11][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y18   ProcessorMaster/Processor/Data/RFile/registers_reg[11][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18   ProcessorMaster/Processor/Data/RFile/registers_reg[11][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y18   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y18   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y18   Displaying/cathode_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y22   Displaying/counter3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y22   Displaying/counter3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y22   Displaying/counter3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y22   Displaying/counter3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12   MasterInterfaceSwitch/htrans_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y12   MasterInterfaceSwitch/hwdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12   MasterInterfaceSwitch/hwrite_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12   MasterInterfaceSwitch/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12   MasterInterfaceSwitch/state_reg[1]/C



