ARM GAS  /tmp/ccvA1CN1.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccvA1CN1.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  /tmp/ccvA1CN1.s 			page 3


  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 75 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 80 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE134:
  92              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  93              		.align	1
ARM GAS  /tmp/ccvA1CN1.s 			page 4


  94              		.global	HAL_UART_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_UART_MspInit:
 100              	.LVL1:
 101              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c ****   */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 89 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 32
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 89 1 is_stmt 0 view .LVU16
 107 0000 00B5     		push	{lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 89B0     		sub	sp, sp, #36
 112              	.LCFI4:
 113              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 90 3 is_stmt 1 view .LVU17
 115              		.loc 1 90 20 is_stmt 0 view .LVU18
 116 0004 0023     		movs	r3, #0
 117 0006 0393     		str	r3, [sp, #12]
 118 0008 0493     		str	r3, [sp, #16]
 119 000a 0593     		str	r3, [sp, #20]
 120 000c 0693     		str	r3, [sp, #24]
 121 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 122              		.loc 1 91 3 is_stmt 1 view .LVU19
 123              		.loc 1 91 11 is_stmt 0 view .LVU20
 124 0010 0268     		ldr	r2, [r0]
 125              		.loc 1 91 5 view .LVU21
 126 0012 154B     		ldr	r3, .L9
 127 0014 9A42     		cmp	r2, r3
 128 0016 02D0     		beq	.L8
 129              	.LVL2:
 130              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
ARM GAS  /tmp/ccvA1CN1.s 			page 5


 102:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****   }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** }
 131              		.loc 1 117 1 view .LVU22
 132 0018 09B0     		add	sp, sp, #36
 133              	.LCFI5:
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 4
 136              		@ sp needed
 137 001a 5DF804FB 		ldr	pc, [sp], #4
 138              	.LVL3:
 139              	.L8:
 140              	.LCFI6:
 141              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 97 5 is_stmt 1 view .LVU23
 143              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 97 5 view .LVU24
 145 001e 0021     		movs	r1, #0
 146 0020 0191     		str	r1, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 97 5 view .LVU25
 148 0022 03F5FA33 		add	r3, r3, #128000
 149 0026 1A6C     		ldr	r2, [r3, #64]
 150 0028 42F40032 		orr	r2, r2, #131072
 151 002c 1A64     		str	r2, [r3, #64]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 97 5 view .LVU26
 153 002e 1A6C     		ldr	r2, [r3, #64]
 154 0030 02F40032 		and	r2, r2, #131072
 155 0034 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 97 5 view .LVU27
 157 0036 019A     		ldr	r2, [sp, #4]
 158              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 159              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 160              		.loc 1 99 5 view .LVU29
 161              	.LBB5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 162              		.loc 1 99 5 view .LVU30
 163 0038 0291     		str	r1, [sp, #8]
ARM GAS  /tmp/ccvA1CN1.s 			page 6


  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 164              		.loc 1 99 5 view .LVU31
 165 003a 1A6B     		ldr	r2, [r3, #48]
 166 003c 42F00102 		orr	r2, r2, #1
 167 0040 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 168              		.loc 1 99 5 view .LVU32
 169 0042 1B6B     		ldr	r3, [r3, #48]
 170 0044 03F00103 		and	r3, r3, #1
 171 0048 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 172              		.loc 1 99 5 view .LVU33
 173 004a 029B     		ldr	r3, [sp, #8]
 174              	.LBE5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 175              		.loc 1 99 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 104 5 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 104 25 is_stmt 0 view .LVU36
 178 004c 0C23     		movs	r3, #12
 179 004e 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 105 26 is_stmt 0 view .LVU38
 182 0050 0223     		movs	r3, #2
 183 0052 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184              		.loc 1 106 5 is_stmt 1 view .LVU39
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 185              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 186              		.loc 1 107 27 is_stmt 0 view .LVU41
 187 0054 0323     		movs	r3, #3
 188 0056 0693     		str	r3, [sp, #24]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 108 31 is_stmt 0 view .LVU43
 191 0058 0723     		movs	r3, #7
 192 005a 0793     		str	r3, [sp, #28]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 193              		.loc 1 109 5 is_stmt 1 view .LVU44
 194 005c 03A9     		add	r1, sp, #12
 195 005e 0348     		ldr	r0, .L9+4
 196              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 197              		.loc 1 109 5 is_stmt 0 view .LVU45
 198 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 200              		.loc 1 117 1 view .LVU46
 201 0064 D8E7     		b	.L5
 202              	.L10:
 203 0066 00BF     		.align	2
 204              	.L9:
 205 0068 00440040 		.word	1073759232
ARM GAS  /tmp/ccvA1CN1.s 			page 7


 206 006c 00000240 		.word	1073872896
 207              		.cfi_endproc
 208              	.LFE135:
 210              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 211              		.align	1
 212              		.global	HAL_UART_MspDeInit
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 217              	HAL_UART_MspDeInit:
 218              	.LVL6:
 219              	.LFB136:
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** /**
 120:Core/Src/stm32f4xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 121:Core/Src/stm32f4xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f4xx_hal_msp.c ****   * @param huart: UART handle pointer
 123:Core/Src/stm32f4xx_hal_msp.c ****   * @retval None
 124:Core/Src/stm32f4xx_hal_msp.c ****   */
 125:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 126:Core/Src/stm32f4xx_hal_msp.c **** {
 220              		.loc 1 126 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		.loc 1 126 1 is_stmt 0 view .LVU48
 225 0000 08B5     		push	{r3, lr}
 226              	.LCFI7:
 227              		.cfi_def_cfa_offset 8
 228              		.cfi_offset 3, -8
 229              		.cfi_offset 14, -4
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 230              		.loc 1 127 3 is_stmt 1 view .LVU49
 231              		.loc 1 127 11 is_stmt 0 view .LVU50
 232 0002 0268     		ldr	r2, [r0]
 233              		.loc 1 127 5 view .LVU51
 234 0004 064B     		ldr	r3, .L15
 235 0006 9A42     		cmp	r2, r3
 236 0008 00D0     		beq	.L14
 237              	.LVL7:
 238              	.L11:
 128:Core/Src/stm32f4xx_hal_msp.c ****   {
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 0 */
 132:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 136:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 137:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 138:Core/Src/stm32f4xx_hal_msp.c ****     */
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE BEGIN USART2_MspDeInit 1 */
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* USER CODE END USART2_MspDeInit 1 */
ARM GAS  /tmp/ccvA1CN1.s 			page 8


 144:Core/Src/stm32f4xx_hal_msp.c ****   }
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c **** }
 239              		.loc 1 146 1 view .LVU52
 240 000a 08BD     		pop	{r3, pc}
 241              	.LVL8:
 242              	.L14:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 243              		.loc 1 133 5 is_stmt 1 view .LVU53
 244 000c 054A     		ldr	r2, .L15+4
 245 000e 136C     		ldr	r3, [r2, #64]
 246 0010 23F40033 		bic	r3, r3, #131072
 247 0014 1364     		str	r3, [r2, #64]
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 248              		.loc 1 139 5 view .LVU54
 249 0016 0C21     		movs	r1, #12
 250 0018 0348     		ldr	r0, .L15+8
 251              	.LVL9:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 252              		.loc 1 139 5 is_stmt 0 view .LVU55
 253 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 254              	.LVL10:
 255              		.loc 1 146 1 view .LVU56
 256 001e F4E7     		b	.L11
 257              	.L16:
 258              		.align	2
 259              	.L15:
 260 0020 00440040 		.word	1073759232
 261 0024 00380240 		.word	1073887232
 262 0028 00000240 		.word	1073872896
 263              		.cfi_endproc
 264              	.LFE136:
 266              		.text
 267              	.Letext0:
 268              		.file 2 "/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 269              		.file 3 "/usr/lib/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 270              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 271              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 272              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 273              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 274              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 275              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccvA1CN1.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccvA1CN1.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccvA1CN1.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccvA1CN1.s:88     .text.HAL_MspInit:0000000000000040 $d
     /tmp/ccvA1CN1.s:93     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccvA1CN1.s:99     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccvA1CN1.s:205    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/ccvA1CN1.s:211    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccvA1CN1.s:217    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccvA1CN1.s:260    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
