TimeQuest Timing Analyzer report for VGA
Mon Aug  6 08:34:35 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 14. Slow 1200mV 85C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 17. Slow 1200mV 85C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'clk'
 33. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 34. Slow 1200mV 0C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 35. Slow 1200mV 0C Model Hold: 'clk'
 36. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 37. Slow 1200mV 0C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'clk'
 52. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 53. Fast 1200mV 0C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 54. Fast 1200mV 0C Model Hold: 'clk'
 55. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 56. Fast 1200mV 0C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; clk                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                            ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line } ;
; divisor_clock:divisor_clock|clk_out                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out }                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 115.5 MHz  ; 115.5 MHz       ; clk                                                            ;                                                ;
; 276.93 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out                            ; limit due to minimum period restriction (tmin) ;
; 440.92 MHz ; 402.09 MHz      ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -7.658 ; -265.017      ;
; divisor_clock:divisor_clock|clk_out                            ; -2.611 ; -71.322       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.268 ; -6.204        ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -0.115 ; -0.139        ;
; divisor_clock:divisor_clock|clk_out                            ; 0.454  ; 0.000         ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.465  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -3.201 ; -190.668      ;
; divisor_clock:divisor_clock|clk_out                            ; -3.201 ; -61.421       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.487 ; -10.409       ;
+----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.658 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 8.577      ;
; -7.655 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 8.574      ;
; -7.642 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 8.561      ;
; -7.489 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 8.408      ;
; -7.255 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 8.174      ;
; -7.219 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 8.138      ;
; -6.434 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 7.353      ;
; -6.406 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 7.325      ;
; -5.916 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 6.835      ;
; -5.689 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 6.608      ;
; -5.157 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 6.076      ;
; -5.146 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.082     ; 6.065      ;
; -5.074 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[27]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.575     ; 5.500      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.896 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.815      ;
; -4.834 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[24]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.083     ; 5.752      ;
; -4.810 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.083     ; 5.728      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.782 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.701      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.734 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.653      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.620 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.539      ;
; -4.581 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.083     ; 5.499      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.532 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.451      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.480 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.399      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
; -4.470 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.389      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.611 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.051     ; 3.476      ;
; -2.281 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.202      ;
; -2.281 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.202      ;
; -2.281 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.202      ;
; -2.281 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.202      ;
; -2.281 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.202      ;
; -2.281 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.202      ;
; -2.281 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.202      ;
; -2.281 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.202      ;
; -2.274 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.064     ; 3.211      ;
; -2.248 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.064     ; 3.185      ;
; -2.239 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.158      ;
; -2.239 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.158      ;
; -2.239 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.158      ;
; -2.239 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.158      ;
; -2.239 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.158      ;
; -2.239 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.158      ;
; -2.239 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.158      ;
; -2.239 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.158      ;
; -2.166 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.085      ;
; -2.166 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.085      ;
; -2.166 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.085      ;
; -2.166 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.085      ;
; -2.166 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.085      ;
; -2.166 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.085      ;
; -2.166 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.085      ;
; -2.166 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.085      ;
; -2.152 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.073      ;
; -2.125 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.046      ;
; -2.110 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.029      ;
; -2.097 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.079     ; 3.019      ;
; -2.097 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.079     ; 3.019      ;
; -2.096 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.079     ; 3.018      ;
; -2.083 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.002      ;
; -2.083 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.003      ;
; -2.082 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.002      ;
; -2.082 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.002      ;
; -2.069 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.064     ; 3.006      ;
; -2.037 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.956      ;
; -2.012 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.931      ;
; -2.012 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.931      ;
; -2.012 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.931      ;
; -2.012 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.931      ;
; -2.012 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.931      ;
; -2.012 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.931      ;
; -2.012 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.931      ;
; -2.012 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.931      ;
; -2.010 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.929      ;
; -1.997 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.917      ;
; -1.996 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.916      ;
; -1.996 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.916      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.904      ;
; -1.969 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.888      ;
; -1.969 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.888      ;
; -1.969 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.888      ;
; -1.969 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.888      ;
; -1.969 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.888      ;
; -1.969 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.888      ;
; -1.969 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.888      ;
; -1.969 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.888      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.884      ;
; -1.914 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.834      ;
; -1.903 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.822      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.064     ; 2.825      ;
; -1.886 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.806      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.802      ;
; -1.872 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.792      ;
; -1.871 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.791      ;
; -1.871 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.791      ;
; -1.856 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.064     ; 2.793      ;
; -1.856 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.775      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.847 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.256      ;
; -1.843 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.064     ; 2.780      ;
; -1.838 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.757      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.757      ;
; -1.830 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.064     ; 2.767      ;
; -1.829 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.749      ;
; -1.828 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.748      ;
; -1.824 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.233      ;
; -1.824 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.233      ;
; -1.824 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.233      ;
; -1.824 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.408      ; 3.233      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                         ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.268 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.188      ;
; -1.249 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.169      ;
; -1.195 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.115      ;
; -1.122 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.042      ;
; -1.103 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.023      ;
; -1.098 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.018      ;
; -1.081 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.001      ;
; -1.049 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.969      ;
; -1.049 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.969      ;
; -1.019 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.939      ;
; -0.959 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.879      ;
; -0.952 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.872      ;
; -0.943 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.390      ; 2.334      ;
; -0.935 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.855      ;
; -0.931 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.851      ;
; -0.756 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.390      ; 2.147      ;
; -0.694 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.390      ; 2.085      ;
; -0.606 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.390      ; 1.997      ;
; -0.548 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.390      ; 1.939      ;
; -0.519 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.439      ;
; -0.460 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.390      ; 1.851      ;
; -0.375 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.295      ;
; -0.374 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.294      ;
; -0.367 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.287      ;
; -0.350 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.270      ;
; -0.350 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.270      ;
; -0.019 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.101     ; 0.919      ;
; 0.062  ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 0.858      ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                                ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.115 ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                                                                                                                    ; divisor_clock:divisor_clock|clk_out                            ; clk         ; 0.000        ; 2.631      ; 3.019      ;
; -0.024 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line                                                                                                         ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; 0.000        ; 2.621      ; 3.100      ;
; 0.355  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line                                                                                                         ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; -0.500       ; 2.621      ; 2.979      ;
; 0.433  ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                                                                                                                    ; divisor_clock:divisor_clock|clk_out                            ; clk         ; -0.500       ; 2.631      ; 3.067      ;
; 0.452  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[41]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[57]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[62]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[60]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[59]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[58]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[40]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[56]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.502  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[61]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.532  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.189      ;
; 0.537  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.830      ;
; 0.537  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.194      ;
; 0.547  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.204      ;
; 0.570  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.224      ;
; 0.574  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.231      ;
; 0.579  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.236      ;
; 0.580  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.237      ;
; 0.583  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.237      ;
; 0.586  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.243      ;
; 0.608  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.241      ;
; 0.611  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.244      ;
; 0.613  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.267      ;
; 0.618  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.272      ;
; 0.618  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.384      ; 1.256      ;
; 0.633  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start                                                                                                      ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 0.927      ;
; 0.637  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.384      ; 1.275      ;
; 0.637  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.384      ; 1.275      ;
; 0.664  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.297      ;
; 0.680  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.384      ; 1.318      ;
; 0.690  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.323      ;
; 0.698  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.991      ;
; 0.698  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[29]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[29]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.991      ;
; 0.698  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.991      ;
; 0.699  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[38]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.699  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[44]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.701  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]                                                                                                         ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 0.995      ;
; 0.705  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.083      ; 1.000      ;
; 0.706  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.707  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.708  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.001      ;
; 0.713  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[24]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.006      ;
; 0.731  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[30]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[22]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.024      ;
; 0.734  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[17]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.027      ;
; 0.770  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.064      ;
; 0.770  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.064      ;
; 0.770  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.064      ;
; 0.770  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10]                                                                                           ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.064      ;
; 0.771  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.065      ;
; 0.771  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11]                                                                                           ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.065      ;
; 0.773  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.067      ;
; 0.773  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.067      ;
; 0.774  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.083      ; 1.069      ;
; 0.785  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.079      ;
; 0.788  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.082      ;
; 0.794  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.088      ;
; 0.827  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate                                                                                                  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.121      ;
; 0.831  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.125      ;
; 0.832  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.126      ;
; 0.833  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.490      ;
; 0.849  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.143      ;
; 0.854  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.384      ; 1.492      ;
; 0.856  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow                                                                                                     ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.150      ;
; 0.865  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.498      ;
; 0.876  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.530      ;
; 0.880  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.534      ;
; 0.892  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.525      ;
; 0.893  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.187      ;
; 0.897  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.554      ;
; 0.902  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.195      ;
; 0.904  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.558      ;
; 0.910  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.203      ;
; 0.917  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[18]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.210      ;
; 0.917  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.384      ; 1.555      ;
; 0.924  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[28]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.217      ;
; 0.924  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.578      ;
; 0.924  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.403      ; 1.581      ;
; 0.925  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.219      ;
; 0.926  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.559      ;
; 0.927  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.581      ;
; 0.928  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.384      ; 1.566      ;
; 0.929  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.084      ; 1.225      ;
; 0.931  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.224      ;
; 0.932  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.400      ; 1.586      ;
; 0.933  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.084      ; 1.229      ;
; 0.934  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.084      ; 1.230      ;
; 0.934  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.384      ; 1.572      ;
; 0.938  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.571      ;
; 0.945  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.578      ;
; 0.956  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.379      ; 1.589      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.454 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 0.746      ;
; 0.534 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 0.826      ;
; 0.741 ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.750 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.042      ;
; 0.765 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.080      ;
; 0.769 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.061      ;
; 0.771 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.065      ;
; 0.780 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.073      ;
; 0.873 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.079      ; 1.164      ;
; 0.917 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.209      ;
; 0.937 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.079      ; 1.228      ;
; 1.036 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.079      ; 1.327      ;
; 1.037 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.079      ; 1.328      ;
; 1.048 ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.079     ; 1.223      ;
; 1.055 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.098      ; 1.365      ;
; 1.070 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.362      ;
; 1.077 ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.079     ; 1.252      ;
; 1.083 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.375      ;
; 1.093 ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.079     ; 1.268      ;
; 1.096 ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.409      ;
; 1.097 ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.390      ;
; 1.098 ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.391      ;
; 1.101 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.393      ;
; 1.105 ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.418      ;
; 1.105 ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.418      ;
; 1.106 ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.419      ;
; 1.107 ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.420      ;
; 1.107 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.420      ;
; 1.107 ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.420      ;
; 1.110 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.403      ;
; 1.114 ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.427      ;
; 1.114 ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.427      ;
; 1.115 ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.428      ;
; 1.116 ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.429      ;
; 1.116 ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.429      ;
; 1.116 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.079      ; 1.408      ;
; 1.119 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.412      ;
; 1.120 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.412      ;
; 1.120 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.412      ;
; 1.120 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.412      ;
; 1.127 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.426      ;
; 1.141 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.435      ;
; 1.151 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.079      ; 1.442      ;
; 1.169 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.462      ;
; 1.173 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.466      ;
; 1.184 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.476      ;
; 1.197 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.098      ; 1.507      ;
; 1.226 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.079      ; 1.517      ;
; 1.227 ; contador_end[1]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.540      ;
; 1.228 ; contador_end[3]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.541      ;
; 1.228 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.521      ;
; 1.229 ; contador_end[7]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.542      ;
; 1.229 ; contador_end[9]                       ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.542      ;
; 1.229 ; contador_end[5]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.542      ;
; 1.232 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.524      ;
; 1.235 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.099      ; 1.546      ;
; 1.236 ; contador_end[1]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.549      ;
; 1.237 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.099      ; 1.548      ;
; 1.237 ; contador_end[3]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.550      ;
; 1.237 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.530      ;
; 1.238 ; contador_end[7]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.551      ;
; 1.238 ; contador_end[5]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.551      ;
; 1.238 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.531      ;
; 1.241 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.533      ;
; 1.245 ; contador_end[0]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.558      ;
; 1.245 ; contador_end[4]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.558      ;
; 1.246 ; contador_end[2]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.559      ;
; 1.247 ; contador_end[6]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.560      ;
; 1.247 ; contador_end[8]                       ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.560      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                         ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.465 ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 0.758      ;
; 0.488 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.101      ; 0.801      ;
; 0.634 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.572      ; 1.418      ;
; 0.758 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.572      ; 1.542      ;
; 0.764 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.057      ;
; 0.774 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.572      ; 1.558      ;
; 0.785 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.078      ;
; 0.898 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.572      ; 1.682      ;
; 0.917 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.572      ; 1.701      ;
; 0.967 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.260      ;
; 1.089 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.572      ; 1.873      ;
; 1.118 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.418      ;
; 1.128 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.421      ;
; 1.134 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.427      ;
; 1.137 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.430      ;
; 1.249 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.542      ;
; 1.258 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.551      ;
; 1.268 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.561      ;
; 1.277 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.570      ;
; 1.300 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.593      ;
; 1.318 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.611      ;
; 1.440 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.733      ;
; 1.458 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.751      ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~porta_datain_reg0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[16]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[17]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[18]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[19]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[20]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[21]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[22]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[24]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[27]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[28]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[29]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[30]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[24]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[25]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[27]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[28]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[29]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[30]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[38]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[38]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[40]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[41]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[44]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[56]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[57]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[58]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[59]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[60]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[61]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[62]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish                                                                                                     ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.186  ; 0.421        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0]                          ;
; 0.187  ; 0.422        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.290  ; 0.510        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.301  ; 0.489        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.131  ; 0.351        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.148  ; 0.368        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.399  ; 0.399        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.439  ; 0.627        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.439  ; 0.627        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.439  ; 0.627        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.439  ; 0.627        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.439  ; 0.627        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.439  ; 0.627        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.456  ; 0.644        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.579  ; 0.579        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.597  ; 0.597        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.597  ; 0.597        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clk        ; 4.270 ; 4.698 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clk        ; -1.538 ; -1.792 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.779 ; 7.855 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.006 ; 7.844 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.848 ; 7.644 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.006 ; 7.844 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.930 ; 7.798 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.694 ; 7.788 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.474 ; 7.548 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.544 ; 7.347 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.544 ; 7.347 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.690 ; 7.533 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.624 ; 7.494 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.392 ; 7.484 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 126.37 MHz ; 126.37 MHz      ; clk                                                            ;                                                ;
; 305.34 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out                            ; limit due to minimum period restriction (tmin) ;
; 481.0 MHz  ; 402.09 MHz      ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -6.913 ; -239.381      ;
; divisor_clock:divisor_clock|clk_out                            ; -2.275 ; -63.188       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.079 ; -5.111        ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -0.084 ; -0.084        ;
; divisor_clock:divisor_clock|clk_out                            ; 0.401  ; 0.000         ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.416  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -3.201 ; -190.668      ;
; divisor_clock:divisor_clock|clk_out                            ; -3.201 ; -61.421       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.487 ; -10.409       ;
+----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.913 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 7.843      ;
; -6.903 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 7.833      ;
; -6.798 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 7.728      ;
; -6.655 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 7.585      ;
; -6.544 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 7.474      ;
; -6.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 7.444      ;
; -5.788 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 6.718      ;
; -5.765 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 6.695      ;
; -5.344 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 6.274      ;
; -5.113 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 6.043      ;
; -4.612 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 5.542      ;
; -4.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.072     ; 5.532      ;
; -4.548 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[27]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.535     ; 5.015      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.488 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.417      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.383 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.312      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.348 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.277      ;
; -4.302 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[24]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.073     ; 5.231      ;
; -4.279 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.073     ; 5.208      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.238 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.167      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.177 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.106      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.088 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.017      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.081 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 5.010      ;
; -4.076 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.073     ; 5.005      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.275 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.042     ; 3.157      ;
; -2.022 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.057     ; 2.967      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.948      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.948      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.948      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.948      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.948      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.948      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.948      ;
; -2.019 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.948      ;
; -2.010 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.057     ; 2.955      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.926      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.926      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.926      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.926      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.926      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.926      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.926      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.926      ;
; -1.948 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.875      ;
; -1.948 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.875      ;
; -1.948 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.875      ;
; -1.948 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.875      ;
; -1.948 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.875      ;
; -1.948 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.875      ;
; -1.948 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.875      ;
; -1.948 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.875      ;
; -1.899 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.070     ; 2.831      ;
; -1.898 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.070     ; 2.830      ;
; -1.898 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.070     ; 2.830      ;
; -1.859 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.788      ;
; -1.859 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.788      ;
; -1.857 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.784      ;
; -1.838 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.768      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.837 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.767      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.762      ;
; -1.835 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.057     ; 2.780      ;
; -1.806 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.733      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.715      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.715      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.715      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.715      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.715      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.715      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.715      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.715      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.711      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.691      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.690      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.690      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.679      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.679      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.679      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.679      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.679      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.679      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.679      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.679      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.750 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.677      ;
; -1.698 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.057     ; 2.643      ;
; -1.676 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.057     ; 2.621      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.063      ;
; -1.664 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.057     ; 2.609      ;
; -1.663 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.057     ; 2.608      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.387      ; 3.051      ;
; -1.661 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.591      ;
; -1.661 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.591      ;
; -1.651 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.057     ; 2.596      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                          ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.079 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 2.008      ;
; -1.040 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.969      ;
; -0.968 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.897      ;
; -0.953 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.882      ;
; -0.914 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.843      ;
; -0.890 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.819      ;
; -0.879 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.808      ;
; -0.842 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.771      ;
; -0.842 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.771      ;
; -0.803 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.732      ;
; -0.764 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.693      ;
; -0.760 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.372      ; 2.134      ;
; -0.760 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.689      ;
; -0.759 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.688      ;
; -0.753 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.682      ;
; -0.571 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.372      ; 1.945      ;
; -0.484 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.372      ; 1.858      ;
; -0.440 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.372      ; 1.814      ;
; -0.365 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.294      ;
; -0.358 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.372      ; 1.732      ;
; -0.313 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.372      ; 1.687      ;
; -0.240 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.169      ;
; -0.239 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.168      ;
; -0.233 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.162      ;
; -0.219 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.148      ;
; -0.219 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 1.148      ;
; 0.075  ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.091     ; 0.836      ;
; 0.159  ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.073     ; 0.770      ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                                ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.084 ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                                                                                                                    ; divisor_clock:divisor_clock|clk_out                            ; clk         ; 0.000        ; 2.419      ; 2.800      ;
; 0.078  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line                                                                                                         ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; 0.000        ; 2.409      ; 2.952      ;
; 0.289  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line                                                                                                         ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; -0.500       ; 2.409      ; 2.663      ;
; 0.401  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.466  ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                                                                                                                    ; divisor_clock:divisor_clock|clk_out                            ; clk         ; -0.500       ; 2.419      ; 2.850      ;
; 0.469  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[58]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[41]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[57]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[62]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[60]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[59]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[40]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[56]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[61]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.502  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.770      ;
; 0.507  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.091      ;
; 0.510  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.094      ;
; 0.518  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.102      ;
; 0.533  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.115      ;
; 0.537  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.121      ;
; 0.544  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.128      ;
; 0.546  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.128      ;
; 0.547  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.131      ;
; 0.553  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.137      ;
; 0.571  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.153      ;
; 0.572  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.134      ;
; 0.577  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.159      ;
; 0.578  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.140      ;
; 0.579  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.337      ; 1.146      ;
; 0.588  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start                                                                                                      ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.856      ;
; 0.593  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.337      ; 1.160      ;
; 0.596  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.337      ; 1.163      ;
; 0.622  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.184      ;
; 0.633  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.337      ; 1.200      ;
; 0.644  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[29]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[29]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.912      ;
; 0.644  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.206      ;
; 0.645  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[38]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.913      ;
; 0.645  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.913      ;
; 0.645  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[44]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.913      ;
; 0.645  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.913      ;
; 0.648  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]                                                                                                         ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.916      ;
; 0.653  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.921      ;
; 0.654  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.922      ;
; 0.655  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.923      ;
; 0.662  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[24]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.930      ;
; 0.673  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.074      ; 0.942      ;
; 0.674  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[30]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[22]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.942      ;
; 0.678  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[17]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.946      ;
; 0.696  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.074      ; 0.965      ;
; 0.715  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11]                                                                                           ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.715  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10]                                                                                           ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.983      ;
; 0.716  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.984      ;
; 0.716  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.984      ;
; 0.716  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.984      ;
; 0.716  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.984      ;
; 0.718  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.986      ;
; 0.719  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.987      ;
; 0.727  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.995      ;
; 0.735  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.003      ;
; 0.737  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.005      ;
; 0.770  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate                                                                                                  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.038      ;
; 0.770  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.354      ;
; 0.771  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.039      ;
; 0.771  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.039      ;
; 0.787  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.337      ; 1.354      ;
; 0.793  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.061      ;
; 0.795  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow                                                                                                     ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.063      ;
; 0.798  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.360      ;
; 0.805  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.387      ;
; 0.807  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.389      ;
; 0.821  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.383      ;
; 0.821  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.089      ;
; 0.831  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.415      ;
; 0.832  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.414      ;
; 0.834  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.102      ;
; 0.842  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.337      ; 1.409      ;
; 0.846  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.114      ;
; 0.851  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.433      ;
; 0.852  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.074      ; 1.121      ;
; 0.853  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.074      ; 1.122      ;
; 0.853  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.435      ;
; 0.854  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.074      ; 1.123      ;
; 0.854  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.074      ; 1.123      ;
; 0.855  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.354      ; 1.439      ;
; 0.856  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.418      ;
; 0.857  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[28]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.125      ;
; 0.858  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.352      ; 1.440      ;
; 0.859  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[18]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.127      ;
; 0.860  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.128      ;
; 0.861  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.337      ; 1.428      ;
; 0.862  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.337      ; 1.429      ;
; 0.870  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.432      ;
; 0.873  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.435      ;
; 0.879  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.332      ; 1.441      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.401 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.491 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.759      ;
; 0.686 ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.974      ;
; 0.688 ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.976      ;
; 0.690 ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.977      ;
; 0.690 ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.977      ;
; 0.691 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.979      ;
; 0.693 ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.960      ;
; 0.696 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.967      ;
; 0.709 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.977      ;
; 0.715 ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.002      ;
; 0.715 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.983      ;
; 0.717 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.986      ;
; 0.726 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.993      ;
; 0.819 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.084      ;
; 0.856 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.124      ;
; 0.866 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.131      ;
; 0.925 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.190      ;
; 0.956 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.224      ;
; 0.958 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.223      ;
; 0.973 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.090      ; 1.258      ;
; 0.987 ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.102     ; 1.115      ;
; 1.005 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.270      ;
; 1.006 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.274      ;
; 1.008 ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.295      ;
; 1.009 ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.296      ;
; 1.009 ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.296      ;
; 1.010 ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.297      ;
; 1.010 ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.297      ;
; 1.011 ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.298      ;
; 1.011 ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.298      ;
; 1.013 ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.102     ; 1.141      ;
; 1.013 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.301      ;
; 1.014 ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.301      ;
; 1.015 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.286      ;
; 1.023 ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.310      ;
; 1.025 ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.312      ;
; 1.026 ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.102     ; 1.154      ;
; 1.026 ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.313      ;
; 1.027 ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.314      ;
; 1.027 ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.314      ;
; 1.030 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.302      ;
; 1.041 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.309      ;
; 1.045 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.312      ;
; 1.053 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.320      ;
; 1.076 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.090      ; 1.361      ;
; 1.079 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.346      ;
; 1.084 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.351      ;
; 1.100 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.368      ;
; 1.101 ; contador_end[1]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.388      ;
; 1.102 ; contador_end[3]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.389      ;
; 1.103 ; contador_end[9]                       ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.390      ;
; 1.108 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.091      ; 1.394      ;
; 1.109 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.091      ; 1.395      ;
; 1.109 ; contador_end[7]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.396      ;
; 1.109 ; contador_end[5]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.396      ;
; 1.109 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.377      ;
; 1.114 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.379      ;
; 1.114 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.381      ;
; 1.128 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.396      ;
; 1.130 ; contador_end[3]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.417      ;
; 1.130 ; contador_end[1]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.417      ;
; 1.130 ; contador_end[4]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.417      ;
; 1.131 ; contador_end[0]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.418      ;
; 1.132 ; contador_end[2]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.419      ;
; 1.133 ; contador_end[8]                       ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.420      ;
; 1.133 ; contador_end[6]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.420      ;
; 1.135 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; contador_end[7]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.423      ;
; 1.136 ; contador_end[5]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.423      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                          ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.416 ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 0.684      ;
; 0.450 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.091      ; 0.736      ;
; 0.564 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.536      ; 1.295      ;
; 0.664 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.536      ; 1.395      ;
; 0.686 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.536      ; 1.417      ;
; 0.708 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 0.977      ;
; 0.731 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 0.999      ;
; 0.787 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.536      ; 1.518      ;
; 0.811 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.536      ; 1.542      ;
; 0.860 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.128      ;
; 0.945 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.536      ; 1.676      ;
; 1.027 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.298      ;
; 1.032 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.301      ;
; 1.042 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.310      ;
; 1.046 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.314      ;
; 1.128 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.396      ;
; 1.152 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.423      ;
; 1.164 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.432      ;
; 1.168 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.436      ;
; 1.229 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.497      ;
; 1.286 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.554      ;
; 1.351 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.073      ; 1.619      ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~porta_datain_reg0                                          ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[16]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[17]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[18]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[19]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[20]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[21]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[22]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[24]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[27]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[28]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[29]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[30]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[24]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[25]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[27]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[28]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[29]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[30]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[38]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[38]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[40]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[41]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[44]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[56]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[57]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[58]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[59]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[60]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[61]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[62]                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish                                                                                                     ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.191  ; 0.421        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0]                          ;
; 0.191  ; 0.421        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.323  ; 0.507        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.017  ; 0.233        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.064  ; 0.280        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.287  ; 0.287        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.313  ; 0.313        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.313  ; 0.313        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.525  ; 0.709        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.525  ; 0.709        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.525  ; 0.709        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.525  ; 0.709        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.525  ; 0.709        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.525  ; 0.709        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.571  ; 0.755        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.679  ; 0.679        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.679  ; 0.679        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.704  ; 0.704        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clk        ; 3.812 ; 4.211 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clk        ; -1.347 ; -1.449 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.978 ; 7.203 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.351 ; 7.048 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.224 ; 6.856 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.351 ; 7.048 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.255 ; 7.014 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.895 ; 7.153 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.685 ; 6.902 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.923 ; 6.569 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.923 ; 6.569 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.041 ; 6.750 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.954 ; 6.720 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.605 ; 6.855 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -2.683 ; -59.272       ;
; divisor_clock:divisor_clock|clk_out                            ; -0.456 ; -10.318       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.020  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -0.208 ; -0.383        ;
; divisor_clock:divisor_clock|clk_out                            ; 0.187  ; 0.000         ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.193  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -3.000 ; -113.095      ;
; divisor_clock:divisor_clock|clk_out                            ; -1.000 ; -39.000       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.000 ; -7.000        ;
+----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.683 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 3.636      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 3.556      ;
; -2.596 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 3.549      ;
; -2.596 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 3.549      ;
; -2.440 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 3.393      ;
; -2.428 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 3.381      ;
; -2.150 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 3.103      ;
; -2.140 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 3.093      ;
; -1.888 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 2.841      ;
; -1.813 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 2.766      ;
; -1.617 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 2.570      ;
; -1.615 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.034     ; 2.568      ;
; -1.530 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[27]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.235     ; 2.282      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.504 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.454      ;
; -1.475 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[24]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.035     ; 2.427      ;
; -1.471 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.035     ; 2.423      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.462 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.412      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.422 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.372      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.384 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.334      ;
; -1.354 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; clk          ; clk         ; 1.000        ; -0.035     ; 2.306      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.346 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.296      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.339 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.289      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
; -1.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 2.280      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.456 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.407      ;
; -0.456 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.407      ;
; -0.435 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.028     ; 1.394      ;
; -0.421 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.028     ; 1.380      ;
; -0.408 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.359      ;
; -0.396 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.347      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.328      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.328      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.328      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.328      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.328      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.328      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.328      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.328      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.034     ; 1.332      ;
; -0.379 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.034     ; 1.332      ;
; -0.377 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.034     ; 1.330      ;
; -0.346 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.295      ;
; -0.346 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.295      ;
; -0.346 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.295      ;
; -0.346 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.295      ;
; -0.346 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.295      ;
; -0.346 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.295      ;
; -0.346 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.295      ;
; -0.346 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.295      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.028     ; 1.300      ;
; -0.317 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.266      ;
; -0.314 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.021     ; 1.248      ;
; -0.306 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.255      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.245      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.245      ;
; -0.282 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.231      ;
; -0.279 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.228      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.028     ; 1.236      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.429      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.226      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.226      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.226      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.226      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.226      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.226      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.226      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.226      ;
; -0.273 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.028     ; 1.232      ;
; -0.273 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.222      ;
; -0.271 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.220      ;
; -0.266 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.028     ; 1.225      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[1]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.028     ; 1.222      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.263 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.165      ; 1.415      ;
; -0.262 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.213      ;
; -0.261 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.212      ;
; -0.261 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.212      ;
; -0.259 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[2]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.028     ; 1.218      ;
; -0.258 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.209      ;
; -0.253 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.204      ;
; -0.247 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.198      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.187      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.187      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.187      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.187      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.187      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.187      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.187      ;
; -0.238 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.187      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.186      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.186      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.186      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.186      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.186      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.186      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.186      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                         ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.020 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.930      ;
; 0.046 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.904      ;
; 0.062 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.888      ;
; 0.088 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.862      ;
; 0.092 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.858      ;
; 0.110 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.840      ;
; 0.114 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.836      ;
; 0.114 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.836      ;
; 0.122 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.828      ;
; 0.130 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.820      ;
; 0.160 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.790      ;
; 0.163 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.787      ;
; 0.186 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.155      ; 0.956      ;
; 0.190 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.760      ;
; 0.192 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.758      ;
; 0.234 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.155      ; 0.908      ;
; 0.246 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.155      ; 0.896      ;
; 0.302 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.155      ; 0.840      ;
; 0.316 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.155      ; 0.826      ;
; 0.323 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.627      ;
; 0.384 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; 0.155      ; 0.758      ;
; 0.396 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.554      ;
; 0.397 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.553      ;
; 0.398 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.552      ;
; 0.407 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.543      ;
; 0.407 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.543      ;
; 0.559 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.044     ; 0.384      ;
; 0.591 ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.037     ; 0.359      ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                                ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.208 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line                                                                                                         ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; 0.000        ; 1.194      ; 1.205      ;
; -0.175 ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                                                                                                                    ; divisor_clock:divisor_clock|clk_out                            ; clk         ; 0.000        ; 1.203      ; 1.247      ;
; 0.186  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[41]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[57]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[62]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[60]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[59]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[58]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[40]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[56]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.484      ;
; 0.195  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[61]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.197  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.487      ;
; 0.202  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.492      ;
; 0.206  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.494      ;
; 0.212  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.502      ;
; 0.212  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.502      ;
; 0.213  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.213  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.501      ;
; 0.217  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.507      ;
; 0.218  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.508      ;
; 0.221  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.509      ;
; 0.226  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.514      ;
; 0.233  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.173      ; 0.510      ;
; 0.235  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.173      ; 0.512      ;
; 0.237  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.174      ; 0.515      ;
; 0.239  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.174      ; 0.517      ;
; 0.239  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.174      ; 0.517      ;
; 0.256  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.173      ; 0.533      ;
; 0.256  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.174      ; 0.534      ;
; 0.258  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start                                                                                                      ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.379      ;
; 0.263  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.173      ; 0.540      ;
; 0.267  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.267  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[29]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[29]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.267  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[44]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.267  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.268  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[38]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.388      ;
; 0.270  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]                                                                                                         ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.390      ;
; 0.272  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.273  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.274  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.394      ;
; 0.277  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[24]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.397      ;
; 0.280  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.401      ;
; 0.282  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[30]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[22]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.402      ;
; 0.286  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[17]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.406      ;
; 0.294  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.308  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11]                                                                                           ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10]                                                                                           ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.310  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.316  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.318  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.321  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.442      ;
; 0.327  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.617      ;
; 0.328  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow                                                                                                     ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.448      ;
; 0.333  ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                                                                                                                    ; divisor_clock:divisor_clock|clk_out                            ; clk         ; -0.500       ; 1.203      ; 1.255      ;
; 0.333  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.174      ; 0.611      ;
; 0.335  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[25]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.455      ;
; 0.337  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.625      ;
; 0.338  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate                                                                                                  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.458      ;
; 0.339  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.173      ; 0.616      ;
; 0.340  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.460      ;
; 0.340  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.461      ;
; 0.343  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.464      ;
; 0.344  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.465      ;
; 0.344  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[18]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.464      ;
; 0.344  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.465      ;
; 0.344  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.465      ;
; 0.345  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.466      ;
; 0.345  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.466      ;
; 0.346  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[28]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.466      ;
; 0.348  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.468      ;
; 0.349  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.637      ;
; 0.354  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.173      ; 0.631      ;
; 0.360  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.174      ; 0.638      ;
; 0.362  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[29]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.035      ; 0.481      ;
; 0.362  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[24]              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[16]                                                                                                        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.482      ;
; 0.362  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.650      ;
; 0.362  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.652      ;
; 0.364  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.485      ;
; 0.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.655      ;
; 0.369  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.657      ;
; 0.373  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.184      ; 0.661      ;
; 0.374  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.186      ; 0.664      ;
; 0.375  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]                                                                                            ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.496      ;
; 0.381  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.173      ; 0.658      ;
; 0.384  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.174      ; 0.662      ;
; 0.384  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.174      ; 0.662      ;
; 0.388  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ; clk                                                            ; clk         ; 0.000        ; 0.173      ; 0.665      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.187 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.217 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.337      ;
; 0.297 ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.306 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.436      ;
; 0.346 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.034      ; 0.464      ;
; 0.362 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.034      ; 0.480      ;
; 0.368 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.488      ;
; 0.408 ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.014     ; 0.498      ;
; 0.411 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.034      ; 0.529      ;
; 0.416 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.034      ; 0.534      ;
; 0.418 ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.014     ; 0.508      ;
; 0.424 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.046      ; 0.554      ;
; 0.425 ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.014     ; 0.515      ;
; 0.429 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.549      ;
; 0.439 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.034      ; 0.557      ;
; 0.439 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.559      ;
; 0.446 ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.576      ;
; 0.455 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.034      ; 0.573      ;
; 0.456 ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.586      ;
; 0.458 ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.586      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.587      ;
; 0.460 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.589      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.584      ;
; 0.469 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.046      ; 0.601      ;
; 0.473 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.594      ;
; 0.482 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.602      ;
; 0.496 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.047      ; 0.627      ;
; 0.496 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.047      ; 0.627      ;
; 0.505 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.034      ; 0.623      ;
; 0.509 ; contador_end[3]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; contador_end[1]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; contador_end[9]                       ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.637      ;
; 0.510 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; contador_end[5]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; contador_end[7]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.639      ;
; 0.512 ; contador_end[3]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.640      ;
; 0.512 ; contador_end[1]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.640      ;
; 0.512 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; contador_end[5]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.641      ;
; 0.513 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; contador_end[7]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.642      ;
; 0.518 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; contador_end[4]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.650      ;
; 0.523 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; contador_end[2]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.044      ; 0.651      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                          ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.044      ; 0.324      ;
; 0.264 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.236      ; 0.584      ;
; 0.305 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.427      ;
; 0.313 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.434      ;
; 0.319 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.236      ; 0.639      ;
; 0.330 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.236      ; 0.650      ;
; 0.371 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.492      ;
; 0.385 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.236      ; 0.705      ;
; 0.399 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.236      ; 0.719      ;
; 0.455 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.236      ; 0.776      ;
; 0.463 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.587      ;
; 0.469 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.590      ;
; 0.518 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.639      ;
; 0.521 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.647      ;
; 0.532 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.653      ;
; 0.535 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.656      ;
; 0.589 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.710      ;
; 0.592 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.037      ; 0.713      ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|q_b[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a2~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a3~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|ccpu_ram:ccpu_ram|altsyncram:altsyncram_component|altsyncram_bqr1:auto_generated|ram_block1a6~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[16]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[17]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[18]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[19]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[20]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[21]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[22]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[24]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[25]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[26]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[27]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[28]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[29]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_1[30]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[24]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[25]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[26]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[27]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[28]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[29]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[30]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[32]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[33]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[34]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[35]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[36]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[37]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_2[38]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[32]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[33]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[34]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[35]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[36]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[37]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[38]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[40]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[41]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[42]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[43]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[44]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[45]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[46]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[48]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[49]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[50]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[51]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[52]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[53]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[54]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[56]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[57]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[58]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[59]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[60]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[61]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_3[62]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.204  ; 0.434        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0]                          ;
; 0.204  ; 0.434        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.241  ; 0.425        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.329  ; 0.559        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|q_b[0]                          ;
; 0.330  ; 0.560        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_ijj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.631  ; 0.631        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clk        ; 1.988 ; 2.517 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clk        ; -0.728 ; -1.307 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.806 ; 3.651 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.682 ; 3.818 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.595 ; 3.700 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.682 ; 3.818 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.676 ; 3.810 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.740 ; 3.590 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.671 ; 3.521 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.464 ; 3.564 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.464 ; 3.564 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.548 ; 3.680 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.542 ; 3.671 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.607 ; 3.462 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                ; -7.658   ; -0.208 ; N/A      ; N/A     ; -3.201              ;
;  Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.268   ; 0.193  ; N/A      ; N/A     ; -1.487              ;
;  clk                                                            ; -7.658   ; -0.208 ; N/A      ; N/A     ; -3.201              ;
;  divisor_clock:divisor_clock|clk_out                            ; -2.611   ; 0.187  ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                                 ; -342.543 ; -0.383 ; 0.0      ; 0.0     ; -262.498            ;
;  Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -6.204   ; 0.000  ; N/A      ; N/A     ; -10.409             ;
;  clk                                                            ; -265.017 ; -0.383 ; N/A      ; N/A     ; -190.668            ;
;  divisor_clock:divisor_clock|clk_out                            ; -71.322  ; 0.000  ; N/A      ; N/A     ; -61.421             ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clk        ; 4.270 ; 4.698 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clk        ; -0.728 ; -1.307 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.779 ; 7.855 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.006 ; 7.844 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.848 ; 7.644 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.006 ; 7.844 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.930 ; 7.798 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.694 ; 7.788 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.671 ; 3.521 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.464 ; 3.564 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.464 ; 3.564 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.548 ; 3.680 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.542 ; 3.671 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.607 ; 3.462 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 2640     ; 0        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk                                                            ; 8        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out                            ; clk                                                            ; 1        ; 1        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 28       ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out                            ; 458      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 2640     ; 0        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk                                                            ; 8        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out                            ; clk                                                            ; 1        ; 1        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 28       ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out                            ; 458      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 80    ; 80   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Aug  6 08:34:27 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.658            -265.017 clk 
    Info (332119):    -2.611             -71.322 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -1.268              -6.204 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332146): Worst-case hold slack is -0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.115              -0.139 clk 
    Info (332119):     0.454               0.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.465               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -190.668 clk 
    Info (332119):    -3.201             -61.421 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -1.487             -10.409 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.913            -239.381 clk 
    Info (332119):    -2.275             -63.188 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -1.079              -5.111 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332146): Worst-case hold slack is -0.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.084              -0.084 clk 
    Info (332119):     0.401               0.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.416               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -190.668 clk 
    Info (332119):    -3.201             -61.421 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -1.487             -10.409 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.683             -59.272 clk 
    Info (332119):    -0.456             -10.318 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.020               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332146): Worst-case hold slack is -0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.208              -0.383 clk 
    Info (332119):     0.187               0.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.193               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -113.095 clk 
    Info (332119):    -1.000             -39.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -1.000              -7.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 610 megabytes
    Info: Processing ended: Mon Aug  6 08:34:35 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


