set config_template_data {{{{Current Settings} {The settings currently being used. Either defined when the project was created, by a previous invokation of this dialog, or by directly changing parameters using Tcl.} microblaze_cw_vivado.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 0} {C_INTERCONNECT 2} {C_CACHE_BYTE_SIZE 8192} {C_DCACHE_ALWAYS_USED 0} {C_DCACHE_BYTE_SIZE 8192} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 0} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 0} {C_M_AXI_D_BUS_EXCEPTION 0} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_ALWAYS_USED 0} {C_ICACHE_LINE_LEN 4} {C_ILL_OPCODE_EXCEPTION 0} {C_M_AXI_I_BUS_EXCEPTION 0} {C_MMU_DTLB_SIZE 4} {C_MMU_ITLB_SIZE 2} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 16} {C_NUMBER_OF_PC_BRK 1} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 0} {C_PVR 0} {C_PVR_USER1 0x00} {C_PVR_USER2 0x00000000} {C_RESET_MSR 0x00000000} {C_UNALIGNED_EXCEPTIONS 0} {C_USE_BARREL 0} {C_DCACHE_BASEADDR 0x00000000} {C_DCACHE_HIGHADDR 0x3FFFFFFF} {C_USE_DCACHE 0} {C_USE_DIV 0} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 0} {C_USE_HW_MUL 0} {C_ICACHE_BASEADDR 0x00000000} {C_ICACHE_HIGHADDR 0x3FFFFFFF} {C_USE_ICACHE 0} {C_USE_MMU 0} {C_USE_MSR_INSTR 0} {C_USE_PCMP_INSTR 0} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 0} {C_ICACHE_VICTIMS 0} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{{Minimum Area} {The smallest possible MicroBlaze core. No caches or debug.} microblaze_cw_min_area.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 1} {C_CACHE_BYTE_SIZE 4096} {C_DCACHE_BYTE_SIZE 4096} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 0} {C_DEBUG_ENABLED 0} {C_DIV_ZERO_EXCEPTION 0} {C_M_AXI_D_BUS_EXCEPTION 0} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 4} {C_ILL_OPCODE_EXCEPTION 0} {C_M_AXI_I_BUS_EXCEPTION 0} {C_MMU_DTLB_SIZE 2} {C_MMU_ITLB_SIZE 1} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 0} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 0} {C_PVR 0} {C_UNALIGNED_EXCEPTIONS 0} {C_USE_BARREL 0} {C_USE_DCACHE 0} {C_USE_DIV 0} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 0} {C_USE_HW_MUL 0} {C_USE_ICACHE 0} {C_USE_MMU 0} {C_USE_MSR_INSTR 0} {C_USE_PCMP_INSTR 0} {C_USE_REORDER_INSTR 0} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 0} {C_ICACHE_VICTIMS 0} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{{Maximum Performance} {Maximum performance. Large caches and debug, as well as all execution units.} microblaze_cw_max_perf.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 0} {C_CACHE_BYTE_SIZE 32768} {C_DCACHE_BYTE_SIZE 32768} {C_DCACHE_LINE_LEN 8} {C_DCACHE_USE_WRITEBACK 1} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 0} {C_M_AXI_D_BUS_EXCEPTION 0} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 8} {C_ILL_OPCODE_EXCEPTION 0} {C_M_AXI_I_BUS_EXCEPTION 0} {C_MMU_DTLB_SIZE 4} {C_MMU_ITLB_SIZE 2} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 1} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 0} {C_PVR 0} {C_UNALIGNED_EXCEPTIONS 0} {C_USE_BARREL 1} {C_USE_DCACHE 1} {C_USE_DIV 1} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 2} {C_USE_HW_MUL 2} {C_USE_ICACHE 1} {C_USE_MMU 0} {C_USE_MSR_INSTR 1} {C_USE_PCMP_INSTR 1} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 1} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 1} {C_ICACHE_VICTIMS 8} {C_DCACHE_VICTIMS 8} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_ICACHE_ALWAYS_USED 1} {C_DCACHE_ALWAYS_USED 1} {C_D_AXI 1} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{{Maximum Frequency} {Maximum frequency. No caches or debug, with few execution units.} microblaze_cw_max_freq.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 0} {C_CACHE_BYTE_SIZE 4096} {C_DCACHE_BYTE_SIZE 4096} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 0} {C_DEBUG_ENABLED 0} {C_DIV_ZERO_EXCEPTION 0} {C_M_AXI_D_BUS_EXCEPTION 0} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 1} {C_ICACHE_LINE_LEN 4} {C_ILL_OPCODE_EXCEPTION 0} {C_M_AXI_I_BUS_EXCEPTION 0} {C_MMU_DTLB_SIZE 2} {C_MMU_ITLB_SIZE 1} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 1} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 0} {C_PVR 0} {C_UNALIGNED_EXCEPTIONS 0} {C_USE_BARREL 0} {C_USE_DCACHE 0} {C_USE_DIV 0} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 0} {C_USE_HW_MUL 0} {C_USE_ICACHE 0} {C_USE_MMU 0} {C_USE_MSR_INSTR 0} {C_USE_PCMP_INSTR 0} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 0} {C_ICACHE_VICTIMS 0} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{{Linux with MMU} {Settings suitable to get high performance when running Linux with MMU. Memory Management enabled, large caches and debug, as well as all execution units.} microblaze_cw_linux_mmu.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 0} {C_CACHE_BYTE_SIZE 16384} {C_DCACHE_BYTE_SIZE 16384} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 0} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 1} {C_M_AXI_D_BUS_EXCEPTION 1} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 8} {C_ILL_OPCODE_EXCEPTION 1} {C_M_AXI_I_BUS_EXCEPTION 1} {C_MMU_DTLB_SIZE 4} {C_MMU_ITLB_SIZE 2} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 1} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 1} {C_PVR 2} {C_UNALIGNED_EXCEPTIONS 1} {C_USE_BARREL 1} {C_USE_DCACHE 1} {C_USE_DIV 1} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 0} {C_USE_HW_MUL 2} {C_USE_ICACHE 1} {C_USE_MMU 3} {C_USE_MSR_INSTR 1} {C_USE_PCMP_INSTR 1} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 1} {C_ICACHE_VICTIMS 8} {C_DCACHE_VICTIMS 8} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_ICACHE_ALWAYS_USED 1} {C_DCACHE_ALWAYS_USED 1} {C_D_AXI 1} {C_USE_INTERRUPT 1} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{{Low-end Linux with MMU} {Settings corresponding to the Embedded Reference System, used in the SP605 Embedded Kit. It provides settings for Linux development on low-end systems. Memory Managment enabled, small caches and debug.} microblaze_cw_ref_system.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 0} {C_CACHE_BYTE_SIZE 8192} {C_DCACHE_BYTE_SIZE 8192} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 0} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 0} {C_M_AXI_D_BUS_EXCEPTION 1} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 4} {C_ILL_OPCODE_EXCEPTION 1} {C_M_AXI_I_BUS_EXCEPTION 1} {C_MMU_DTLB_SIZE 4} {C_MMU_ITLB_SIZE 2} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 1} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 1} {C_PVR 0} {C_UNALIGNED_EXCEPTIONS 1} {C_USE_BARREL 1} {C_USE_DCACHE 1} {C_USE_DIV 0} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 0} {C_USE_HW_MUL 1} {C_USE_ICACHE 1} {C_USE_MMU 3} {C_USE_MSR_INSTR 1} {C_USE_PCMP_INSTR 1} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 0} {C_ICACHE_VICTIMS 0} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_ICACHE_ALWAYS_USED 1} {C_DCACHE_ALWAYS_USED 1} {C_D_AXI 1} {C_USE_INTERRUPT 1} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{Typical {Settings giving a reasonable compromise between performance, area and frequency. Suitable for standalone programs, and low-overhead kernels. Caches and debug enabled.} microblaze_cw_typical.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 0} {C_CACHE_BYTE_SIZE 8192} {C_DCACHE_BYTE_SIZE 8192} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 0} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 0} {C_M_AXI_D_BUS_EXCEPTION 1} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 8} {C_ILL_OPCODE_EXCEPTION 0} {C_M_AXI_I_BUS_EXCEPTION 0} {C_MMU_DTLB_SIZE 4} {C_MMU_ITLB_SIZE 2} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 2} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 0} {C_PVR 0} {C_UNALIGNED_EXCEPTIONS 0} {C_USE_BARREL 1} {C_USE_DCACHE 1} {C_USE_DIV 0} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 0} {C_USE_HW_MUL 1} {C_USE_ICACHE 1} {C_USE_MMU 0} {C_USE_MSR_INSTR 1} {C_USE_PCMP_INSTR 1} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 0} {C_ICACHE_VICTIMS 0} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{{Frequency Optimized} {Designed to provide all MicroBlaze features, including MMU, while still achieving high frequency by utilizing the frequency optimized 8-stage pipeline.} microblaze_cw_freq_opt.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 2} {C_CACHE_BYTE_SIZE 16384} {C_DCACHE_BYTE_SIZE 16384} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 1} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 1} {C_M_AXI_D_BUS_EXCEPTION 1} {C_FPU_EXCEPTION 1} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 8} {C_ILL_OPCODE_EXCEPTION 1} {C_M_AXI_I_BUS_EXCEPTION 1} {C_MMU_DTLB_SIZE 4} {C_MMU_ITLB_SIZE 2} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 1} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 1} {C_PVR 2} {C_UNALIGNED_EXCEPTIONS 1} {C_USE_BARREL 1} {C_USE_DCACHE 1} {C_USE_DIV 1} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 2} {C_USE_HW_MUL 2} {C_USE_ICACHE 1} {C_USE_MMU 3} {C_USE_MSR_INSTR 1} {C_USE_PCMP_INSTR 1} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 1} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 0} {C_ICACHE_VICTIMS 0} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_ICACHE_ALWAYS_USED 1} {C_DCACHE_ALWAYS_USED 1} {C_D_AXI 1} {C_USE_INTERRUPT 1} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{{Microcontroller Preset} {Microcontroller preset suitable for microcontroller designs.} microblaze_cw_mc_preset.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 1} {C_CACHE_BYTE_SIZE 4096} {C_DCACHE_BYTE_SIZE 4096} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 0} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 0} {C_M_AXI_D_BUS_EXCEPTION 0} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 4} {C_ILL_OPCODE_EXCEPTION 0} {C_M_AXI_I_BUS_EXCEPTION 0} {C_MMU_DTLB_SIZE 2} {C_MMU_ITLB_SIZE 1} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 1} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 0} {C_PVR 0} {C_UNALIGNED_EXCEPTIONS 0} {C_USE_BARREL 1} {C_USE_DCACHE 0} {C_USE_DIV 0} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 0} {C_USE_HW_MUL 1} {C_USE_ICACHE 0} {C_USE_MMU 0} {C_USE_MSR_INSTR 1} {C_USE_PCMP_INSTR 1} {C_USE_REORDER_INSTR 0} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 0} {C_ICACHE_VICTIMS 0} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_D_AXI 1} {C_USE_INTERRUPT 1} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}} {{{Real-time Preset} {Real-time preset geared towards real-time control.} microblaze_cw_rt_preset.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 0} {C_CACHE_BYTE_SIZE 8192} {C_DCACHE_BYTE_SIZE 8192} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 1} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 1} {C_M_AXI_D_BUS_EXCEPTION 1} {C_FPU_EXCEPTION 0} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 4} {C_ILL_OPCODE_EXCEPTION 1} {C_M_AXI_I_BUS_EXCEPTION 1} {C_MMU_DTLB_SIZE 2} {C_MMU_ITLB_SIZE 1} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 2} {C_NUMBER_OF_RD_ADDR_BRK 0} {C_NUMBER_OF_WR_ADDR_BRK 0} {C_OPCODE_0x0_ILLEGAL 1} {C_PVR 0} {C_UNALIGNED_EXCEPTIONS 1} {C_USE_BARREL 1} {C_USE_DCACHE 1} {C_USE_DIV 1} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 0} {C_USE_HW_MUL 1} {C_USE_ICACHE 1} {C_USE_MMU 0} {C_USE_MSR_INSTR 1} {C_USE_PCMP_INSTR 1} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 0} {C_ICACHE_VICTIMS 0} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_D_AXI 1} {C_USE_INTERRUPT 1} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0} {C_USE_STACK_PROTECTION 1}}} {{{Application Preset} {Application preset design for high performance applications.} microblaze_cw_ap_preset.png} {{C_ALLOW_DCACHE_WR 1} {C_ALLOW_ICACHE_WR 1} {C_AREA_OPTIMIZED 0} {C_CACHE_BYTE_SIZE 32768} {C_DCACHE_BYTE_SIZE 32768} {C_DCACHE_LINE_LEN 4} {C_DCACHE_USE_WRITEBACK 1} {C_DEBUG_ENABLED 1} {C_DIV_ZERO_EXCEPTION 1} {C_M_AXI_D_BUS_EXCEPTION 1} {C_FPU_EXCEPTION 1} {C_FSL_EXCEPTION 0} {C_FSL_LINKS 0} {C_ICACHE_LINE_LEN 8} {C_ILL_OPCODE_EXCEPTION 1} {C_M_AXI_I_BUS_EXCEPTION 1} {C_MMU_DTLB_SIZE 4} {C_MMU_ITLB_SIZE 2} {C_MMU_TLB_ACCESS 3} {C_MMU_ZONES 2} {C_NUMBER_OF_PC_BRK 2} {C_NUMBER_OF_RD_ADDR_BRK 1} {C_NUMBER_OF_WR_ADDR_BRK 1} {C_OPCODE_0x0_ILLEGAL 1} {C_PVR 2} {C_UNALIGNED_EXCEPTIONS 1} {C_USE_BARREL 1} {C_USE_DCACHE 1} {C_USE_DIV 1} {C_USE_EXTENDED_FSL_INSTR 0} {C_USE_FPU 1} {C_USE_HW_MUL 2} {C_USE_ICACHE 1} {C_USE_MMU 3} {C_USE_MSR_INSTR 1} {C_USE_PCMP_INSTR 1} {C_USE_REORDER_INSTR 1} {C_USE_BRANCH_TARGET_CACHE 0} {C_BRANCH_TARGET_CACHE_SIZE 0} {C_ICACHE_STREAMS 1} {C_ICACHE_VICTIMS 8} {C_DCACHE_VICTIMS 0} {C_ICACHE_FORCE_TAG_LUTRAM 0} {C_DCACHE_FORCE_TAG_LUTRAM 0} {C_D_AXI 1} {C_USE_INTERRUPT 1} {C_DEBUG_EVENT_COUNTERS 5} {C_DEBUG_LATENCY_COUNTERS 1} {C_DEBUG_COUNTER_WIDTH 32} {C_DEBUG_TRACE_SIZE 8192} {C_DEBUG_PROFILE_SIZE 0}}}}
set config_area_data {
  {{virtex7 qvirtex7} {v11.0 xps_typical Simple xc7vx485t-ffg1761-3 2018.3 2018.3} 11757 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 602} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 777} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1061} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 1094} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1287} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 2037}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 114} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 85} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 18} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 105} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 215}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 5} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 81} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 27} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 184}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 78} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 270} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 125}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 78} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 270} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 125}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 222} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 201} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 301} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 641} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 520} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 238}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 122} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 259} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 244} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 141} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 124} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 95}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 128} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 21} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 149} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 0}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 589} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 959} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 667} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1033} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 675} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1068} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1588} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2329} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1684} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2440} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1319} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2437}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 56} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 23} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 49} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 181} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 188} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 100} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 118} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 219} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 180} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 127} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 90} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 82} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 122} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 51} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 4} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 8} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 151} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 208} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 212} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 72} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 67} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 88} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 218} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 119} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 236} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 143}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 6} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 21} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 54} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 15} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 17} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 179} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 13}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 147} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 285} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 363} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 300} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 371} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 180} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 324} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 283} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 209} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 346} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 301}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 57}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 73}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 69}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 86}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 162}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 157}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 198}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 839} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 769} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 733} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1154}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	342} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	264} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	320} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	0} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	0} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	327}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 17}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 12}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 17}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 46}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 29}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 43}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 27}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 52}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 32}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 34}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 24}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 45}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 20} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 1} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 45}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 20}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 71}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 19}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 31}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 20}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 55}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 37}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 44}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 12}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 157} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 550} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 130} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 691}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 157} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 550} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 130} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 691}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 63} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 67} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 77} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 157} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 317} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 121} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 244} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 471} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 942} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1896} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 63} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 68} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 145} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 277} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 49} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 94} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 392} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 784} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1604} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 71} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 156} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 328} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 94} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 287} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 574} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 58} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 69} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 146} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 302} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 51} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 111} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 231} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 460} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 920} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1884} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 78} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 147} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 286} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 67} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 100} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 203} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 409} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 818} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1668} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 54} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 79} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 164} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 334} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 116} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 275} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 550} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2148}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 9} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 296} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 282} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 8} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 27} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 58} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 292} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 310}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 26}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 17}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 62}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 67}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 65}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 29}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 56}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 67}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 84}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 172} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 160} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 181} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 209} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 150} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 157} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 174} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 210}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 177} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 311} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 882} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 233} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 484} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1423}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 177} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 311} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 882} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 233} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 484} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1423}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 26} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 57} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 110} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 200} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 392} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 784} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1604} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 162} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 164} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 237} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 373} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 156} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 153} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 201} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 387} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 774} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2000} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 63} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 183} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 364} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 238} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 476} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2088} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 21} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 21} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 1694} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 1984} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 3968} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2624} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 129} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 101} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 2154} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 2460} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 4920} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2676} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 169} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 303} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 683} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 1846} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 3685} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 3897} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 7794} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1696}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 13} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 113} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 66} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 292} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 244} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 222}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 110} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 213} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 21}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 60}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 112}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 95}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 93}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 123}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 94}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 620}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 147}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 1205}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 162}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 194} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 573} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 776} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 287} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 780} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 865} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 261} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 656} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 778} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 172} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 671} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 772}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 89} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 171} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 81} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 193} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 94} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 100} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 193}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 94} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 169} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 184} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 342} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 185}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 0}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 2}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 280} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 313} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 296} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 290} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 318} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 274} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 252} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 374} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 369} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 464} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 314} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 315} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 208} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 256} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 257} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 256} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 270} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 208} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 202} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 473} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 509} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 503} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 551} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 537} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 473} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 449} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 463}}}}}
  {{kintex7 kintex7l qkintex7 qkintex7l} {v11.0 xps_typical Simple xc7k325t-ffg900-3 2018.3 2018.3} 10169 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 604} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 777} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1063} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 1098} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1286} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 2038}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 114} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 269}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 19} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 105} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 30} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 214}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 5} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 183}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 56} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 271} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 125}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 56} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 271} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 125}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 220} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 198} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 299} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 637} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 522} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 236}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 260} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 243} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 125} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 94}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 128} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 17} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 20} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 49} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 83} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 149} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 0}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 588} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 958} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 667} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1033} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 674} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1065} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1586} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2337} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1675} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2423} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1313} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2451}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 20} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 181} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 188} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 110} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 219} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 180} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 128} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 90} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 117} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 113} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 150} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 198} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 28} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 57} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 88} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 218} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 123} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 146}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 1} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 18} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 29} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 177} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 13}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 148} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 287} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 359} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 301} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 370} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 176} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 320} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 277} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 203} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 348} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 300}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 57}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 73}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 42}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 42}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 69}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 86}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 162}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 59}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 58}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 839} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 764} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 731} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1138} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1282} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 0}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	334} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	262} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	321} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	347} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	341} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	0}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 12}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 17}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 45}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 30}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 43}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 29}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 54}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 28}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 33}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 25}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 46}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 57}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 0}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 18} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 44}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 19}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 71}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 20}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 69}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 53}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 29}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 45}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 11}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 159} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 215} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 544} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 160} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 689}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 159} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 215} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 544} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 160} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 689}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 64} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 75} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 154} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 314} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 122} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 250} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 478} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 956} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1916} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 64} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 69} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 81} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 146} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 52} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 174} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 395} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 790} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1612} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 53} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 166} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 334} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 100} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 284} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 568} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 59} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 65} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 78} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 157} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 316} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 51} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 116} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 458} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 916} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1884} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 145} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 282} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 63} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 99} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 204} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 410} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 820} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1664} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 55} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 167} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 338} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 117} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 274} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 548} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2148}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 3} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 301} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 288} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 52} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 294} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 310}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 26}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 17}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 63}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 31}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 55}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 84}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 148} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 155} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 179} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 200} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 165} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 210}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 310} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 876} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 490} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1424}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 310} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 876} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 490} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1424}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 112} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 202} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 395} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 790} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1600} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 162} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 166} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 242} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 375} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 161} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 152} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 199} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 389} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 778} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2008} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 51} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 65} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 185} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 371} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 126} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 237} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 474} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2088} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 188} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 365} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 659} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1318} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2684} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 105} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 121} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 281} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 601} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 103} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 382} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 686} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1372} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2692} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 100} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 163} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 297} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 674} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 2} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 412} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1700}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 114} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 65} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 297} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 251} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 7} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 18} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 225}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 205} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 22}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 69}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 60}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 112}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 96}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 93}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 123}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 93}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 103}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 146}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 130}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 161}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 195} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 571} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 773} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 284} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 779} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 863} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 263} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 649} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 781} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 174} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 670} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 773}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 91} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 194} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 95} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 169} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 98} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 195}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 95} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 181} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 338} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 98} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 183}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 0}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 2}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 313} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 295} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 289} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 319} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 274} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 251} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 378} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 373} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 367} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 369} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 463} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 378} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 312} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 313} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 258} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 254} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 257} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 207} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 201} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 473} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 509} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 502} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 552} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 536} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 473} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 447} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 462}}}}}
  {{artix7 artix7l aartix7 qartix7} {v11.0 xps_typical Simple xc7a200t-fbg676-3 2018.3 2018.3} 10650 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 602} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 777} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1063} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 1100} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1289} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 2037}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 114} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 72} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 258}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 21} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 104} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 35} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 213}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 8} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 9} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 0}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 52} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 260} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 126}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 52} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 260} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 126}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 222} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 203} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 299} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 634} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 517} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 237}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 121} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 242} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 140} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 119} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 91}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 18} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 19} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 45} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 80} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 151} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 0}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 590} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 960} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 668} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1031} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 674} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1066} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1586} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2333} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1694} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2443} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1325} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2435}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 62} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 18} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 182} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 187} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 102} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 118} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 98} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 219} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 128} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 113} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 101} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 62} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 8} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 90} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 217} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 110} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 232} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 145}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 5} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 21} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 17} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 31} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 191} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 14}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 151} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 287} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 353} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 174} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 299} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 369} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 171} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 319} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 291} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 199} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 343} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 302}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 57}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 73}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 184}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 249}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 186}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 251}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 183}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 248}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 157}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 198}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 183}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 248}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 846} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 768} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 735} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1141} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1279} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1150}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	339} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	262} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	321} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	343} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	335} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	327}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 17}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 13}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 45}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 33}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 48}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 28}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 32}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 27}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 46}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 55}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 41}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 19} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 13} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 13} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 44}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 20}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 71}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 30}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 20}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 53}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 31}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 0}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 158} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 550} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 690}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 158} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 550} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 690}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 66} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 79} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 157} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 313} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 52} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 244} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 471} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 942} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1908} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 62} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 67} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 78} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 144} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 276} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 52} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 98} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 175} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 396} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 792} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1608} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 77} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 160} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 328} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 89} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 282} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 564} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2208} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 56} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 59} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 66} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 147} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 309} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 49} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 111} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 223} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 454} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 908} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1888} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 68} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 142} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 280} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 65} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 100} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 203} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 408} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 816} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1648} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 48} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 59} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 81} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 167} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 339} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 117} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 45} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 274} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 548} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2156}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 9} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 26} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 295} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 288} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 13} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 20} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 298} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 310}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 26}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 17}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 61}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 66}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 63}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 56}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 84}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 122} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 123} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 175} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 163} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 182} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 197} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 148} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 167} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 184} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 200} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 212}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 311} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 878} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 490} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1433}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 311} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 878} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 490} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1433}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 57} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 108} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 206} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 393} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 786} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1596} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 160} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 165} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 177} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 242} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 372} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 159} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 154} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 198} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 391} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 782} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2020} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 50} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 63} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 91} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 183} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 126} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 238} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 476} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2088} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 181} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 353} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 650} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1300} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2660} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 126} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 280} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 590} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 364} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 677} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1354} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2676} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 157} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 291} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 668} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 204} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 408} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1716}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 113} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 64} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 294} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 245} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 6} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 31} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 222} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 214}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 82} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 116} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 217} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 35} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 168}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 69}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 60}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 112}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 95}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 93}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 124}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 93}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 101}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 19}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 144}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 128}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 162}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 195} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 570} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 772} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 283} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 778} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 865} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 257} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 662} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 783} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 176} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 666} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 769}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 82} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 189} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 31} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 87} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 166} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 103} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 201}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 174} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 92} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 182} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 31} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 340} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 190}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 0}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 1}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 314} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 295} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 290} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 318} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 273} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 263} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 252} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 377} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 371} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 367} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 461} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 377} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 312} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 313} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 253} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 259} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 256} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 269} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 202} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 197} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 455} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 534} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 550} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 551} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 593} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 455} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 495} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 508}}}}}
  {{spartan7 aspartan7} {v11.0 xps_typical Simple xc7s25-csga225-2 2018.3 2018.3} 11548 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 623} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 828} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1106} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 1136} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1320} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 2113}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 137} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 151} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 157} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 256}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 19} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 125} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 55} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 232}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 8} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 115} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 203}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 45} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 292} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 126}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 45} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 292} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 126}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 224} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 200} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 340} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 643} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 627} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 277}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 127} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 254} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 165} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 101}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 106} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 15} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 85} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 160} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 2}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 638} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 1020} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 708} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1075} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 792} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1185} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1630} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2403} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1758} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2567} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1346} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2521}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 57} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 960} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 1064} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 89} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 139} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 19} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 77} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 52} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 54} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 3} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 21} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 175} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 246} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 4} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 201} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 109} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 232} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 156} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 271} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 168}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 1} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 22} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 106} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 114} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 124} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 9} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 34} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 0}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 152} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 291} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 338} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 294} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 371} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 173} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 347} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 299} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 368} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 301}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 69}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 86}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 58}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 74}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 91}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 58}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 74}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 91}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 69}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 86}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 162}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 162}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 116}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 156}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 196}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 847} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 766} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 725} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1175}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	341} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	273} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	330} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	345} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	338} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	339}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 18}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 0}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 27}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 53}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 41}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 24}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 43}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 32}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 37}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 34}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 41}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 18}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 77}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 17}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 19}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 36}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 21}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 27}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 66}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 22}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 151} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 189} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 667} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 147} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 122} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 687}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 151} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 189} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 667} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 147} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 122} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 687}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 61} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 67} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 79} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 158} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 318} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 122} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 250} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 471} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 942} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1916} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 125} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 142} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 201} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 319} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 71} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 197} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 436} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 872} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1884} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 52} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 78} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 164} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 336} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 105} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 26} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 259} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 518} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2156} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 65} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 69} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 154} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 310} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 231} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 467} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 934} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1900} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 119} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 124} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 134} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 321} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 116} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 229} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 452} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 904} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1852} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 58} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 81} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 169} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 345} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 104} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 283} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 566} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2176}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 8} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 55} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 50} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 308} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 270} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 7} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 279} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 328}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 16}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 62}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 66}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 74}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 29}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 36}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 65}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 81}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 85}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 144} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 125} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 208} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 169} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 217} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 166} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 202} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 222} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 187} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 249}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 188} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 317} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1061} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 483} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1498}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 188} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 317} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1061} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 483} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1498}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 29} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 56} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 123} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 230} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 437} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 874} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1812} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 146} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 151} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 161} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 249} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 425} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 158} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 200} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 260} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 460} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 920} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2236} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 22} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 45} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 91} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 161} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 302} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 154} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 50} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 187} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 374} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1964} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 67} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 109} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 115} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 216} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 423} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 750} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1500} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2976} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 139} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 155} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 187} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 361} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 711} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 152} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 256} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 433} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 746} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1492} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2868} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 73} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 68} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 59} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 128} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 267} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 653} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 6} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 149} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 298} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1484}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 16} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 98} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 67} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 319} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 257} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 4} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 231} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 187}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 189} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 110} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 238} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 112}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 74}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 124}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 92}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 62}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 102}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 103}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 110}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 665}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 133}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 121}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 169}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 190} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 575} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 796} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 303} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 868} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 957} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 308} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 641} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 789} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 194} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 755} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 852}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 71} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 76} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 195} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 49} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 99} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 211}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 46} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 122} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 218} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 95} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 195} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 376} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 103} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 198}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 0}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 263} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 293} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 302} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 291} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 293} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 269} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 274} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 240} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 443} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 426} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 427} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 433} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 528} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 443} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 376} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 396} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 219} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 264} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 263} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 273} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 286} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 219} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 209} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 432} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 551} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 565} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 552} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 589} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 432} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 501} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 506}}}}}
  {{zynq azynq qzynq} {v11.0 xps_typical Simple xc7z020-csg484-3 2018.3 2018.3} 10169 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 604} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 777} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1063} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 1098} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1286} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 2038}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 114} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 269}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 19} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 105} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 30} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 214}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 5} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 183}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 56} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 271} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 125}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 56} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 271} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 125}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 220} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 198} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 299} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 637} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 522} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 236}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 260} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 243} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 125} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 94}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 128} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 17} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 20} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 49} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 83} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 149} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 0}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 588} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 958} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 667} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1033} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 674} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1065} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1586} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2337} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1675} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2423} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1313} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2451}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 20} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 181} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 188} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 110} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 219} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 180} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 128} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 90} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 117} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 113} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 150} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 198} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 28} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 57} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 88} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 218} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 123} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 146}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 1} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 18} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 29} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 177} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 13}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 148} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 287} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 359} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 301} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 370} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 176} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 320} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 277} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 203} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 348} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 300}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 57}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 73}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 42}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 42}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 69}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 86}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 162}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 59}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 58}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 839} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 764} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 731} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1138} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1282} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 0}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	334} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	262} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	321} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	347} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	341} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	0}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 12}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 17}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 45}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 30}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 43}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 29}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 54}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 28}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 33}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 25}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 46}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 57}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 0}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 18} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 44}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 19}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 71}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 20}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 69}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 53}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 29}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 45}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 11}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 159} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 215} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 544} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 160} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 689}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 159} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 215} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 544} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 160} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 689}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 64} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 75} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 154} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 314} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 122} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 250} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 478} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 956} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1916} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 64} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 69} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 81} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 146} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 52} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 174} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 395} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 790} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1612} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 53} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 166} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 334} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 100} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 284} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 568} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 59} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 65} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 78} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 157} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 316} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 51} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 116} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 458} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 916} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1884} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 145} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 282} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 63} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 99} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 204} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 410} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 820} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1664} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 55} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 167} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 338} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 117} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 274} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 548} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2148}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 3} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 301} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 288} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 52} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 294} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 310}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 26}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 17}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 63}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 31}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 55}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 84}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 120} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 148} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 155} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 179} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 200} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 165} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 210}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 310} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 876} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 490} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1424}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 310} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 876} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 490} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1424}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 112} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 202} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 395} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 790} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1600} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 162} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 166} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 242} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 375} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 161} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 152} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 199} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 389} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 778} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2008} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 51} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 65} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 185} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 371} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 126} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 237} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 474} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2088} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 188} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 365} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 659} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1318} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2684} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 105} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 121} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 281} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 601} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 103} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 382} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 686} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1372} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2692} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 100} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 163} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 297} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 674} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 2} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 412} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1700}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 114} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 65} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 297} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 251} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 7} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 18} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 225}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 205} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 22}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 69}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 60}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 112}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 96}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 93}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 123}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 93}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 103}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 146}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 130}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 161}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 195} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 571} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 773} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 284} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 779} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 863} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 263} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 649} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 781} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 174} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 670} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 773}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 91} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 194} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 95} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 169} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 98} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 195}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 95} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 181} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 338} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 98} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 183}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 0}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 2}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 313} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 295} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 289} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 319} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 274} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 251} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 378} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 373} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 367} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 369} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 463} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 378} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 312} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 313} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 258} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 254} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 257} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 207} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 201} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 473} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 509} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 502} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 552} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 536} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 473} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 447} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 462}}}}}
  {{virtexu} {v11.0 xps_typical Simple xcvu095-ffva2104-3 2018.3 2018.3} 12188 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 538} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 776} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1059} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 968} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1283} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 1971}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 112} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 79} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 105} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 323}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 21} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 106} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 35} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 34} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 224}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 3} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 17} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 227}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 83} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 267} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 285}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 83} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 267} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 285}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 220} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 201} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 296} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 629} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 522} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 281}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 121} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 260} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 139} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 124} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 134}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 13} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 100} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 18} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 60} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 192} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 45}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 595} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 980} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 675} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1038} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 680} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1068} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1547} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2341} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1613} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2436} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1302} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2442}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 29} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 46} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 16} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 185} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 69} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 92} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 95} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 217} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 177} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 124} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 82} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 49} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 45} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 142} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 53} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 34} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 19} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 158} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 214} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 4} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 223} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 73} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 119} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 142}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 5} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 21} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 49} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 20} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 222} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 0}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 140} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 284} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 356} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 159} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 300} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 369} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 177} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 325} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 325} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 203} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 350} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 345}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 86}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 55}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 17}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 14}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 49}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 10}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 47}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 161}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 202}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 116}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 157}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 198}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 869} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 759} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 743} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1100}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	341} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	252} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	307} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	331} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	333} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	314}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 44}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 30}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 38}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 25}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 54}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 28}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 26}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 40}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 53}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 46}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 23} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 43}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 19}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 70}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 33}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 18}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 37}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 32}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 66}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 55}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 36}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 54}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 45}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 187} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 521} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 138} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 96} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 706}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 187} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 521} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 138} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 96} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 706}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 63} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 74} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 155} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 273} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 110} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 208} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 353} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 706} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1460} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 67} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 78} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 100} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 304} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 66} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 106} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 206} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 393} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 786} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1612} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 54} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 67} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 182} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 362} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 118} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 13} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 240} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 480} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2064} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 63} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 73} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 94} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 151} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 266} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 73} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 105} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 345} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 690} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1412} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 99} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 170} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 312} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 98} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 113} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 237} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 404} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 808} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1660} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 56} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 69} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 95} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 186} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 370} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 133} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 274} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 548} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2208}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 14} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 298} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 279} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 62} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 304} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 307}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 21}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 35}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 62}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 60}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 39}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 30}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 36}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 59}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 85}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 134} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 205} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 175} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 188} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 281} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 169} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 176} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 193} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 207} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 176} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 217}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 164} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 296} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 861} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 230} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 460} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1444}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 164} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 296} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 861} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 230} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 460} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1444}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 109} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 205} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 348} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 696} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1468} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 161} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 188} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 246} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 363} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 143} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 210} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 328} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 656} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1404} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 73} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 197} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 391} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 144} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 26} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 185} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 370} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1876} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 27} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 28} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 80} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 159} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 315} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 621} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1242} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2520} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 115} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 163} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 286} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 534} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 90} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 174} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 326} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 648} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1296} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2576} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 117} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 117} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 119} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 190} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 334} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 704} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 213} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 426} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1728}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 17} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 107} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 62} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 291} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 235} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 6} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 4} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 222} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 220}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 165} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 110} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 247} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 24}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 60}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 112}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 97}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 90}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 121}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 99}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 104}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 635}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 149}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 136}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 164}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 190} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 556} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 690} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 283} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 763} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 846} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 262} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 769} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 699} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 804}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 90} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 79} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 193} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 35} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 96} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 165} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 90} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 197}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 169} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 90} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 187} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 93} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 173} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 94} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 179}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 1}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 2}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 264} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 285} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 267} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 319} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 258} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 245} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 236} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 363} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 357} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 359} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 487} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 303} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 304} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 189} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 228} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 255} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 189} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 195} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 189} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 506} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 543} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 536} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 549} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 605} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 506} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 483} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 497}}}}}
  {{kintexu} {v11.0 xps_typical Simple xcku040-ffva1156-3 2018.3 2018.3} 12035 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 534} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 777} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1058} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 968} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1282} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 1971}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 114} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 80} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 105} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 325}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 107} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 35} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 30} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 223}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 8} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 30} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 229}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 62} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 46} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 288}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 62} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 46} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 288}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 224} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 199} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 296} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 628} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 524} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 280}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 124} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 257} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 239} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 137} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 122} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 135}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 17} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 123} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 18} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 81} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 197} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 40}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 600} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 989} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 670} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1042} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 679} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1070} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1546} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2338} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1619} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2433} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1301} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2445}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 29} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 182} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 82} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 74} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 92} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 218} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 180} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 89} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 51} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 138} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 69} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 35} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 8} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 3} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 157} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 218} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 90} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 128} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 126} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 221} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 123} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 189} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 143}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 24} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 29} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 13} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 30} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 220} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 0}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 143} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 284} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 357} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 299} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 366} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 180} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 327} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 328} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 203} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 347} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 341}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 55}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 86}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 161}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 202}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 866} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 761} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 745} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1113} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1242} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1101}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	342} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	252} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	311} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	326} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	331} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	318}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 44}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 31}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 38}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 24}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 52}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 25}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 38}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 45}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 20} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 8} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 20} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 50}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 21}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 70}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 17}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 38}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 67}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 56}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 37}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 53}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 44}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 135} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 185} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 521} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 142} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 104} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 707}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 135} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 185} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 521} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 142} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 104} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 707}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 61} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 73} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 98} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 155} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 269} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 73} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 104} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 209} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 354} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 708} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1464} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 68} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 79} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 103} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 304} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 70} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 106} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 207} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 394} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 788} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 5592} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 55} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 68} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 94} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 185} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 367} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 16} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 240} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 480} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2032} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 56} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 67} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 90} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 147} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 263} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 71} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 101} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 346} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 692} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1452} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 80} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 93} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 301} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 86} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 239} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 411} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 822} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1704} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 55} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 68} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 95} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 185} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 367} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 273} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 546} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2192}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 24} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 295} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 282} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 300} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 305}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 21}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 35}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 58}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 60}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 37}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 85}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 133} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 133} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 203} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 175} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 191} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 277} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 163} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 179} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 202} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 201} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 169} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 217}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 292} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 857} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 456} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1441}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 292} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 857} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 456} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1441}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 78} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 108} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 212} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 352} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 704} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1432} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 159} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 169} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 191} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 248} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 364} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 171} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 147} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 213} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 338} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 676} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1420} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 75} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 110} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 204} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 392} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 153} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 191} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 382} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1896} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 49} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 161} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 317} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 623} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1246} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2528} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 110} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 127} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 287} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 538} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 183} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 327} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 637} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1274} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2536} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 119} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 119} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 121} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 192} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 334} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 713} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 214} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 428} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1732}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 105} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 64} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 294} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 236} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 228}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 166} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 120} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 244} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 51} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 29}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 66}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 62}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 112}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 98}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 90}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 122}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 100}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 102}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 149}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 0}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 192} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 556} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 686} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 282} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 766} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 850} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 259} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 646} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 773} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 215} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 803}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 94} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 76} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 188} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 34} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 167} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 38} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 195}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 173} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 90} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 182} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 167} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 96} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 184}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 1}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 2}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 260} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 283} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 265} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 260} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 317} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 255} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 243} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 234} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 363} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 356} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 359} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 489} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 304} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 305} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 191} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 229} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 221} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 254} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 191} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 195} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 183} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 508} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 540} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 535} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 548} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 604} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 508} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 484} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 498}}}}}
  {{virtexuplus virtexuplushbm virtexuplus58g} {v11.0 xps_typical Simple xcvu3p-ffvc1517-3 2018.3 2018.3} 11590 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 536} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 778} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1059} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 970} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1284} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 1971}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 111} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 79} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 327}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 20} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 103} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 27} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 223}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 9} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 28} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 231}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 45} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 79} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 266} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 286}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 45} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 79} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 266} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 286}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 225} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 198} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 297} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 627} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 523} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 281}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 127} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 255} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 141} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 116} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 135}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 13} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 124} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 17} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 81} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 43}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 596} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 985} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 668} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1041} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 678} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1065} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1530} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2335} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1615} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2436} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1302} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2440}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 59} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 26} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 9} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 174} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 182} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 81} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 75} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 91} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 218} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 124} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 142} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 66} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 55} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 38} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 7} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 157} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 4} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 231} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 132} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 132} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 123} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 144}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 8} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 23} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 219} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 2}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 141} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 280} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 351} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 164} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 297} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 368} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 170} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 326} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 325} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 198} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 352} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 347}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 86}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 55}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 162}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 157}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 198}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 869} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 766} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 743} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1100}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	350} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	262} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	316} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	341} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	336} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	323}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 17}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 17}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 17}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 46}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 33}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 52}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 28}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 33}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 29}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 42}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 46}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 27} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 9} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 44}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 20}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 70}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 17}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 31}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 37}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 66}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 53}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 44}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 155} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 213} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 538} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 125} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 729}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 155} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 213} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 538} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 125} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 729}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 51} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 71} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 140} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 73} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 110} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 227} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 406} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 812} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1668} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 50} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 73} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 242} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 62} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 81} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 163} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 332} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 664} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1356} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 49} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 76} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 167} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 349} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 239} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 478} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2016} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 35} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 71} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 139} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 276} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 59} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 117} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 239} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 416} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 832} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1656} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 52} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 59} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 132} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 246} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 78} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 102} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 373} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 746} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1464} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 45} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 71} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 346} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 126} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 30} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 269} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 538} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2148}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 17} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 27} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 295} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 277} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 31} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 17} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 296} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 296}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 26}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 16}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 33}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 59}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 62}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 37}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 59}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 83}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 115} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 198} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 165} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 177} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 284} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 154} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 174} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 194} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 191} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 161} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 210}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 314} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 865} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 234} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 493} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1470}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 314} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 865} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 234} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 493} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1470}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 26} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 24} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 22} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 46} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 74} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 106} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 201} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 342} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 684} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1420} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 142} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 151} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 169} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 226} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 342} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 137} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 201} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 325} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 650} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1384} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 55} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 70} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 195} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 385} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 152} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 192} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 384} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1900} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 27} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 64} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 157} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 306} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 616} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1232} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2476} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 57} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 501} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 175} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 326} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 642} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1284} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2544} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 306} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 692} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 201} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 402} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1680}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 109} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 297} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 243} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 6} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 8} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 220}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 172} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 85} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 252} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 23}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 59}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 108}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 102}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 88}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 94}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 100}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 113}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 142}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 127}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 158}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 189} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 556} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 691} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 279} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 761} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 849} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 254} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 647} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 770} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 214} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 704} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 805}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 88} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 29} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 76} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 188} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 34} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 93} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 164} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 193}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 94} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 164} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 89} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 182} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 38} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 167} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 35} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 94} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 183}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 1}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 2}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 279} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 280} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 263} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 257} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 317} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 269} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 259} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 251} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 362} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 358} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 358} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 487} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 317} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 316} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 231} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 221} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 228} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 254} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 202} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 203} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 520} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 543} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 538} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 546} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 606} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 520} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 498} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 510}}}}}
  {{kintexuplus} {v11.0 xps_typical Simple xcku15p-ffva1156-3 2018.3 2018.3} 12145 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 536} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 776} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1058} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 971} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1284} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 1971}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 112} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 100} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 322}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 24} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 108} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 225}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 8} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 28} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 227}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 55} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 265} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 285}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 55} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 265} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 285}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 222} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 203} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 297} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 628} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 521} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 281}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 126} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 259} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 135} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 124} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 137}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 14} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 19} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 80} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 195} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 44}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 597} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 983} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 674} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1040} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 676} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1068} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1529} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2332} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1617} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2438} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1303} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2438}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 61} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 24} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 10} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 184} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 70} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 95} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 220} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 180} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 125} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 139} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 67} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 38} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 5} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 161} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 209} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 220} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 72} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 130} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 132} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 199} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 142}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 9} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 22} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 19} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 13} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 221} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 1}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 141} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 286} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 355} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 162} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 299} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 368} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 177} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 320} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 326} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 204} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 346} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 347}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 55}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 161}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 878} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 765} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 742} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1111} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1247} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1105}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	349} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	264} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	319} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	339} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	342} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	327}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 42}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 39}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 26}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 53}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 27}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 26}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 38}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 53}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 46}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 23} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 15} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 42}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 20}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 71}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 38}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 32}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 55}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 46}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 153} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 537} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 159} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 129} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 726}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 153} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 537} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 159} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 129} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 726}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 54} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 74} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 142} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 74} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 116} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 233} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 414} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 828} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1688} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 49} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 68} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 126} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 242} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 166} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 350} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 700} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1396} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 56} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 169} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 348} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 14} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 241} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 482} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2020} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 38} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 142} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 280} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 424} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 848} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1700} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 54} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 132} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 244} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 370} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 740} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1472} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 34} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 165} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 349} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 130} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 31} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 276} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 552} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2148}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 297} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 279} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 20} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 295} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 305}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 26}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 19}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 59}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 62}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 33}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 59}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 81}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 125} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 193} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 163} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 179} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 285} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 156} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 174} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 183} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 199} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 202}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 318} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 871} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 235} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 499} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1470}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 318} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 871} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 235} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 499} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1470}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 26} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 71} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 104} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 203} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 344} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 688} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1412} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 139} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 146} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 162} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 220} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 337} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 138} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 205} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 320} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 640} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 45} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 62} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 192} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 382} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 144} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 190} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1892} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 68} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 158} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 308} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 621} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1242} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2524} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 62} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 122} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 241} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 479} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 315} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 626} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1252} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2504} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 95} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 163} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 301} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 688} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 207} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 414} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1704}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 105} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 61} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 290} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 239} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 5} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 13} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 221}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 177} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 87} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 252} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 18}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 59}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 108}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 100}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 90}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 97}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 112}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 143}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 128}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 158}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 192} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 552} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 690} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 282} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 770} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 853} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 265} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 639} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 765} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 215} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 702} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 803}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 88} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 167} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 75} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 187} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 96} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 93} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 196}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 177} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 103} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 95} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 183}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 1}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 285} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 266} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 317} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 273} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 253} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 382} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 362} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 358} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 360} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 490} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 382} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 316} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 317} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 208} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 223} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 255} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 208} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 523} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 541} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 536} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 550} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 606} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 523} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 498} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 512}}}}}
  {{zynquplus azynquplus} {v11.0 xps_typical Simple xczu9eg-ffvb1156-3 2018.3 2018.3} 11655 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 536} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 776} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1059} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 973} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1285} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 1971}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 113} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 103} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 324}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 108} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 29} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 31} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 226}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 14} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 42} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 227}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 265} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 286}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 58} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 265} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 286}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 222} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 195} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 299} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 624} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 521} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 280}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 124} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 260} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 135} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 116} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 136}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 45} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 126} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 17} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 19} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 80} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 197} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 42}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 598} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 984} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 671} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1039} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 678} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1069} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1529} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2330} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1617} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2432} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1302} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2441}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 54} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 42} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 18} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 184} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 72} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 94} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 218} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 177} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 125} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 90} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 79} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 51} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 45} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 133} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 55} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 6} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 154} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 221} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 87} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 69} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 130} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 223} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 124} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 200} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 141}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 5} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 23} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 9} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 24} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 1}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 139} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 283} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 348} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 165} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 300} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 368} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 172} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 319} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 327} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 198} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 348} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 345}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 55}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 202}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 121}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 162}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 157}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 198}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 870} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 760} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 741} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1119} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1247} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1105}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	348} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	259} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	318} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	338} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	337} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	324}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 45}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 36}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 41}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 27}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 51}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 30}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 39}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 54}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 46}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 19} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 16} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 46}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 20}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 71}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 33}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 12}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 9}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 32}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 67}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 54}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 33}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 46}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 155} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 541} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 155} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 125} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 730}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 155} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 541} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 155} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 125} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 730}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 51} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 76} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 144} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 280} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 69} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 112} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 230} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 409} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 818} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1676} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 51} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 73} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 241} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 167} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 341} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 682} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 5468} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 76} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 165} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 344} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 111} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 12} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 240} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 480} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2024} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 53} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 142} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 278} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 111} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 238} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 422} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 844} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1696} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 57} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 71} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 252} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 90} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 188} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 361} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 722} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1484} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 68} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 160} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 344} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 125} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 30} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 276} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 552} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2156}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 14} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 32} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 290} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 273} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 5} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 32} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 52} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 290} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 300}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 25}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 19}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 31}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 58}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 63}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 28}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 33}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 58}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 82}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 118} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 122} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 197} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 161} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 286} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 150} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 158} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 183} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 194} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 165} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 206}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 174} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 316} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 871} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 229} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 493} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1470}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 174} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 316} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 871} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 229} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 493} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1470}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 29} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 30} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 38} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 49} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 79} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 102} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 203} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 342} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 684} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1404} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 138} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 148} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 227} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 341} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 172} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 140} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 206} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 327} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 654} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 93} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 188} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 378} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 142} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 189} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 378} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1888} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 25} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 71} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 760} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 1518} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 1828} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 3656} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2484} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 62} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 85} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 131} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 251} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 493} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 84} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 1061} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 2109} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 2421} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 4842} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2516} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 88} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 88} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 90} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 160} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 301} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 688} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 204} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 408} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1696}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 18} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 41} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 103} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 65} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 292} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 18} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 34} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 219}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 88} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 81} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 260} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 51} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 18}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 61}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 108}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 101}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 88}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 0}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 620}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 114}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 143}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 126}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 158}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 192} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 553} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 691} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 281} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 761} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 850} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 254} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 2827} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 768} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 217} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 707} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 805}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 91} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 166} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 75} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 187} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 87} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 165} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 194}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 94} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 178} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 169} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 182}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 1}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 2}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 275} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 285} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 265} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 259} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 319} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 272} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 260} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 250} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 360} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 357} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 359} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 489} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 314} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 316} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 223} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 226} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 258} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 211} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 207} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 200} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 523} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 542} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 536} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 546} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 605} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 523} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 499} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 510}}}}}
  {{versal} {v11.0 xps_typical Simple xcku15p-ffva1156-3 2018.3 2018.3} 12145 {{{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 536} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 776} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 1058} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 971} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 1284} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 1971}}} {{C_STREAM_INTERCONNECT C_D_AXI C_D_LMB C_I_AXI C_I_LMB} {{1 0}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 31} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 112} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 76} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 100} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 322}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 24} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} 108} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} 43} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} 33} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} 225}}} {C_USE_MSR_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 8} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_MSR_INSTR} 28} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MSR_INSTR} 10} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MSR_INSTR} 227}}} {C_USE_PCMP_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 55} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_PCMP_INSTR} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_PCMP_INSTR} 265} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_PCMP_INSTR} 285}}} {C_USE_REORDER_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 55} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 48} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 26} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_REORDER_INSTR} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_REORDER_INSTR} 265} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_REORDER_INSTR} 285}}} {C_USE_BARREL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 222} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 203} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 297} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_BARREL} 628} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BARREL} 521} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BARREL} 281}}} {C_USE_DIV {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 126} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 259} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DIV} 135} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DIV} 124} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DIV} 137}}} {C_USE_HW_MUL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 14} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 99} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 129} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 19} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 2} 46} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 2} 80} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 195} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 2} 44}}} {C_USE_FPU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 597} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 983} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 674} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 1040} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 676} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 1068} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1529} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_FPU == 2} 2332} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1617} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_FPU == 2} 2438} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1303} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_FPU == 2} 2438}}} {{C_UNALIGNED_EXCEPTIONS C_ILL_OPCODE_EXCEPTION C_M_AXI_I_BUS_EXCEPTION C_M_AXI_D_BUS_EXCEPTION C_DIV_ZERO_EXCEPTION C_FPU_EXCEPTION C_FSL_EXCEPTION} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 61} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 24} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 43} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 10} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 176} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 184} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 70} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 87} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 95} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 33} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 220} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 180} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 125} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 83} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 44} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_UNALIGNED_EXCEPTIONS} 139} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION} 67} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 1} 38} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 5} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_UNALIGNED_EXCEPTIONS} 161} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION} 209} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 11} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 220} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 1} 92} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FPU_EXCEPTION && C_USE_FPU == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 72} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_UNALIGNED_EXCEPTIONS || C_ILL_OPCODE_EXCEPTION || C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION || ( C_DIV_ZERO_EXCEPTION && C_USE_DIV ) || ( C_FPU_EXCEPTION && C_USE_FPU > 0 ) || ( C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR ) )} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_UNALIGNED_EXCEPTIONS} 130} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION} 132} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && ( C_M_AXI_I_BUS_EXCEPTION || C_M_AXI_D_BUS_EXCEPTION )} 225} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DIV_ZERO_EXCEPTION && C_USE_DIV} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 1} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FPU_EXCEPTION && C_USE_FPU == 2} 199} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_FSL_EXCEPTION && C_USE_EXTENDED_FSL_INSTR} 142}}} {C_PVR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 9} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 22} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 101} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 39} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 1} 19} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_PVR == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 1} 13} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_PVR == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 1} 221} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_PVR == 2} 1}}} {C_DEBUG_ENABLED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 141} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 286} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 355} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 162} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 299} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 368} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 1} 177} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 1} 320} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 1} 326} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2} 204} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2} 346} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2} 347}}} {{C_DEBUG_EVENT_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 55}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 56}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 72}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 89}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 50}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 67}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 84}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_EVENT_COUNTERS * 51}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_EVENT_COUNTERS * 68}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_EVENT_COUNTERS * 85}}}} {{C_DEBUG_LATENCY_COUNTERS C_DEBUG_COUNTER_WIDTH} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 119}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 160}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 201}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 120}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 161}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 203}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 117}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 158}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 199}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 32} {C_DEBUG_LATENCY_COUNTERS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 48} {C_DEBUG_LATENCY_COUNTERS * 159}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_COUNTER_WIDTH == 64} {C_DEBUG_LATENCY_COUNTERS * 200}}}} {C_DEBUG_TRACE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 878} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 765} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 742} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1111} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1247} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_TRACE_SIZE > 0} 1105}}} {C_DEBUG_PROFILE_SIZE {{	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	349} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	264} {	{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	319} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	339} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	342} {	{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED == 2 && C_DEBUG_PROFILE_SIZE > 0}	327}}} {C_NUMBER_OF_PC_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 14}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 15}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_PC_BRK * 16}}}} {C_NUMBER_OF_RD_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 42}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 39}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 26}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_RD_ADDR_BRK * 53}}}} {C_NUMBER_OF_WR_ADDR_BRK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 27}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 29}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 26}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 38}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 53}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_DEBUG_ENABLED > 0} {C_NUMBER_OF_WR_ADDR_BRK * 46}}}} {C_OPCODE_0x0_ILLEGAL {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 23} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 12} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 15} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_ILL_OPCODE_EXCEPTION && C_OPCODE_0x0_ILLEGAL} 42}}} {C_FSL_LINKS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 20}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 71}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} {C_FSL_LINKS * 16}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0} {C_FSL_LINKS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2} {C_FSL_LINKS * 38}}}} {C_USE_EXTENDED_FSL_INSTR {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 32}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 68}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 55}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 52}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_EXTENDED_FSL_INSTR} {C_FSL_LINKS * 46}}}} {C_USE_ICACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 153} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 537} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE} 159} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE} 129} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE} 726}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 153} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 216} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 537} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_INTERCONNECT >= 2} 159} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_INTERCONNECT >= 2} 129} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_INTERCONNECT >= 2} 726}}} {C_CACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 54} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 74} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 142} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 74} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 116} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 233} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 414} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 828} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1688} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 49} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 68} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 126} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 242} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 60} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 84} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 166} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 350} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 700} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1396} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 44} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 56} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 80} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 169} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 348} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 14} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 241} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 482} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2020} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 38} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 142} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 280} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 118} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 240} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 424} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 848} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1700} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 54} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 61} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 77} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 132} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 244} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 75} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 97} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 206} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 370} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 740} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 1472} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 64} 34} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 128} 47} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 256} 74} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 512} 165} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_CACHE_BYTE_SIZE == 1024} 349} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 2048} 130} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 4096} 31} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 16384} 276} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 32768} 552} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_FORCE_TAG_LUTRAM && C_CACHE_BYTE_SIZE == 65536} 2148}}} {C_ICACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 297} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 279} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 20} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} 295} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_LINE_LEN == 16} 305}}} {C_ICACHE_ALWAYS_USED {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_ALWAYS_USED} 0}}} {C_ICACHE_VICTIMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 26}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 19}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 30}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 59}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 62}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 34}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 32}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 33}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 4} {C_ICACHE_VICTIMS * 59}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 8} {C_ICACHE_VICTIMS * 64}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_VICTIMS > 0 && C_ICACHE_LINE_LEN == 16} {C_ICACHE_VICTIMS * 81}}}} {C_ICACHE_STREAMS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 117} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 125} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 193} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 163} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 179} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 285} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 156} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 174} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 183} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 4} 199} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 8} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_ICACHE && C_ICACHE_STREAMS > 0 && C_ICACHE_LINE_LEN == 16} 202}}} {C_USE_DCACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 318} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 871} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE} 235} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE} 499} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE} 1470}}} {{} {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 178} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 318} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 871} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_INTERCONNECT >= 2} 235} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_INTERCONNECT >= 2} 499} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_INTERCONNECT >= 2} 1470}}} {C_DCACHE_BYTE_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 25} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 26} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 34} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 47} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 71} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 104} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 203} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 344} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 688} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1412} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 139} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 146} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 162} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 220} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 337} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 170} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 138} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 205} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 320} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 640} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1368} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 45} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 62} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 97} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 192} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 382} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 144} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 190} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 380} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1892} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 23} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 22} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 37} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 68} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 70} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 158} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 308} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 621} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1242} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2524} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 62} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 122} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 241} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 479} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 82} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 162} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 315} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 626} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 1252} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 2504} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 64} 89} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 128} 91} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 256} 95} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 512} 163} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_BYTE_SIZE == 1024} 301} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 2048} 688} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 4096} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 8192} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 16384} 207} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 32768} 414} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_FORCE_TAG_LUTRAM && C_DCACHE_BYTE_SIZE == 65536} 1704}}} {C_DCACHE_LINE_LEN {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 11} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 37} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 105} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 61} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 290} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 239} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 5} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 14} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 13} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 36} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_LINE_LEN == 16} 221}}} {C_DCACHE_ALWAYS_USED {{{C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_ALWAYS_USED} 0}}} {C_DCACHE_USE_WRITEBACK {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 177} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 85} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 87} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 1 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 252} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 50} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK} 18}}} {C_DCACHE_VICTIMS {{{C_AREA_OPTIMIZED == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 65}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 59}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 108}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 100}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 89}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 118}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 90}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 97}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 112}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 4} {C_DCACHE_VICTIMS * 143}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 8} {C_DCACHE_VICTIMS * 128}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_DCACHE && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0 && C_DCACHE_LINE_LEN == 16} {C_DCACHE_VICTIMS * 158}}}} {C_USE_MMU {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 192} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 552} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 690} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 282} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 770} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 853} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 1} 265} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 2} 639} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU == 3} 765} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 1} 215} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 2} 702} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU == 3} 803}}} {C_MMU_DTLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 36} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 88} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 167} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 28} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 75} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 187} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 96} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 168} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 40} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 93} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 196}}} {C_MMU_ITLB_SIZE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 40} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 96} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 168} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 35} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 86} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 177} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 39} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 103} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 41} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 95} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 183}}} {C_MMU_TLB_ACCESS {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 1} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 2} 0} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_TLB_ACCESS == 3} 0}}} {C_MMU_ZONES {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 1}} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} {C_MMU_ZONES * 3}} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} {C_MMU_ZONES * 2}}}} {C_USE_INTERRUPT {{{C_AREA_OPTIMIZED == 1 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_INTERRUPT} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_INTERRUPT} 0}}} {C_USE_EXT_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_BRK} 0}}} {C_USE_EXT_NM_BRK {{{C_AREA_OPTIMIZED == 1 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 0 && C_USE_EXT_NM_BRK} 0} {{C_AREA_OPTIMIZED == 2 && C_USE_EXT_NM_BRK} 0}}} {C_USE_BRANCH_TARGET_CACHE {{{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 278} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 285} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 266} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 317} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 273} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 261} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 253} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 382} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 362} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 358} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 360} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 490} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 382} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 316} {{C_DATA_SIZE == 32 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 317} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 208} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 227} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 223} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 224} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 255} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 208} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 210} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 196} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 523} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 541} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 536} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 550} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 606} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 523} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 498} {{C_DATA_SIZE == 64 && C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 512}}}}}
}
set config_frequency_data {
  {{virtex7 qvirtex7} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xc7vx485t-ffg1761-3 2018.3 2018.3} {155 341} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {299 266}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {326 297}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {311 286}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {341 322}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {309 283}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {233 179}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {243 171}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {261 174}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {235 175}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {221 170}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {253 172}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {228 180}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {231 169}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {239 177}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {225 176}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {173 171}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {227 174}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {253 237}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {282 257}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {212 213}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {268 250}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {210 211}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {240 232}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {242 231}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {274 235}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {238 227}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {242 256}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {246 222}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {301 269}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {229 211}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {276 258}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {216 230}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {220 203}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {273 235}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {165 162}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {267 256}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {202 208}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {155 161}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {240 245}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {268 239}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {291 281}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {288 261}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {272 246}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {278 239}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {269 237}}}}}}
  {{kintex7 kintex7l qkintex7 qkintex7l} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xc7k325t-ffg900-3 2018.3 2018.3} {158 343} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {295 268}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {335 301}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {296 285}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {343 308}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {305 279}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {231 178}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {244 169}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {274 170}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {239 158}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {240 160}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {272 180}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {232 176}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {228 163}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {273 170}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {224 180}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {175 166}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {263 177}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {248 242}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {302 267}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {224 211}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {281 261}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {219 217}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {233 229}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {237 239}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {286 236}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {237 229}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {237 247}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {240 220}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {298 257}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {232 215}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {294 268}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {218 229}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {220 232}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {295 238}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {161 163}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {284 259}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {207 204}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {162 165}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {258 259}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {271 237}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {295 287}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {283 258}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {265 244}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {295 288}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {298 257}}}}}}
  {{artix7 artix7l aartix7 qartix7} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xc7a200t-fbg676-3 2018.3 2018.3} {106 240} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {222 186}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {236 202}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {240 208}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {231 208}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {200 180}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {167 143}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {171 137}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {177 138}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {155 139}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {168 132}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {174 140}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {161 137}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {155 131}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {185 141}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {170 139}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {114 117}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {161 128}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {189 184}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {198 175}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {159 153}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {190 166}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {153 151}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {178 166}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {181 180}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {187 159}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {176 170}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {189 184}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {179 160}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {204 184}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {172 154}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {193 175}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {154 161}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {159 159}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {191 161}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {110 106}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {180 171}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {143 145}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {113 110}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {171 169}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {191 174}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {198 180}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {183 175}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {182 172}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {172 168}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {196 171}}}}}}
  {{spartan7 aspartan7} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xc7s25-csga225-2 2018.3 2018.3} {94 208} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {185 151}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {208 171}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {204 183}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {206 184}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {168 153}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {143 117}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {148 120}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {147 122}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {143 119}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {145 113}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {149 121}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {145 116}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {151 117}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {152 108}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {149 115}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {99 100}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {140 112}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {161 159}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {171 150}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {131 127}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {158 138}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {135 130}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {153 149}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {153 155}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {169 135}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {156 148}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {167 156}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {149 132}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {173 152}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {152 137}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {165 149}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {144 140}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {139 140}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {168 135}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {98 94}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {161 141}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {129 123}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {96 95}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {150 135}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {176 150}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {175 149}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {170 147}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {158 149}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {157 142}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {154 148}}}}}}
  {{zynq azynq qzynq} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xc7z020-csg484-3 2018.3 2018.3} {158 343} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {295 268}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {335 301}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {296 285}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {343 308}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {305 279}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {231 178}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {244 169}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {274 170}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {239 158}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {240 160}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {272 180}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {232 176}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {228 163}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {273 170}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {224 180}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {175 166}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {263 177}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {248 242}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {302 267}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {224 211}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {281 261}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {219 217}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {233 229}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {237 239}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {286 236}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {237 229}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {237 247}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {240 220}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {298 257}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {232 215}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {294 268}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {218 229}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {220 232}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {295 238}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {161 163}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {284 259}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {207 204}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {162 165}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {258 259}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {271 237}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {295 287}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {283 258}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {265 244}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {295 288}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {298 257}}}}}}
  {{virtexu} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xcvu095-ffva2104-3 2018.3 2018.3} {173 393} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {366 340}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {369 343}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {389 355}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {393 383}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {359 335}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {271 230}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {295 228}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {307 237}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {292 231}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {271 235}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {316 230}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {287 228}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {282 230}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {313 236}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {281 235}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {196 198}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {288 232}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {289 283}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {322 292}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {242 246}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {307 288}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {252 258}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {281 291}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {288 276}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {284 282}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {295 289}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {287 279}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {309 288}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {341 330}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {281 268}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {319 296}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {259 270}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {274 270}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {311 282}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {185 173}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {307 304}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {239 242}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {186 176}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {282 289}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {349 305}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {347 312}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {308 282}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {323 285}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {353 313}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {315 300}}}}}}
  {{kintexu} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xcku040-ffva1156-3 2018.3 2018.3} {177 413} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {357 326}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {377 338}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {396 356}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {413 374}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {364 346}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {292 233}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {295 233}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {320 240}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {284 239}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {286 234}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {300 239}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {288 236}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {282 229}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {314 233}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {281 235}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {217 209}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {303 234}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {298 286}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {320 308}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {243 258}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {313 309}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {241 247}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {295 277}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {294 287}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {322 279}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {293 287}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {294 288}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {310 270}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {349 323}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {279 273}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {313 298}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {262 265}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {269 271}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {322 279}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {183 183}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {303 300}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {227 241}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {179 177}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {297 286}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {331 318}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {307 307}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {315 307}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {323 311}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {320 304}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {316 301}}}}}}
  {{virtexuplus virtexuplushbm virtexuplus58g} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xcvu3p-ffvc1517-3 2018.3 2018.3} {251 547} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {501 445}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {475 458}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {525 471}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {547 509}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {492 416}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {394 333}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {395 330}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {389 342}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {384 333}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {371 325}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {396 343}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {359 329}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {356 333}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {412 350}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {365 332}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {304 292}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {409 323}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {412 395}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {397 389}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {339 339}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {392 380}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {342 344}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {383 378}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {397 366}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {443 376}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {394 386}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {404 373}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {402 365}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {474 417}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {330 356}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {445 388}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {355 381}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {350 363}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {443 376}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {260 251}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {415 396}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {335 332}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {268 256}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {403 388}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {439 406}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {461 409}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {385 404}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {426 381}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {446 420}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {418 392}}}}}}
  {{kintexuplus} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xcku15p-ffva1156-3 2018.3 2018.3} {259 573} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {481 444}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {495 491}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {550 484}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {573 521}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {507 469}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {370 323}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {421 332}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {437 337}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {378 329}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {371 331}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {456 341}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {394 329}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {386 322}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {459 336}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {388 324}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {316 295}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {444 336}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {434 407}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {457 438}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {352 331}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {465 420}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {371 341}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {397 381}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {411 388}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {478 429}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {419 377}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {419 404}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {424 395}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {492 459}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {381 351}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {475 432}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {390 373}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {371 369}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {478 429}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {267 269}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {429 411}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {358 339}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {267 259}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {442 398}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {468 419}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {485 471}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {493 421}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {453 404}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {464 415}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {491 420}}}}}}
  {{zynquplus azynquplus} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xczu9eg-ffvb1156-3 2018.3 2018.3} {253 542} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {479 455}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {511 462}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {531 481}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {542 505}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {494 423}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {377 333}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {365 323}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {418 332}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {387 322}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {328 329}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {422 326}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {382 322}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {373 324}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {394 338}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {392 332}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {289 284}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {374 345}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {420 372}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {400 383}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {342 339}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {423 375}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {349 337}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {382 389}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {395 382}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {424 395}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {402 388}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {421 373}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {413 361}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {466 426}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {377 349}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {426 390}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {373 378}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {344 350}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {424 395}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {263 258}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {400 384}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {322 337}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {265 253}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {396 387}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {454 389}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {431 415}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {462 403}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {401 398}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {462 399}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {458 409}}}}}}
  {{versal} {v11.0 {dhrystone2, fmax_uart, full, full_v5, full_v6, full_v7, typical_xx_user, typical_xx_protected, typical_xx_virtual, typical_xx_wb, typical_xx, dhrystone2_bp, typical_xx_bp, typical_xx_vs, typical_xx_vs_bp, typical_xx_virtual_bp, typical_xx_virtual_vs, typical_xx_virtual_vs_bp, typical_xx_luttag_2k, typical_xx_luttag_8k} xcku15p-ffva1156-3 2018.3 2018.3} {259 573} {{{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {481 444}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {495 491}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {550 484}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {573 521}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION == 0 ) * 2 + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS * 0 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION == 0 ) * 2 + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 0 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 0 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 0 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {507 469}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {370 323}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {421 332}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {437 337}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {378 329}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {371 331}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {456 341}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {394 329}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {386 322}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 8 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 1 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {459 336}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {388 324}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {316 295}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION == 1 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION == 1 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION == 1 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 16 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 1 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 8 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 16 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 2 ) + ( C_UNALIGNED_EXCEPTIONS == 1 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 1 ) + ( C_USE_EXTENDED_FSL_INSTR == 1 ) + ( C_USE_FPU == 2 ) + ( C_USE_HW_MUL == 2 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 1 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {444 336}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {434 407}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 1 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {457 438}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {352 331}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 2 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {465 420}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {371 341}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {397 381}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {411 388}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 1 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {478 429}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {419 377}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 1 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 1 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {419 404}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {424 395}}}} {{} {{{( C_ALLOW_DCACHE_WR * 0 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR * 0 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE * 0 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED * 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE * 0 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN * 0 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK * 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 0 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 1 ) + ( C_ICACHE_ALWAYS_USED * 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN * 0 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK * 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL == 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 0 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 0 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {492 459}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {381 351}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {475 432}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {390 373}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {371 369}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {478 429}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {267 269}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {429 411}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {358 339}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {267 259}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE == 4 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE == 2 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS == 3 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES == 2 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 3 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 1 ) + ( C_ICACHE_STREAMS == 1 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 8 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 8 ) * C_USE_DCACHE + ( C_ICACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 0 ) * C_USE_DCACHE} {442 398}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {468 419}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {485 471}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 2048 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 2048 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {493 421}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 1 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU * 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {453 404}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 0 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {464 415}}}} {{} {{{( C_ALLOW_DCACHE_WR == 1 ) * C_USE_DCACHE + ( C_ALLOW_ICACHE_WR == 1 ) * C_USE_ICACHE + ( ( C_AREA_OPTIMIZED == 2 ) * 1000 ) + ( C_CACHE_BYTE_SIZE == 8192 ) * C_USE_ICACHE + ( C_DCACHE_ALWAYS_USED == 0 ) * C_USE_DCACHE + ( C_DCACHE_BYTE_SIZE == 8192 ) * C_USE_DCACHE + ( C_DCACHE_LINE_LEN == 4 ) * C_USE_DCACHE + ( C_DCACHE_USE_WRITEBACK == 0 ) * C_USE_DCACHE + ( C_DEBUG_ENABLED == 1 ) + ( C_DIV_ZERO_EXCEPTION * 0 ) * C_USE_DIV + ( C_M_AXI_D_BUS_EXCEPTION * 0 ) + ( C_FPU_EXCEPTION * 0 ) * ( C_USE_FPU > 0 ) + ( C_FSL_EXCEPTION * 0 ) * ( C_USE_EXTENDED_FSL_INSTR && C_FSL_LINKS > 0 ) + ( C_FSL_LINKS == 2 ) + ( C_ICACHE_ALWAYS_USED == 0 ) * C_USE_ICACHE + ( C_ICACHE_LINE_LEN == 4 ) * C_USE_ICACHE + ( C_ILL_OPCODE_EXCEPTION == 0 ) + ( C_M_AXI_I_BUS_EXCEPTION * 0 ) + ( C_MMU_DTLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_ITLB_SIZE * 0 ) * ( C_USE_MMU > 1 ) + ( C_MMU_TLB_ACCESS * 0 ) * ( C_USE_MMU > 0 ) + ( C_MMU_ZONES * 0 ) * ( C_USE_MMU > 1 ) + ( C_NUMBER_OF_PC_BRK == 2 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_RD_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_NUMBER_OF_WR_ADDR_BRK == 0 ) * ( C_DEBUG_ENABLED > 0 ) + ( C_OPCODE_0x0_ILLEGAL * 0 ) * C_ILL_OPCODE_EXCEPTION + ( C_PVR == 0 ) + ( C_UNALIGNED_EXCEPTIONS == 0 ) + ( C_USE_BARREL == 1 ) + ( C_USE_DCACHE == 1 ) + ( C_USE_DIV == 0 ) + ( C_USE_EXTENDED_FSL_INSTR == 0 ) + ( C_USE_FPU == 0 ) + ( C_USE_HW_MUL == 1 ) + ( C_USE_ICACHE == 1 ) + ( C_USE_MMU == 0 ) + ( C_USE_MSR_INSTR == 0 ) + ( C_USE_PCMP_INSTR == 1 ) + ( C_USE_REORDER_INSTR * 0 ) + ( C_USE_BRANCH_TARGET_CACHE == 0 ) + ( C_ICACHE_STREAMS == 0 ) * C_USE_ICACHE + ( C_ICACHE_VICTIMS == 0 ) * C_USE_ICACHE + ( C_DCACHE_VICTIMS == 0 ) * C_USE_DCACHE * C_DCACHE_USE_WRITEBACK + ( C_ICACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_ICACHE + ( C_DCACHE_FORCE_TAG_LUTRAM == 1 ) * C_USE_DCACHE} {491 420}}}}}}
}
set config_performance_data {{{} {v11.0 axi_axi_xilkernel xc7k325t-ffg900-3 2018.3 2018.3} {12.91 1.00} {{C_AREA_OPTIMIZED {{{C_AREA_OPTIMIZED == 1} 0.00} {{C_AREA_OPTIMIZED == 0} 0.00} {{C_AREA_OPTIMIZED == 2} 0.00}}} {C_USE_MSR_INSTR {{{C_AREA_OPTIMIZED == 1 && ! C_USE_MSR_INSTR} 1.40} {{C_AREA_OPTIMIZED == 0 && ! C_USE_MSR_INSTR} 1.10} {{C_AREA_OPTIMIZED == 2 && ! C_USE_MSR_INSTR} 1.59}}} {C_USE_PCMP_INSTR {{{C_AREA_OPTIMIZED == 1 && ! C_USE_PCMP_INSTR} 1.56} {{C_AREA_OPTIMIZED == 0 && ! C_USE_PCMP_INSTR} 1.26} {{C_AREA_OPTIMIZED == 2 && ! C_USE_PCMP_INSTR} 1.85}}} {C_USE_REORDER_INSTR {{{C_AREA_OPTIMIZED == 1 && ! C_USE_REORDER_INSTR} 1.00} {{C_AREA_OPTIMIZED == 0 && ! C_USE_REORDER_INSTR} 1.00} {{C_AREA_OPTIMIZED == 2 && ! C_USE_REORDER_INSTR} 1.00}}} {C_USE_BARREL {{{C_AREA_OPTIMIZED == 1 && ! C_USE_BARREL} 1.86} {{C_AREA_OPTIMIZED == 0 && ! C_USE_BARREL} 1.57} {{C_AREA_OPTIMIZED == 2 && ! C_USE_BARREL} 2.04}}} {C_USE_DIV {{{C_AREA_OPTIMIZED == 1 && ! C_USE_DIV} 1.41} {{C_AREA_OPTIMIZED == 0 && ! C_USE_DIV} 1.12} {{C_AREA_OPTIMIZED == 2 && ! C_USE_DIV} 1.60}}} {C_USE_HW_MUL {{{C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 1} 1.28} {{C_AREA_OPTIMIZED == 1 && C_USE_HW_MUL == 0} 2.10} {{C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 1} 1.00} {{C_AREA_OPTIMIZED == 0 && C_USE_HW_MUL == 0} 1.79} {{C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 1} 1.42} {{C_AREA_OPTIMIZED == 2 && C_USE_HW_MUL == 0} 2.86}}} {C_USE_FPU {{{C_AREA_OPTIMIZED == 1 && C_USE_FPU == 1} 1.41} {{C_AREA_OPTIMIZED == 1 && C_USE_FPU == 0} 1.63} {{C_AREA_OPTIMIZED == 0 && C_USE_FPU == 1} 1.11} {{C_AREA_OPTIMIZED == 0 && C_USE_FPU == 0} 1.30} {{C_AREA_OPTIMIZED == 2 && C_USE_FPU == 1} 1.60} {{C_AREA_OPTIMIZED == 2 && C_USE_FPU == 0} 1.54}}} {{{C_USE_ICACHE C_CACHE_BYTE_SIZE C_ICACHE_LINE_LEN C_ICACHE_STREAMS C_ICACHE_VICTIMS C_USE_DCACHE C_DCACHE_BYTE_SIZE C_DCACHE_LINE_LEN C_DCACHE_USE_WRITEBACK C_DCACHE_VICTIMS}} {{{C_AREA_OPTIMIZED == 1 && ! C_USE_ICACHE && $icache_bus} 5.09} {{C_AREA_OPTIMIZED == 1 && ! C_USE_DCACHE && $dcache_bus} 3.14} {{C_AREA_OPTIMIZED == 0 && ! C_USE_ICACHE && $icache_bus} 4.55} {{C_AREA_OPTIMIZED == 0 && ! C_USE_DCACHE && $dcache_bus} 2.83} {{C_AREA_OPTIMIZED == 2 && ! C_USE_ICACHE && $icache_bus} 4.98} {{C_AREA_OPTIMIZED == 2 && ! C_USE_DCACHE && $dcache_bus} 3.16} {{! $icache_bus} 1.00} {{! $dcache_bus} 1.00} {{C_AREA_OPTIMIZED == 1 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4} {5.09 * ( C_CACHE_BYTE_SIZE == 64 ) + 4.35 * ( C_CACHE_BYTE_SIZE == 128 ) + 3.60 * ( C_CACHE_BYTE_SIZE == 256 ) + 3.43 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.89 * ( C_CACHE_BYTE_SIZE == 1024 ) + 2.19 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.89 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.51 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.42 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.42 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 1 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8} {4.13 * ( C_CACHE_BYTE_SIZE == 64 ) + 3.40 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.67 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.57 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.25 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.83 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.66 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.50 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.45 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.39 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.39 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 1 && ! C_DCACHE_USE_WRITEBACK && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} {3.14 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.68 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.21 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.16 * ( C_DCACHE_BYTE_SIZE == 512 ) + 1.98 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.75 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.63 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.51 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.48 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.45 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.45 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 1 && ! C_DCACHE_USE_WRITEBACK && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} {3.51 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.92 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.34 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.26 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.04 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.73 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.61 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.49 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.46 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.43 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.43 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 1 && C_DCACHE_USE_WRITEBACK && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4} {3.54 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.95 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.37 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.29 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.06 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.75 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.61 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.47 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.43 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.39 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.39 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 1 && C_DCACHE_USE_WRITEBACK && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8} {4.52 * ( C_DCACHE_BYTE_SIZE == 64 ) + 3.65 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.77 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.65 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.30 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.82 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.64 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.46 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.42 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.38 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.38 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4 && C_ICACHE_VICTIMS == 0 && C_ICACHE_STREAMS == 0} {4.55 * ( C_CACHE_BYTE_SIZE == 64 ) + 3.98 * ( C_CACHE_BYTE_SIZE == 128 ) + 3.41 * ( C_CACHE_BYTE_SIZE == 256 ) + 3.23 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.68 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.95 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.64 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.33 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.23 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.14 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.14 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8 && C_ICACHE_VICTIMS == 0 && C_ICACHE_STREAMS == 0} {3.89 * ( C_CACHE_BYTE_SIZE == 64 ) + 3.20 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.51 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.39 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.05 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.42 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.23 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.18 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.12 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.12 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4 && C_ICACHE_VICTIMS > 0 && C_ICACHE_STREAMS == 0} {3.92 * ( C_CACHE_BYTE_SIZE == 64 ) + 3.49 * ( C_CACHE_BYTE_SIZE == 128 ) + 3.06 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.91 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.47 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.89 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.59 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.30 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.21 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.13 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.13 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8 && C_ICACHE_VICTIMS > 0 && C_ICACHE_STREAMS == 0} {2.68 * ( C_CACHE_BYTE_SIZE == 64 ) + 2.43 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.18 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.10 * ( C_CACHE_BYTE_SIZE == 512 ) + 1.86 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.54 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.38 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.21 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.16 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.11 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.11 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4 && C_ICACHE_VICTIMS == 0 && C_ICACHE_STREAMS == 1} {2.83 * ( C_CACHE_BYTE_SIZE == 64 ) + 2.46 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.10 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.02 * ( C_CACHE_BYTE_SIZE == 512 ) + 1.78 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.47 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.33 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.20 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.15 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.11 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.11 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8 && C_ICACHE_VICTIMS == 0 && C_ICACHE_STREAMS == 1} {3.05 * ( C_CACHE_BYTE_SIZE == 64 ) + 2.52 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.00 * ( C_CACHE_BYTE_SIZE == 256 ) + 1.92 * ( C_CACHE_BYTE_SIZE == 512 ) + 1.70 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.40 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.29 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.18 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.14 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.10 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.10 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4 && C_ICACHE_VICTIMS > 0 && C_ICACHE_STREAMS == 1} {2.52 * ( C_CACHE_BYTE_SIZE == 64 ) + 2.25 * ( C_CACHE_BYTE_SIZE == 128 ) + 1.99 * ( C_CACHE_BYTE_SIZE == 256 ) + 1.92 * ( C_CACHE_BYTE_SIZE == 512 ) + 1.72 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.45 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.32 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.19 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.15 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.10 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.10 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8 && C_ICACHE_VICTIMS > 0 && C_ICACHE_STREAMS == 1} {2.35 * ( C_CACHE_BYTE_SIZE == 64 ) + 2.13 * ( C_CACHE_BYTE_SIZE == 128 ) + 1.90 * ( C_CACHE_BYTE_SIZE == 256 ) + 1.84 * ( C_CACHE_BYTE_SIZE == 512 ) + 1.65 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.41 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.29 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.18 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.13 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.09 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.09 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4 && ! C_DCACHE_USE_WRITEBACK} {2.83 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.37 * ( C_DCACHE_BYTE_SIZE == 128 ) + 1.92 * ( C_DCACHE_BYTE_SIZE == 256 ) + 1.86 * ( C_DCACHE_BYTE_SIZE == 512 ) + 1.69 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.46 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.34 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.22 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.19 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.16 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.16 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8 && ! C_DCACHE_USE_WRITEBACK} {3.20 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.63 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.05 * ( C_DCACHE_BYTE_SIZE == 256 ) + 1.98 * ( C_DCACHE_BYTE_SIZE == 512 ) + 1.75 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.45 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.32 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.20 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.17 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.15 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.15 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4 && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS == 0} {3.19 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.62 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.06 * ( C_DCACHE_BYTE_SIZE == 256 ) + 1.98 * ( C_DCACHE_BYTE_SIZE == 512 ) + 1.76 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.45 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.32 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.18 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.14 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.11 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.11 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8 && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS == 0} {3.89 * ( C_DCACHE_BYTE_SIZE == 64 ) + 3.12 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.35 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.24 * ( C_DCACHE_BYTE_SIZE == 512 ) + 1.92 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.48 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.32 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.16 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.13 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.09 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.09 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4 && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0} {2.30 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.02 * ( C_DCACHE_BYTE_SIZE == 128 ) + 1.73 * ( C_DCACHE_BYTE_SIZE == 256 ) + 1.69 * ( C_DCACHE_BYTE_SIZE == 512 ) + 1.56 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.38 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.27 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.17 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.13 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.10 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.10 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 0 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8 && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0} {3.17 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.56 * ( C_DCACHE_BYTE_SIZE == 128 ) + 1.95 * ( C_DCACHE_BYTE_SIZE == 256 ) + 1.88 * ( C_DCACHE_BYTE_SIZE == 512 ) + 1.67 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.40 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.27 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.15 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.12 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.09 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.09 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4 && C_ICACHE_VICTIMS == 0 && C_ICACHE_STREAMS == 0} {4.98 * ( C_CACHE_BYTE_SIZE == 64 ) + 4.39 * ( C_CACHE_BYTE_SIZE == 128 ) + 3.79 * ( C_CACHE_BYTE_SIZE == 256 ) + 3.61 * ( C_CACHE_BYTE_SIZE == 512 ) + 3.07 * ( C_CACHE_BYTE_SIZE == 1024 ) + 2.36 * ( C_CACHE_BYTE_SIZE == 2048 ) + 2.07 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.78 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.69 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8 && C_ICACHE_VICTIMS == 0 && C_ICACHE_STREAMS == 0} {4.40 * ( C_CACHE_BYTE_SIZE == 64 ) + 3.67 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.94 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.83 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.50 * ( C_CACHE_BYTE_SIZE == 1024 ) + 2.05 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.88 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.71 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.65 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4 && C_ICACHE_VICTIMS > 0 && C_ICACHE_STREAMS == 0} {4.97 * ( C_CACHE_BYTE_SIZE == 64 ) + 4.38 * ( C_CACHE_BYTE_SIZE == 128 ) + 3.79 * ( C_CACHE_BYTE_SIZE == 256 ) + 3.61 * ( C_CACHE_BYTE_SIZE == 512 ) + 3.07 * ( C_CACHE_BYTE_SIZE == 1024 ) + 2.36 * ( C_CACHE_BYTE_SIZE == 2048 ) + 2.07 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.78 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.69 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8 && C_ICACHE_VICTIMS > 0 && C_ICACHE_STREAMS == 0} {4.40 * ( C_CACHE_BYTE_SIZE == 64 ) + 3.67 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.94 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.83 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.50 * ( C_CACHE_BYTE_SIZE == 1024 ) + 2.06 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.88 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.71 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.65 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.60 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4 && C_ICACHE_VICTIMS == 0 && C_ICACHE_STREAMS == 1} {3.38 * ( C_CACHE_BYTE_SIZE == 64 ) + 3.00 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.62 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.53 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.27 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.91 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.79 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.67 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.63 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.59 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.59 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8 && C_ICACHE_VICTIMS == 0 && C_ICACHE_STREAMS == 1} {3.47 * ( C_CACHE_BYTE_SIZE == 64 ) + 2.94 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.42 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.34 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.13 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.84 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.75 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.66 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.62 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.59 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.59 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 4 && C_ICACHE_VICTIMS > 0 && C_ICACHE_STREAMS == 1} {3.37 * ( C_CACHE_BYTE_SIZE == 64 ) + 2.99 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.62 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.53 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.27 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.92 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.79 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.67 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.63 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.59 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.59 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $icache_bus && C_USE_ICACHE && C_ICACHE_LINE_LEN == 8 && C_ICACHE_VICTIMS > 0 && C_ICACHE_STREAMS == 1} {3.60 * ( C_CACHE_BYTE_SIZE == 64 ) + 3.06 * ( C_CACHE_BYTE_SIZE == 128 ) + 2.52 * ( C_CACHE_BYTE_SIZE == 256 ) + 2.44 * ( C_CACHE_BYTE_SIZE == 512 ) + 2.19 * ( C_CACHE_BYTE_SIZE == 1024 ) + 1.87 * ( C_CACHE_BYTE_SIZE == 2048 ) + 1.77 * ( C_CACHE_BYTE_SIZE == 4096 ) + 1.67 * ( C_CACHE_BYTE_SIZE == 8192 ) + 1.62 * ( C_CACHE_BYTE_SIZE == 16384 ) + 1.58 * ( C_CACHE_BYTE_SIZE == 32768 ) + 1.58 * ( C_CACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4 && ! C_DCACHE_USE_WRITEBACK} {3.16 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.74 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.31 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.25 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.09 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.87 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.76 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.65 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.62 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.59 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.59 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8 && ! C_DCACHE_USE_WRITEBACK} {3.51 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.97 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.43 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.36 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.15 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.86 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.75 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.63 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.61 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.58 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.58 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4 && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS == 0} {3.36 * ( C_DCACHE_BYTE_SIZE == 64 ) + 2.86 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.37 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.31 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.12 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.87 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.75 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.64 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.61 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.58 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.58 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8 && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS == 0} {3.84 * ( C_DCACHE_BYTE_SIZE == 64 ) + 3.17 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.50 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.42 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.19 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.89 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.76 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.62 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.60 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.57 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.57 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 4 && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0} {3.74 * ( C_DCACHE_BYTE_SIZE == 64 ) + 3.15 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.57 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.49 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.26 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.95 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.81 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.66 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.62 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.59 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.59 * ( C_DCACHE_BYTE_SIZE == 65536 )}} {{C_AREA_OPTIMIZED == 2 && $dcache_bus && C_USE_DCACHE && C_DCACHE_LINE_LEN == 8 && C_DCACHE_USE_WRITEBACK && C_DCACHE_VICTIMS > 0} {4.31 * ( C_DCACHE_BYTE_SIZE == 64 ) + 3.59 * ( C_DCACHE_BYTE_SIZE == 128 ) + 2.88 * ( C_DCACHE_BYTE_SIZE == 256 ) + 2.77 * ( C_DCACHE_BYTE_SIZE == 512 ) + 2.44 * ( C_DCACHE_BYTE_SIZE == 1024 ) + 1.99 * ( C_DCACHE_BYTE_SIZE == 2048 ) + 1.82 * ( C_DCACHE_BYTE_SIZE == 4096 ) + 1.65 * ( C_DCACHE_BYTE_SIZE == 8192 ) + 1.61 * ( C_DCACHE_BYTE_SIZE == 16384 ) + 1.58 * ( C_DCACHE_BYTE_SIZE == 32768 ) + 1.58 * ( C_DCACHE_BYTE_SIZE == 65536 )}}}} {C_USE_MMU {{{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1} 0.00}}} {C_MMU_DTLB_SIZE {{{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 1} 0.00} {{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 0.00} {{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 0.00} {{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 1} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 2} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 4} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_DTLB_SIZE == 8} 0.00}}} {C_MMU_ITLB_SIZE {{{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 1} 0.00} {{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 0.00} {{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 0.00} {{C_AREA_OPTIMIZED == 0 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 1} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 2} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 4} 0.00} {{C_AREA_OPTIMIZED == 2 && C_USE_MMU > 1 && C_MMU_ITLB_SIZE == 8} 0.00}}} {C_USE_BRANCH_TARGET_CACHE {{{C_AREA_OPTIMIZED == 0 && ! C_USE_BRANCH_TARGET_CACHE} 1.06} {{C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 1.00} {{C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 1.02} {{C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 1.02} {{C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 1.01} {{C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 1.01} {{C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 1.00} {{C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 1.00} {{C_AREA_OPTIMIZED == 0 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 1.00} {{C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 0} 1.00} {{C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 1} 1.06} {{C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 2} 1.03} {{C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 3} 1.00} {{C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 4} 0.98} {{C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 5} 1.00} {{C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 6} 1.00} {{C_AREA_OPTIMIZED == 2 && C_USE_BRANCH_TARGET_CACHE && C_BRANCH_TARGET_CACHE_SIZE == 7} 1.00}}}}}}
