# system info sine_hw on 2020.08.26.18:42:31
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1598460145
#
#
# Files generated for sine_hw on 2020.08.26.18:42:31
files:
filepath,kind,attributes,module,is_top
simulation/sine_hw.v,VERILOG,,sine_hw,true
simulation/submodules/sine_hw_jtag_uart.v,VERILOG,,sine_hw_jtag_uart,false
simulation/submodules/sine_hw_nios2.v,VERILOG,,sine_hw_nios2,false
simulation/submodules/sine_hw_ram.hex,HEX,,sine_hw_ram,false
simulation/submodules/sine_hw_ram.v,VERILOG,,sine_hw_ram,false
simulation/submodules/sine_hw_sdram.v,VERILOG,,sine_hw_sdram,false
simulation/submodules/sine_hw_sw.v,VERILOG,,sine_hw_sw,false
simulation/submodules/sine_hw_mm_interconnect_0.v,VERILOG,,sine_hw_mm_interconnect_0,false
simulation/submodules/sine_hw_irq_mapper.sv,SYSTEM_VERILOG,,sine_hw_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/sine_hw_nios2_cpu_rf_ram_a.mif,MIF,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_nios2_waves.do,OTHER,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_ociram_default_contents.dat,DAT,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_rf_ram_a.hex,HEX,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_debug_slave_tck.v,VERILOG,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_ociram_default_contents.hex,HEX,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_rf_ram_a.dat,DAT,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_rf_ram_b.dat,DAT,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu.v,VERILOG,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_ociram_default_contents.mif,MIF,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_rf_ram_b.hex,HEX,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_debug_slave_wrapper.v,VERILOG,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_rf_ram_b.mif,MIF,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_test_bench.v,VERILOG,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu_debug_slave_sysclk.v,VERILOG,,sine_hw_nios2_cpu,false
simulation/submodules/sine_hw_nios2_cpu.sdc,SDC,,sine_hw_nios2_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/sine_hw_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_router,false
simulation/submodules/sine_hw_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_router_001,false
simulation/submodules/sine_hw_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_router_002,false
simulation/submodules/sine_hw_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_router_003,false
simulation/submodules/sine_hw_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_cmd_demux,false
simulation/submodules/sine_hw_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/sine_hw_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_cmd_mux,false
simulation/submodules/sine_hw_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/sine_hw_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_rsp_demux,false
simulation/submodules/sine_hw_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/sine_hw_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_rsp_mux,false
simulation/submodules/sine_hw_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/sine_hw_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,sine_hw_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/sine_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sine_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sine_hw.jtag_uart,sine_hw_jtag_uart
sine_hw.nios2,sine_hw_nios2
sine_hw.nios2.cpu,sine_hw_nios2_cpu
sine_hw.ram,sine_hw_ram
sine_hw.sdram,sine_hw_sdram
sine_hw.sw,sine_hw_sw
sine_hw.mm_interconnect_0,sine_hw_mm_interconnect_0
sine_hw.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
sine_hw.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
sine_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
sine_hw.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
sine_hw.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
sine_hw.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
sine_hw.mm_interconnect_0.sw_s1_translator,altera_merlin_slave_translator
sine_hw.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
sine_hw.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
sine_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
sine_hw.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
sine_hw.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
sine_hw.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
sine_hw.mm_interconnect_0.sw_s1_agent,altera_merlin_slave_agent
sine_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sine_hw.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sine_hw.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sine_hw.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sine_hw.mm_interconnect_0.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sine_hw.mm_interconnect_0.router,sine_hw_mm_interconnect_0_router
sine_hw.mm_interconnect_0.router_001,sine_hw_mm_interconnect_0_router_001
sine_hw.mm_interconnect_0.router_002,sine_hw_mm_interconnect_0_router_002
sine_hw.mm_interconnect_0.router_006,sine_hw_mm_interconnect_0_router_002
sine_hw.mm_interconnect_0.router_003,sine_hw_mm_interconnect_0_router_003
sine_hw.mm_interconnect_0.router_004,sine_hw_mm_interconnect_0_router_003
sine_hw.mm_interconnect_0.router_005,sine_hw_mm_interconnect_0_router_003
sine_hw.mm_interconnect_0.cmd_demux,sine_hw_mm_interconnect_0_cmd_demux
sine_hw.mm_interconnect_0.cmd_demux_001,sine_hw_mm_interconnect_0_cmd_demux_001
sine_hw.mm_interconnect_0.cmd_mux,sine_hw_mm_interconnect_0_cmd_mux
sine_hw.mm_interconnect_0.cmd_mux_004,sine_hw_mm_interconnect_0_cmd_mux
sine_hw.mm_interconnect_0.cmd_mux_001,sine_hw_mm_interconnect_0_cmd_mux_001
sine_hw.mm_interconnect_0.cmd_mux_002,sine_hw_mm_interconnect_0_cmd_mux_001
sine_hw.mm_interconnect_0.cmd_mux_003,sine_hw_mm_interconnect_0_cmd_mux_001
sine_hw.mm_interconnect_0.rsp_demux,sine_hw_mm_interconnect_0_rsp_demux
sine_hw.mm_interconnect_0.rsp_demux_004,sine_hw_mm_interconnect_0_rsp_demux
sine_hw.mm_interconnect_0.rsp_demux_001,sine_hw_mm_interconnect_0_rsp_demux_001
sine_hw.mm_interconnect_0.rsp_demux_002,sine_hw_mm_interconnect_0_rsp_demux_001
sine_hw.mm_interconnect_0.rsp_demux_003,sine_hw_mm_interconnect_0_rsp_demux_001
sine_hw.mm_interconnect_0.rsp_mux,sine_hw_mm_interconnect_0_rsp_mux
sine_hw.mm_interconnect_0.rsp_mux_001,sine_hw_mm_interconnect_0_rsp_mux_001
sine_hw.mm_interconnect_0.avalon_st_adapter,sine_hw_mm_interconnect_0_avalon_st_adapter
sine_hw.mm_interconnect_0.avalon_st_adapter.error_adapter_0,sine_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sine_hw.mm_interconnect_0.avalon_st_adapter_001,sine_hw_mm_interconnect_0_avalon_st_adapter
sine_hw.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,sine_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sine_hw.mm_interconnect_0.avalon_st_adapter_002,sine_hw_mm_interconnect_0_avalon_st_adapter
sine_hw.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,sine_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sine_hw.mm_interconnect_0.avalon_st_adapter_003,sine_hw_mm_interconnect_0_avalon_st_adapter
sine_hw.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,sine_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sine_hw.mm_interconnect_0.avalon_st_adapter_004,sine_hw_mm_interconnect_0_avalon_st_adapter
sine_hw.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,sine_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sine_hw.irq_mapper,sine_hw_irq_mapper
sine_hw.rst_controller,altera_reset_controller
