<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Configuration of ADC hierarchical scope: group injected</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__ADC__LL__EF__Configuration__ADC__Group__Injected.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Configuration of ADC hierarchical scope: group injected<div class="ingroups"><a class="el" href="group__STM32L4xx__LL__Driver.html">STM32L4xx_LL_Driver</a> &raquo; <a class="el" href="group__ADC__LL.html">ADC</a> &raquo; <a class="el" href="group__ADC__LL__Exported__Functions.html">ADC Exported Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0fb7ff462ebb4012826511d784a695dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga0fb7ff462ebb4012826511d784a695dd">LL_ADC_INJ_SetTriggerSource</a> (ADC_TypeDef *ADCx, uint32_t TriggerSource)</td></tr>
<tr class="memdesc:ga0fb7ff462ebb4012826511d784a695dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected conversion trigger source: internal (SW start) or from external peripheral (timer event, external interrupt line).  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga0fb7ff462ebb4012826511d784a695dd">More...</a><br /></td></tr>
<tr class="separator:ga0fb7ff462ebb4012826511d784a695dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444617efb91b3b5f792b10260518c3db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga444617efb91b3b5f792b10260518c3db">LL_ADC_INJ_GetTriggerSource</a> (ADC_TypeDef *ADCx)</td></tr>
<tr class="memdesc:ga444617efb91b3b5f792b10260518c3db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion trigger source: internal (SW start) or from external peripheral (timer event, external interrupt line).  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga444617efb91b3b5f792b10260518c3db">More...</a><br /></td></tr>
<tr class="separator:ga444617efb91b3b5f792b10260518c3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffa6d01a7b61dabe42c42a42c68c712"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712">LL_ADC_INJ_IsTriggerSourceSWStart</a> (ADC_TypeDef *ADCx)</td></tr>
<tr class="memdesc:ga6ffa6d01a7b61dabe42c42a42c68c712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion trigger source internal (SW start) or external.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712">More...</a><br /></td></tr>
<tr class="separator:ga6ffa6d01a7b61dabe42c42a42c68c712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ed3c5d6d59b99c7d7737c28cec53f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga28ed3c5d6d59b99c7d7737c28cec53f0">LL_ADC_INJ_SetTriggerEdge</a> (ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)</td></tr>
<tr class="memdesc:ga28ed3c5d6d59b99c7d7737c28cec53f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected conversion trigger polarity. Applicable only for trigger source set to external trigger.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga28ed3c5d6d59b99c7d7737c28cec53f0">More...</a><br /></td></tr>
<tr class="separator:ga28ed3c5d6d59b99c7d7737c28cec53f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ee8c28246ea88a769829fd8539c505"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga02ee8c28246ea88a769829fd8539c505">LL_ADC_INJ_GetTriggerEdge</a> (ADC_TypeDef *ADCx)</td></tr>
<tr class="memdesc:ga02ee8c28246ea88a769829fd8539c505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion trigger polarity. Applicable only for trigger source set to external trigger. @rmtoll JSQR JEXTEN LL_ADC_INJ_GetTriggerEdge.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga02ee8c28246ea88a769829fd8539c505">More...</a><br /></td></tr>
<tr class="separator:ga02ee8c28246ea88a769829fd8539c505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49f5a606336cc4842e6825d40142933"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaa49f5a606336cc4842e6825d40142933">LL_ADC_INJ_SetSequencerLength</a> (ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)</td></tr>
<tr class="memdesc:gaa49f5a606336cc4842e6825d40142933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected sequencer length and scan direction.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaa49f5a606336cc4842e6825d40142933">More...</a><br /></td></tr>
<tr class="separator:gaa49f5a606336cc4842e6825d40142933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9563183be13ca2f892e73403115b3060"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga9563183be13ca2f892e73403115b3060">LL_ADC_INJ_GetSequencerLength</a> (ADC_TypeDef *ADCx)</td></tr>
<tr class="memdesc:ga9563183be13ca2f892e73403115b3060"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected sequencer length and scan direction.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga9563183be13ca2f892e73403115b3060">More...</a><br /></td></tr>
<tr class="separator:ga9563183be13ca2f892e73403115b3060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac792787e331db34668e433aa33337986"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gac792787e331db34668e433aa33337986">LL_ADC_INJ_SetSequencerDiscont</a> (ADC_TypeDef *ADCx, uint32_t SeqDiscont)</td></tr>
<tr class="memdesc:gac792787e331db34668e433aa33337986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gac792787e331db34668e433aa33337986">More...</a><br /></td></tr>
<tr class="separator:gac792787e331db34668e433aa33337986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718e64e988363a42338675a871303548"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga718e64e988363a42338675a871303548">LL_ADC_INJ_GetSequencerDiscont</a> (ADC_TypeDef *ADCx)</td></tr>
<tr class="memdesc:ga718e64e988363a42338675a871303548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. @rmtoll CFGR JDISCEN LL_ADC_INJ_GetSequencerDiscont.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga718e64e988363a42338675a871303548">More...</a><br /></td></tr>
<tr class="separator:ga718e64e988363a42338675a871303548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9403bbed45a70a5643f241f3026a1110"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga9403bbed45a70a5643f241f3026a1110">LL_ADC_INJ_SetSequencerRanks</a> (ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)</td></tr>
<tr class="memdesc:ga9403bbed45a70a5643f241f3026a1110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected sequence: channel on the selected sequence rank.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga9403bbed45a70a5643f241f3026a1110">More...</a><br /></td></tr>
<tr class="separator:ga9403bbed45a70a5643f241f3026a1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c14c3b47a489989918701a0c4597a4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga68c14c3b47a489989918701a0c4597a4">LL_ADC_INJ_GetSequencerRanks</a> (ADC_TypeDef *ADCx, uint32_t Rank)</td></tr>
<tr class="memdesc:ga68c14c3b47a489989918701a0c4597a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected sequence: channel on the selected sequence rank.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga68c14c3b47a489989918701a0c4597a4">More...</a><br /></td></tr>
<tr class="separator:ga68c14c3b47a489989918701a0c4597a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a281c2504d06c2617b6deba662c33f8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga7a281c2504d06c2617b6deba662c33f8">LL_ADC_INJ_SetTrigAuto</a> (ADC_TypeDef *ADCx, uint32_t TrigAuto)</td></tr>
<tr class="memdesc:ga7a281c2504d06c2617b6deba662c33f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected conversion trigger: independent or from ADC group regular.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga7a281c2504d06c2617b6deba662c33f8">More...</a><br /></td></tr>
<tr class="separator:ga7a281c2504d06c2617b6deba662c33f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6333b478ecbaab5600eca04b737ab3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gacb6333b478ecbaab5600eca04b737ab3">LL_ADC_INJ_GetTrigAuto</a> (ADC_TypeDef *ADCx)</td></tr>
<tr class="memdesc:gacb6333b478ecbaab5600eca04b737ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected conversion trigger: independent or from ADC group regular. @rmtoll CFGR JAUTO LL_ADC_INJ_GetTrigAuto.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gacb6333b478ecbaab5600eca04b737ab3">More...</a><br /></td></tr>
<tr class="separator:gacb6333b478ecbaab5600eca04b737ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec14d6c20f913055e969827773105a3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga3ec14d6c20f913055e969827773105a3">LL_ADC_INJ_SetQueueMode</a> (ADC_TypeDef *ADCx, uint32_t QueueMode)</td></tr>
<tr class="memdesc:ga3ec14d6c20f913055e969827773105a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC group injected contexts queue mode.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga3ec14d6c20f913055e969827773105a3">More...</a><br /></td></tr>
<tr class="separator:ga3ec14d6c20f913055e969827773105a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeaf2597a6fe340d49ddc98aff258988"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaaeaf2597a6fe340d49ddc98aff258988">LL_ADC_INJ_GetQueueMode</a> (ADC_TypeDef *ADCx)</td></tr>
<tr class="memdesc:gaaeaf2597a6fe340d49ddc98aff258988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADC group injected context queue mode. @rmtoll CFGR JQM LL_ADC_INJ_GetQueueMode<br  />
 CFGR JQDIS LL_ADC_INJ_GetQueueMode.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#gaaeaf2597a6fe340d49ddc98aff258988">More...</a><br /></td></tr>
<tr class="separator:gaaeaf2597a6fe340d49ddc98aff258988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e43826cdb9e4365436ed223a397b6d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga8e43826cdb9e4365436ed223a397b6d5">LL_ADC_INJ_ConfigQueueContext</a> (ADC_TypeDef *ADCx, uint32_t TriggerSource, uint32_t ExternalTriggerEdge, uint32_t SequencerNbRanks, uint32_t Rank1_Channel, uint32_t Rank2_Channel, uint32_t Rank3_Channel, uint32_t Rank4_Channel)</td></tr>
<tr class="memdesc:ga8e43826cdb9e4365436ed223a397b6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set one context on ADC group injected that will be checked in contexts queue.  <a href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga8e43826cdb9e4365436ed223a397b6d5">More...</a><br /></td></tr>
<tr class="separator:ga8e43826cdb9e4365436ed223a397b6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga8e43826cdb9e4365436ed223a397b6d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e43826cdb9e4365436ed223a397b6d5">&#9670;&nbsp;</a></span>LL_ADC_INJ_ConfigQueueContext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>TriggerSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ExternalTriggerEdge</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>SequencerNbRanks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Rank1_Channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Rank2_Channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Rank3_Channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Rank4_Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set one context on ADC group injected that will be checked in contexts queue. </p>
<dl class="section note"><dt>Note</dt><dd>A context is a setting of group injected sequencer:<ul>
<li>group injected trigger</li>
<li>sequencer length</li>
<li>sequencer ranks This function is intended to be used when contexts queue is enabled, because the sequence must be fully configured in one time (functions to set separately injected trigger and sequencer channels cannot be used): Refer to function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga3ec14d6c20f913055e969827773105a3">LL_ADC_INJ_SetQueueMode()</a>. </li>
</ul>
</dd>
<dd>
In the contexts queue, only the active context can be read. The parameters of this function can be read using functions: <ul>
<li><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga444617efb91b3b5f792b10260518c3db">LL_ADC_INJ_GetTriggerSource()</a> </li>
<li><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga02ee8c28246ea88a769829fd8539c505">LL_ADC_INJ_GetTriggerEdge()</a> </li>
<li><a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga68c14c3b47a489989918701a0c4597a4">LL_ADC_INJ_GetSequencerRanks()</a> </li>
</ul>
</dd>
<dd>
On this STM32 serie, to measure internal channels (VrefInt, TempSensor, ...), measurement paths to internal channels must be enabled separately. This can be done using function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Common.html#gada4e99bea81f03d942d2f6d51b360154">LL_ADC_SetCommonPathInternalCh()</a>. </dd>
<dd>
On STM32L4, some fast channels are available: fast analog inputs coming from GPIO pads (ADC_IN1..5). </dd>
<dd>
On this STM32 serie, setting of this feature is conditioned to ADC state: ADC must not be disabled. Can be enabled with or without conversion on going on either groups regular or injected. @rmtoll JSQR JEXTSEL LL_ADC_INJ_ConfigQueueContext<br  />
 JSQR JEXTEN LL_ADC_INJ_ConfigQueueContext<br  />
 JSQR JL LL_ADC_INJ_ConfigQueueContext<br  />
 JSQR JSQ1 LL_ADC_INJ_ConfigQueueContext<br  />
 JSQR JSQ2 LL_ADC_INJ_ConfigQueueContext<br  />
 JSQR JSQ3 LL_ADC_INJ_ConfigQueueContext<br  />
 JSQR JSQ4 LL_ADC_INJ_ConfigQueueContext </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">TriggerSource</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_TRIG_SOFTWARE </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM2_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM2_CH1 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH1 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH3 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM4_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM6_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM15_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 </li>
</ul>
</td></tr>
    <tr><td class="paramname">ExternalTriggerEdge</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_TRIG_EXT_RISING </li>
<li>LL_ADC_INJ_TRIG_EXT_FALLING </li>
<li>LL_ADC_INJ_TRIG_EXT_RISINGFALLING</li>
</ul>
Note: This parameter is discarded in case of SW start: parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE". </td></tr>
    <tr><td class="paramname">SequencerNbRanks</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_SEQ_SCAN_DISABLE </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS </li>
</ul>
</td></tr>
    <tr><td class="paramname">Rank1_Channel</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_CHANNEL_0 </li>
<li>LL_ADC_CHANNEL_1 (7) </li>
<li>LL_ADC_CHANNEL_2 (7) </li>
<li>LL_ADC_CHANNEL_3 (7) </li>
<li>LL_ADC_CHANNEL_4 (7) </li>
<li>LL_ADC_CHANNEL_5 (7) </li>
<li>LL_ADC_CHANNEL_6 </li>
<li>LL_ADC_CHANNEL_7 </li>
<li>LL_ADC_CHANNEL_8 </li>
<li>LL_ADC_CHANNEL_9 </li>
<li>LL_ADC_CHANNEL_10 </li>
<li>LL_ADC_CHANNEL_11 </li>
<li>LL_ADC_CHANNEL_12 </li>
<li>LL_ADC_CHANNEL_13 </li>
<li>LL_ADC_CHANNEL_14 </li>
<li>LL_ADC_CHANNEL_15 </li>
<li>LL_ADC_CHANNEL_16 </li>
<li>LL_ADC_CHANNEL_17 </li>
<li>LL_ADC_CHANNEL_18 </li>
<li>LL_ADC_CHANNEL_VREFINT (1) </li>
<li>LL_ADC_CHANNEL_TEMPSENSOR (4) </li>
<li>LL_ADC_CHANNEL_VBAT (4) </li>
<li>LL_ADC_CHANNEL_DAC1CH1 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH2 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)</li>
</ul>
(1) On STM32L4, parameter available only on ADC instance: ADC1.<br  />
 (2) On STM32L4, parameter available only on ADC instance: ADC2.<br  />
 (3) On STM32L4, parameter available only on ADC instance: ADC3.<br  />
 (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.<br  />
 (5) On STM32L4, parameter available on devices with only 1 ADC instance.<br  />
 (6) On STM32L4, parameter available on devices with several ADC instances.<br  />
 (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). </td></tr>
    <tr><td class="paramname">Rank2_Channel</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_CHANNEL_0 </li>
<li>LL_ADC_CHANNEL_1 (7) </li>
<li>LL_ADC_CHANNEL_2 (7) </li>
<li>LL_ADC_CHANNEL_3 (7) </li>
<li>LL_ADC_CHANNEL_4 (7) </li>
<li>LL_ADC_CHANNEL_5 (7) </li>
<li>LL_ADC_CHANNEL_6 </li>
<li>LL_ADC_CHANNEL_7 </li>
<li>LL_ADC_CHANNEL_8 </li>
<li>LL_ADC_CHANNEL_9 </li>
<li>LL_ADC_CHANNEL_10 </li>
<li>LL_ADC_CHANNEL_11 </li>
<li>LL_ADC_CHANNEL_12 </li>
<li>LL_ADC_CHANNEL_13 </li>
<li>LL_ADC_CHANNEL_14 </li>
<li>LL_ADC_CHANNEL_15 </li>
<li>LL_ADC_CHANNEL_16 </li>
<li>LL_ADC_CHANNEL_17 </li>
<li>LL_ADC_CHANNEL_18 </li>
<li>LL_ADC_CHANNEL_VREFINT (1) </li>
<li>LL_ADC_CHANNEL_TEMPSENSOR (4) </li>
<li>LL_ADC_CHANNEL_VBAT (4) </li>
<li>LL_ADC_CHANNEL_DAC1CH1 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH2 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)</li>
</ul>
(1) On STM32L4, parameter available only on ADC instance: ADC1.<br  />
 (2) On STM32L4, parameter available only on ADC instance: ADC2.<br  />
 (3) On STM32L4, parameter available only on ADC instance: ADC3.<br  />
 (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.<br  />
 (5) On STM32L4, parameter available on devices with only 1 ADC instance.<br  />
 (6) On STM32L4, parameter available on devices with several ADC instances.<br  />
 (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). </td></tr>
    <tr><td class="paramname">Rank3_Channel</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_CHANNEL_0 </li>
<li>LL_ADC_CHANNEL_1 (7) </li>
<li>LL_ADC_CHANNEL_2 (7) </li>
<li>LL_ADC_CHANNEL_3 (7) </li>
<li>LL_ADC_CHANNEL_4 (7) </li>
<li>LL_ADC_CHANNEL_5 (7) </li>
<li>LL_ADC_CHANNEL_6 </li>
<li>LL_ADC_CHANNEL_7 </li>
<li>LL_ADC_CHANNEL_8 </li>
<li>LL_ADC_CHANNEL_9 </li>
<li>LL_ADC_CHANNEL_10 </li>
<li>LL_ADC_CHANNEL_11 </li>
<li>LL_ADC_CHANNEL_12 </li>
<li>LL_ADC_CHANNEL_13 </li>
<li>LL_ADC_CHANNEL_14 </li>
<li>LL_ADC_CHANNEL_15 </li>
<li>LL_ADC_CHANNEL_16 </li>
<li>LL_ADC_CHANNEL_17 </li>
<li>LL_ADC_CHANNEL_18 </li>
<li>LL_ADC_CHANNEL_VREFINT (1) </li>
<li>LL_ADC_CHANNEL_TEMPSENSOR (4) </li>
<li>LL_ADC_CHANNEL_VBAT (4) </li>
<li>LL_ADC_CHANNEL_DAC1CH1 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH2 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)</li>
</ul>
(1) On STM32L4, parameter available only on ADC instance: ADC1.<br  />
 (2) On STM32L4, parameter available only on ADC instance: ADC2.<br  />
 (3) On STM32L4, parameter available only on ADC instance: ADC3.<br  />
 (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.<br  />
 (5) On STM32L4, parameter available on devices with only 1 ADC instance.<br  />
 (6) On STM32L4, parameter available on devices with several ADC instances.<br  />
 (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). </td></tr>
    <tr><td class="paramname">Rank4_Channel</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_CHANNEL_0 </li>
<li>LL_ADC_CHANNEL_1 (7) </li>
<li>LL_ADC_CHANNEL_2 (7) </li>
<li>LL_ADC_CHANNEL_3 (7) </li>
<li>LL_ADC_CHANNEL_4 (7) </li>
<li>LL_ADC_CHANNEL_5 (7) </li>
<li>LL_ADC_CHANNEL_6 </li>
<li>LL_ADC_CHANNEL_7 </li>
<li>LL_ADC_CHANNEL_8 </li>
<li>LL_ADC_CHANNEL_9 </li>
<li>LL_ADC_CHANNEL_10 </li>
<li>LL_ADC_CHANNEL_11 </li>
<li>LL_ADC_CHANNEL_12 </li>
<li>LL_ADC_CHANNEL_13 </li>
<li>LL_ADC_CHANNEL_14 </li>
<li>LL_ADC_CHANNEL_15 </li>
<li>LL_ADC_CHANNEL_16 </li>
<li>LL_ADC_CHANNEL_17 </li>
<li>LL_ADC_CHANNEL_18 </li>
<li>LL_ADC_CHANNEL_VREFINT (1) </li>
<li>LL_ADC_CHANNEL_TEMPSENSOR (4) </li>
<li>LL_ADC_CHANNEL_VBAT (4) </li>
<li>LL_ADC_CHANNEL_DAC1CH1 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH2 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)</li>
</ul>
(1) On STM32L4, parameter available only on ADC instance: ADC1.<br  />
 (2) On STM32L4, parameter available only on ADC instance: ADC2.<br  />
 (3) On STM32L4, parameter available only on ADC instance: ADC3.<br  />
 (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.<br  />
 (5) On STM32L4, parameter available on devices with only 1 ADC instance.<br  />
 (6) On STM32L4, parameter available on devices with several ADC instances.<br  />
 (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04501">4501</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;{</div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;  <span class="comment">/* Set bits with content of parameter &quot;Rankx_Channel&quot; with bits position    */</span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;  <span class="comment">/* in register depending on literal &quot;LL_ADC_INJ_RANK_x&quot;.                    */</span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;  <span class="comment">/* Parameters &quot;Rankx_Channel&quot; and &quot;LL_ADC_INJ_RANK_x&quot; are used with masks   */</span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;  <span class="comment">/* because containing other bits reserved for other purpose.                */</span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;  <span class="comment">/* If parameter &quot;TriggerSource&quot; is set to SW start, then parameter          */</span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;  <span class="comment">/* &quot;ExternalTriggerEdge&quot; is discarded.                                      */</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;  <span class="keyword">register</span> uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL);</div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(ADCx-&gt;JSQR,</div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;             ADC_JSQR_JEXTSEL |</div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;             ADC_JSQR_JEXTEN  |</div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;             ADC_JSQR_JSQ4    |</div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;             ADC_JSQR_JSQ3    |</div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;             ADC_JSQR_JSQ2    |</div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;             ADC_JSQR_JSQ1    |</div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;             ADC_JSQR_JL,</div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;             (TriggerSource &amp; ADC_JSQR_JEXTSEL)          |</div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;             (ExternalTriggerEdge * (is_trigger_not_sw)) |</div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;             (((Rank4_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (LL_ADC_INJ_RANK_4 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;             (((Rank3_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (LL_ADC_INJ_RANK_3 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;             (((Rank2_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (LL_ADC_INJ_RANK_2 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;             (((Rank1_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (LL_ADC_INJ_RANK_1 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;             SequencerNbRanks</div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;            );</div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaaeaf2597a6fe340d49ddc98aff258988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeaf2597a6fe340d49ddc98aff258988">&#9670;&nbsp;</a></span>LL_ADC_INJ_GetQueueMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get ADC group injected context queue mode. @rmtoll CFGR JQM LL_ADC_INJ_GetQueueMode<br  />
 CFGR JQDIS LL_ADC_INJ_GetQueueMode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_ADC_INJ_QUEUE_DISABLE </li>
<li>LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE </li>
<li>LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04277">4277</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;{</div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS));</div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga718e64e988363a42338675a871303548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga718e64e988363a42338675a871303548">&#9670;&nbsp;</a></span>LL_ADC_INJ_GetSequencerDiscont()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. @rmtoll CFGR JDISCEN LL_ADC_INJ_GetSequencerDiscont. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_ADC_INJ_SEQ_DISCONT_DISABLE </li>
<li>LL_ADC_INJ_SEQ_DISCONT_1RANK </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04015">4015</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;{</div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CFGR, ADC_CFGR_JDISCEN));</div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9563183be13ca2f892e73403115b3060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9563183be13ca2f892e73403115b3060">&#9670;&nbsp;</a></span>LL_ADC_INJ_GetSequencerLength()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get ADC group injected sequencer length and scan direction. </p>
<dl class="section note"><dt>Note</dt><dd>This function retrieves:<ul>
<li>Sequence length: Number of ranks in the scan sequence.</li>
<li>Sequence direction: Unless specified in parameters, sequencer scan direction is forward (from rank 1 to rank n). </li>
</ul>
</dd>
<dd>
Sequencer disabled is equivalent to sequencer of 1 rank: ADC conversion on only 1 channel. @rmtoll JSQR JL LL_ADC_INJ_GetSequencerLength </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_ADC_INJ_SEQ_SCAN_DISABLE </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l03982">3982</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;{</div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JL));</div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga68c14c3b47a489989918701a0c4597a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c14c3b47a489989918701a0c4597a4">&#9670;&nbsp;</a></span>LL_ADC_INJ_GetSequencerRanks()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Rank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get ADC group injected sequence: channel on the selected sequence rank. </p>
<dl class="section note"><dt>Note</dt><dd>Depending on devices and packages, some channels may not be available. Refer to device datasheet for channels availability. </dd>
<dd>
Usage of the returned channel number:<ul>
<li>To reinject this channel into another function LL_ADC_xxx: the returned channel number is only partly formatted on definition of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared with parts of literals LL_ADC_CHANNEL_x or using helper macro __LL_ADC_CHANNEL_TO_DECIMAL_NB(). Then the selected literal LL_ADC_CHANNEL_x can be used as parameter for another function.</li>
<li>To get the channel number in decimal format: process the returned value with the helper macro __LL_ADC_CHANNEL_TO_DECIMAL_NB(). @rmtoll JSQR JSQ1 LL_ADC_INJ_GetSequencerRanks<br  />
 JSQR JSQ2 LL_ADC_INJ_GetSequencerRanks<br  />
 JSQR JSQ3 LL_ADC_INJ_GetSequencerRanks<br  />
 JSQR JSQ4 LL_ADC_INJ_GetSequencerRanks </li>
</ul>
</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">Rank</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_RANK_1 </li>
<li>LL_ADC_INJ_RANK_2 </li>
<li>LL_ADC_INJ_RANK_3 </li>
<li>LL_ADC_INJ_RANK_4 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_ADC_CHANNEL_0 </li>
<li>LL_ADC_CHANNEL_1 (7) </li>
<li>LL_ADC_CHANNEL_2 (7) </li>
<li>LL_ADC_CHANNEL_3 (7) </li>
<li>LL_ADC_CHANNEL_4 (7) </li>
<li>LL_ADC_CHANNEL_5 (7) </li>
<li>LL_ADC_CHANNEL_6 </li>
<li>LL_ADC_CHANNEL_7 </li>
<li>LL_ADC_CHANNEL_8 </li>
<li>LL_ADC_CHANNEL_9 </li>
<li>LL_ADC_CHANNEL_10 </li>
<li>LL_ADC_CHANNEL_11 </li>
<li>LL_ADC_CHANNEL_12 </li>
<li>LL_ADC_CHANNEL_13 </li>
<li>LL_ADC_CHANNEL_14 </li>
<li>LL_ADC_CHANNEL_15 </li>
<li>LL_ADC_CHANNEL_16 </li>
<li>LL_ADC_CHANNEL_17 </li>
<li>LL_ADC_CHANNEL_18 </li>
<li>LL_ADC_CHANNEL_VREFINT (1) </li>
<li>LL_ADC_CHANNEL_TEMPSENSOR (4) </li>
<li>LL_ADC_CHANNEL_VBAT (4) </li>
<li>LL_ADC_CHANNEL_DAC1CH1 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH2 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)</li>
</ul>
(1) On STM32L4, parameter available only on ADC instance: ADC1.<br  />
 (2) On STM32L4, parameter available only on ADC instance: ADC2.<br  />
 (3) On STM32L4, parameter available only on ADC instance: ADC3.<br  />
 (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.<br  />
 (5) On STM32L4, parameter available on devices with only 1 ADC instance.<br  />
 (6) On STM32L4, parameter available on devices with several ADC instances.<br  />
 (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).<br  />
 (1, 2, 3, 4) For ADC channel read back from ADC register, comparison with internal channel parameter to be done using helper macro __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04164">4164</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;{</div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;  <span class="keywordflow">return</span> (uint32_t)((READ_BIT(ADCx-&gt;JSQR,</div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;                              (ADC_CHANNEL_ID_NUMBER_MASK &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK))</div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;                     &gt;&gt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK)) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS</div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;                   );</div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gacb6333b478ecbaab5600eca04b737ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6333b478ecbaab5600eca04b737ab3">&#9670;&nbsp;</a></span>LL_ADC_INJ_GetTrigAuto()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get ADC group injected conversion trigger: independent or from ADC group regular. @rmtoll CFGR JAUTO LL_ADC_INJ_GetTrigAuto. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_ADC_INJ_TRIG_INDEPENDENT </li>
<li>LL_ADC_INJ_TRIG_FROM_GRP_REGULAR </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04216">4216</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;{</div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;CFGR, ADC_CFGR_JAUTO));</div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga02ee8c28246ea88a769829fd8539c505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ee8c28246ea88a769829fd8539c505">&#9670;&nbsp;</a></span>LL_ADC_INJ_GetTriggerEdge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get ADC group injected conversion trigger polarity. Applicable only for trigger source set to external trigger. @rmtoll JSQR JEXTEN LL_ADC_INJ_GetTriggerEdge. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_ADC_INJ_TRIG_EXT_RISING </li>
<li>LL_ADC_INJ_TRIG_EXT_FALLING </li>
<li>LL_ADC_INJ_TRIG_EXT_RISINGFALLING </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l03935">3935</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;{</div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JEXTEN));</div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga444617efb91b3b5f792b10260518c3db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga444617efb91b3b5f792b10260518c3db">&#9670;&nbsp;</a></span>LL_ADC_INJ_GetTriggerSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get ADC group injected conversion trigger source: internal (SW start) or from external peripheral (timer event, external interrupt line). </p>
<dl class="section note"><dt>Note</dt><dd>To determine whether group injected trigger source is internal (SW start) or external, without detail of which peripheral is selected as external trigger, (equivalent to "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)") use function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga6ffa6d01a7b61dabe42c42a42c68c712">LL_ADC_INJ_IsTriggerSourceSWStart</a>. </dd>
<dd>
Availability of parameters of trigger sources from timer depends on timers availability on the selected device. @rmtoll JSQR JEXTSEL LL_ADC_INJ_GetTriggerSource<br  />
 JSQR JEXTEN LL_ADC_INJ_GetTriggerSource </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Returned</td><td>value can be one of the following values: <ul>
<li>LL_ADC_INJ_TRIG_SOFTWARE </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM2_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM2_CH1 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH1 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH3 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM4_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM6_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM15_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l03873">3873</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;{</div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;  <span class="keyword">register</span> __IO uint32_t TriggerSource = READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);</div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160; </div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;  <span class="comment">/* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;  <span class="keyword">register</span> uint32_t ShiftJexten = ((TriggerSource &amp; ADC_JSQR_JEXTEN) &gt;&gt; (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2UL));</div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160; </div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;  <span class="comment">/* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */</span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;  <span class="keywordflow">return</span> ((TriggerSource</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;           &amp; (ADC_INJ_TRIG_SOURCE_MASK &gt;&gt; ShiftJexten) &amp; ADC_JSQR_JEXTSEL)</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;          | ((ADC_INJ_TRIG_EDGE_MASK &gt;&gt; ShiftJexten) &amp; ADC_JSQR_JEXTEN)</div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;         );</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6ffa6d01a7b61dabe42c42a42c68c712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ffa6d01a7b61dabe42c42a42c68c712">&#9670;&nbsp;</a></span>LL_ADC_INJ_IsTriggerSourceSWStart()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get ADC group injected conversion trigger source internal (SW start) or external. </p>
<dl class="section note"><dt>Note</dt><dd>In case of group injected trigger source set to external trigger, to determine which peripheral is selected as external trigger, use function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga444617efb91b3b5f792b10260518c3db">LL_ADC_INJ_GetTriggerSource</a>. @rmtoll JSQR JEXTEN LL_ADC_INJ_IsTriggerSourceSWStart </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Value</td><td>"0" if trigger source external trigger Value "1" if trigger source SW start. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l03900">3900</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;{</div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(ADCx-&gt;JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_JSQR_JEXTEN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3ec14d6c20f913055e969827773105a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ec14d6c20f913055e969827773105a3">&#9670;&nbsp;</a></span>LL_ADC_INJ_SetQueueMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_ADC_INJ_SetQueueMode </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>QueueMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ADC group injected contexts queue mode. </p>
<dl class="section note"><dt>Note</dt><dd>A context is a setting of group injected sequencer:<ul>
<li>group injected trigger</li>
<li>sequencer length</li>
<li>sequencer ranks If contexts queue is disabled:</li>
<li>only 1 sequence can be configured and is active perpetually. If contexts queue is enabled:</li>
<li>up to 2 contexts can be queued and are checked in and out as a FIFO stack (first-in, first-out).</li>
<li>If a new context is set when queues is full, error is triggered by interruption "Injected Queue Overflow".</li>
<li>Two behaviors are possible when all contexts have been processed: the contexts queue can maintain the last context active perpetually or can be empty and injected group triggers are disabled.</li>
<li>Triggers can be only external (not internal SW start)</li>
<li>Caution: The sequence must be fully configured in one time (one write of register JSQR makes a check-in of a new context into the queue). Therefore functions to set separately injected trigger and sequencer channels cannot be used, register JSQR must be set using function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga8e43826cdb9e4365436ed223a397b6d5">LL_ADC_INJ_ConfigQueueContext()</a>. </li>
</ul>
</dd>
<dd>
This parameter can be modified only when no conversion is on going on either groups regular or injected. </dd>
<dd>
A modification of the context mode (bit JQDIS) causes the contexts queue to be flushed and the register JSQR is cleared. </dd>
<dd>
On this STM32 serie, setting of this feature is conditioned to ADC state: ADC must be disabled or enabled without conversion on going on either groups regular or injected. @rmtoll CFGR JQM LL_ADC_INJ_SetQueueMode<br  />
 CFGR JQDIS LL_ADC_INJ_SetQueueMode </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">QueueMode</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_QUEUE_DISABLE </li>
<li>LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE </li>
<li>LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04262">4262</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;{</div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(ADCx-&gt;CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);</div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac792787e331db34668e433aa33337986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac792787e331db34668e433aa33337986">&#9670;&nbsp;</a></span>LL_ADC_INJ_SetSequencerDiscont()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>SeqDiscont</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. </p>
<dl class="section note"><dt>Note</dt><dd>It is not possible to enable both ADC group injected auto-injected mode and sequencer discontinuous mode. @rmtoll CFGR JDISCEN LL_ADC_INJ_SetSequencerDiscont </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">SeqDiscont</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_SEQ_DISCONT_DISABLE </li>
<li>LL_ADC_INJ_SEQ_DISCONT_1RANK </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04000">4000</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;{</div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(ADCx-&gt;CFGR, ADC_CFGR_JDISCEN, SeqDiscont);</div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa49f5a606336cc4842e6825d40142933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa49f5a606336cc4842e6825d40142933">&#9670;&nbsp;</a></span>LL_ADC_INJ_SetSequencerLength()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_ADC_INJ_SetSequencerLength </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>SequencerNbRanks</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ADC group injected sequencer length and scan direction. </p>
<dl class="section note"><dt>Note</dt><dd>This function performs configuration of:<ul>
<li>Sequence length: Number of ranks in the scan sequence.</li>
<li>Sequence direction: Unless specified in parameters, sequencer scan direction is forward (from rank 1 to rank n). </li>
</ul>
</dd>
<dd>
Sequencer disabled is equivalent to sequencer of 1 rank: ADC conversion on only 1 channel. </dd>
<dd>
On this STM32 serie, setting of this feature is conditioned to ADC state: ADC must not be disabled. Can be enabled with or without conversion on going on either groups regular or injected. @rmtoll JSQR JL LL_ADC_INJ_SetSequencerLength </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">SequencerNbRanks</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_SEQ_SCAN_DISABLE </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS </li>
<li>LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l03961">3961</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;{</div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(ADCx-&gt;JSQR, ADC_JSQR_JL, SequencerNbRanks);</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9403bbed45a70a5643f241f3026a1110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9403bbed45a70a5643f241f3026a1110">&#9670;&nbsp;</a></span>LL_ADC_INJ_SetSequencerRanks()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Rank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ADC group injected sequence: channel on the selected sequence rank. </p>
<dl class="section note"><dt>Note</dt><dd>Depending on devices and packages, some channels may not be available. Refer to device datasheet for channels availability. </dd>
<dd>
On this STM32 serie, to measure internal channels (VrefInt, TempSensor, ...), measurement paths to internal channels must be enabled separately. This can be done using function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Common.html#gada4e99bea81f03d942d2f6d51b360154">LL_ADC_SetCommonPathInternalCh()</a>. </dd>
<dd>
On STM32L4, some fast channels are available: fast analog inputs coming from GPIO pads (ADC_IN1..5). </dd>
<dd>
On this STM32 serie, setting of this feature is conditioned to ADC state: ADC must not be disabled. Can be enabled with or without conversion on going on either groups regular or injected. @rmtoll JSQR JSQ1 LL_ADC_INJ_SetSequencerRanks<br  />
 JSQR JSQ2 LL_ADC_INJ_SetSequencerRanks<br  />
 JSQR JSQ3 LL_ADC_INJ_SetSequencerRanks<br  />
 JSQR JSQ4 LL_ADC_INJ_SetSequencerRanks </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">Rank</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_RANK_1 </li>
<li>LL_ADC_INJ_RANK_2 </li>
<li>LL_ADC_INJ_RANK_3 </li>
<li>LL_ADC_INJ_RANK_4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">Channel</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_CHANNEL_0 </li>
<li>LL_ADC_CHANNEL_1 (7) </li>
<li>LL_ADC_CHANNEL_2 (7) </li>
<li>LL_ADC_CHANNEL_3 (7) </li>
<li>LL_ADC_CHANNEL_4 (7) </li>
<li>LL_ADC_CHANNEL_5 (7) </li>
<li>LL_ADC_CHANNEL_6 </li>
<li>LL_ADC_CHANNEL_7 </li>
<li>LL_ADC_CHANNEL_8 </li>
<li>LL_ADC_CHANNEL_9 </li>
<li>LL_ADC_CHANNEL_10 </li>
<li>LL_ADC_CHANNEL_11 </li>
<li>LL_ADC_CHANNEL_12 </li>
<li>LL_ADC_CHANNEL_13 </li>
<li>LL_ADC_CHANNEL_14 </li>
<li>LL_ADC_CHANNEL_15 </li>
<li>LL_ADC_CHANNEL_16 </li>
<li>LL_ADC_CHANNEL_17 </li>
<li>LL_ADC_CHANNEL_18 </li>
<li>LL_ADC_CHANNEL_VREFINT (1) </li>
<li>LL_ADC_CHANNEL_TEMPSENSOR (4) </li>
<li>LL_ADC_CHANNEL_VBAT (4) </li>
<li>LL_ADC_CHANNEL_DAC1CH1 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH2 (5) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6) </li>
<li>LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)</li>
</ul>
(1) On STM32L4, parameter available only on ADC instance: ADC1.<br  />
 (2) On STM32L4, parameter available only on ADC instance: ADC2.<br  />
 (3) On STM32L4, parameter available only on ADC instance: ADC3.<br  />
 (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.<br  />
 (5) On STM32L4, parameter available on devices with only 1 ADC instance.<br  />
 (6) On STM32L4, parameter available on devices with several ADC instances.<br  />
 (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04085">4085</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;{</div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;  <span class="comment">/* in register depending on parameter &quot;Rank&quot;.                               */</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(ADCx-&gt;JSQR,</div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;             (ADC_CHANNEL_ID_NUMBER_MASK &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK),</div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;             ((Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK));</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7a281c2504d06c2617b6deba662c33f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a281c2504d06c2617b6deba662c33f8">&#9670;&nbsp;</a></span>LL_ADC_INJ_SetTrigAuto()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_ADC_INJ_SetTrigAuto </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>TrigAuto</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ADC group injected conversion trigger: independent or from ADC group regular. </p>
<dl class="section note"><dt>Note</dt><dd>This mode can be used to extend number of data registers updated after one ADC conversion trigger and with data permanently kept (not erased by successive conversions of scan of ADC sequencer ranks), up to 5 data registers: 1 data register on ADC group regular, 4 data registers on ADC group injected. </dd>
<dd>
If ADC group injected injected trigger source is set to an external trigger, this feature must be must be set to independent trigger. ADC group injected automatic trigger is compliant only with group injected trigger source set to SW start, without any further action on ADC group injected conversion start or stop: in this case, ADC group injected is controlled only from ADC group regular. </dd>
<dd>
It is not possible to enable both ADC group injected auto-injected mode and sequencer discontinuous mode. </dd>
<dd>
On this STM32 serie, setting of this feature is conditioned to ADC state: ADC must be disabled or enabled without conversion on going on either groups regular or injected. @rmtoll CFGR JAUTO LL_ADC_INJ_SetTrigAuto </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">TrigAuto</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_TRIG_INDEPENDENT </li>
<li>LL_ADC_INJ_TRIG_FROM_GRP_REGULAR </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l04202">4202</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;{</div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(ADCx-&gt;CFGR, ADC_CFGR_JAUTO, TrigAuto);</div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga28ed3c5d6d59b99c7d7737c28cec53f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28ed3c5d6d59b99c7d7737c28cec53f0">&#9670;&nbsp;</a></span>LL_ADC_INJ_SetTriggerEdge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ExternalTriggerEdge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ADC group injected conversion trigger polarity. Applicable only for trigger source set to external trigger. </p>
<dl class="section note"><dt>Note</dt><dd>On this STM32 serie, setting of this feature is conditioned to ADC state: ADC must not be disabled. Can be enabled with or without conversion on going on either groups regular or injected. @rmtoll JSQR JEXTEN LL_ADC_INJ_SetTriggerEdge </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">ExternalTriggerEdge</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_TRIG_EXT_RISING </li>
<li>LL_ADC_INJ_TRIG_EXT_FALLING </li>
<li>LL_ADC_INJ_TRIG_EXT_RISINGFALLING </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l03920">3920</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;{</div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(ADCx-&gt;JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);</div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0fb7ff462ebb4012826511d784a695dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fb7ff462ebb4012826511d784a695dd">&#9670;&nbsp;</a></span>LL_ADC_INJ_SetTriggerSource()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_ADC_INJ_SetTriggerSource </td>
          <td>(</td>
          <td class="paramtype">ADC_TypeDef *&#160;</td>
          <td class="paramname"><em>ADCx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>TriggerSource</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ADC group injected conversion trigger source: internal (SW start) or from external peripheral (timer event, external interrupt line). </p>
<dl class="section note"><dt>Note</dt><dd>On this STM32 serie, setting trigger source to external trigger also set trigger polarity to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value). In case of need to modify trigger edge, use function <a class="el" href="group__ADC__LL__EF__Configuration__ADC__Group__Injected.html#ga28ed3c5d6d59b99c7d7737c28cec53f0">LL_ADC_INJ_SetTriggerEdge()</a>. </dd>
<dd>
Availability of parameters of trigger sources from timer depends on timers availability on the selected device. </dd>
<dd>
On this STM32 serie, setting of this feature is conditioned to ADC state: ADC must not be disabled. Can be enabled with or without conversion on going on either groups regular or injected. @rmtoll JSQR JEXTSEL LL_ADC_INJ_SetTriggerSource<br  />
 JSQR JEXTEN LL_ADC_INJ_SetTriggerSource </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ADCx</td><td>ADC instance </td></tr>
    <tr><td class="paramname">TriggerSource</td><td>This parameter can be one of the following values: <ul>
<li>LL_ADC_INJ_TRIG_SOFTWARE </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM1_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM2_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM2_CH1 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH1 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH3 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM3_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM4_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM6_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_CH4 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2 </li>
<li>LL_ADC_INJ_TRIG_EXT_TIM15_TRGO </li>
<li>LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__adc_8h_source.html#l03834">3834</a> of file <a class="el" href="stm32l4xx__ll__adc_8h_source.html">stm32l4xx_ll_adc.h</a>.</p>
<div class="fragment"><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;{</div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a>(ADCx-&gt;JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);</div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_gaf0bea6a9989d50f8ffa9b2afc911fc4b"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#gaf0bea6a9989d50f8ffa9b2afc911fc4b">MODIFY_REG</a></div><div class="ttdeci">MODIFY_REG(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUCKSEL,(uint32_t) WakeUpClock)</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
