<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.2/css/all.min.css">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css">

<script class="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","images":"/images","scheme":"Muse","version":"8.2.2","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"Searching...","empty":"We didn't find any results for the search: ${query}","hits_time":"${hits} results found in ${time} ms","hits":"${hits} results found"}};
  </script>
<meta name="description" content="数组给定一个8bit输入向量，将其方向输出1234567891011121314151617module top_module(    input [7:0] in,    output [7:0] out);endmodule代码module top_module(    input [7:0] in,    output [7:0] out);integer i;always @(*) beg">
<meta property="og:type" content="article">
<meta property="og:title" content="Hexo">
<meta property="og:url" content="http://example.com/2021/03/16/example/index.html">
<meta property="og:site_name" content="Hexo">
<meta property="og:description" content="数组给定一个8bit输入向量，将其方向输出1234567891011121314151617module top_module(    input [7:0] in,    output [7:0] out);endmodule代码module top_module(    input [7:0] in,    output [7:0] out);integer i;always @(*) beg">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://hdlbits.01xz.net/mw/images/a/ae/Module_addsub.png">
<meta property="og:image" content="https://hdlbits.01xz.net/mw/images/4/40/Alwaysff.png">
<meta property="og:image" content="https://hdlbits.01xz.net/mw/images/9/9d/Always_if_mux.png">
<meta property="og:image" content="https://hdlbits.01xz.net/mw/images/e/e9/Exams_m2014q4e.png">
<meta property="og:image" content="https://hdlbits.01xz.net/mw/images/b/b6/Exams_m2014q4f.png">
<meta property="og:image" content="https://hdlbits.01xz.net/mw/thumb.php?f=Mt2015_muxdff.png&width=800">
<meta property="og:image" content="https://hdlbits.01xz.net/mw/images/d/d6/Ece241_2014_q4.png">
<meta property="og:image" content="https://pic1.zhimg.com/80/v2-eabf7c6ae28879d23625037179c71769_720w.jpg">
<meta property="og:image" content="https://picb.zhimg.com/80/v2-d9c2495e0fb5221ba2d5904634af65e4_720w.jpg">
<meta property="og:image" content="https://pic1.zhimg.com/80/v2-5d4f23d147043256a090dc567af8aa39_720w.jpg">
<meta property="og:image" content="https://picb.zhimg.com/80/v2-15b45c5aaf44cc0dbc526331e658644c_720w.jpg">
<meta property="og:image" content="https://picb.zhimg.com/80/v2-8e2b4194ca80d257f39773a1600d9fcf_720w.jpg">
<meta property="article:published_time" content="2021-03-15T18:56:14.818Z">
<meta property="article:modified_time" content="2020-08-14T19:37:29.043Z">
<meta property="article:author" content="John Doe">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://hdlbits.01xz.net/mw/images/a/ae/Module_addsub.png">


<link rel="canonical" href="http://example.com/2021/03/16/example/">


<script class="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'en'
  };
</script>
<title> | Hexo</title>
  




  <noscript>
  <style>
  body { margin-top: 2rem; }

  .use-motion .menu-item,
  .use-motion .sidebar,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header {
    visibility: visible;
  }

  .use-motion .header,
  .use-motion .site-brand-container .toggle,
  .use-motion .footer { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle,
  .use-motion .custom-logo-image {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line {
    transform: scaleX(1);
  }

  .search-pop-overlay, .sidebar-nav { display: none; }
  .sidebar-panel { display: block; }
  </style>
</noscript>

<link rel="alternate" href="/atom.xml" title="Hexo" type="application/atom+xml">
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <h1 class="site-title">Hexo</h1>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>







</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E7%BB%84"><span class="nav-number">1.</span> <span class="nav-text">数组</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%BB%99%E5%AE%9A%E4%B8%80%E4%B8%AA8bit%E8%BE%93%E5%85%A5%E5%90%91%E9%87%8F%EF%BC%8C%E5%B0%86%E5%85%B6%E6%96%B9%E5%90%91%E8%BE%93%E5%87%BA"><span class="nav-number">1.1.</span> <span class="nav-text">给定一个8bit输入向量，将其方向输出</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%87%8D%E5%A4%8D%E9%A1%B9%E9%93%BE%E8%87%AA%E5%8A%A8%E9%93%BE%E6%8E%A5"><span class="nav-number">1.2.</span> <span class="nav-text">重复项链自动链接</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%A8%A1%E5%9D%97"><span class="nav-number">2.</span> <span class="nav-text">模块</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%88%97%E5%8C%96%E6%A8%A1%E5%9D%97"><span class="nav-number">2.1.</span> <span class="nav-text">列化模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Module-addsub-%E5%8A%A0%E6%B3%95%E5%87%8F%E6%B3%95%E5%99%A8"><span class="nav-number">2.2.</span> <span class="nav-text">Module addsub 加法减法器</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%BC%E5%90%88%E9%80%BB%E8%BE%91"><span class="nav-number">3.</span> <span class="nav-text">综合逻辑</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#always"><span class="nav-number">3.1.</span> <span class="nav-text">always</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BC%82%E6%88%96%E9%97%A8-XOR"><span class="nav-number">3.1.1.</span> <span class="nav-text">异或门 XOR  ^</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%80%89%E6%8B%A9%E9%80%BB%E8%BE%91"><span class="nav-number">3.2.</span> <span class="nav-text">选择逻辑</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#always-if2"><span class="nav-number">3.3.</span> <span class="nav-text">always if2</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#case%E9%80%89%E6%8B%A9"><span class="nav-number">3.4.</span> <span class="nav-text">case选择</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%89%E5%85%83%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="nav-number">3.5.</span> <span class="nav-text">三元运算符</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%BD%92%E7%BA%B3%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="nav-number">3.6.</span> <span class="nav-text">归纳运算符</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%BF%BB%E8%BD%AC"><span class="nav-number">3.7.</span> <span class="nav-text">翻转</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%95%B0%E7%BB%84%E5%85%A8%E5%8A%A0%E5%99%A8"><span class="nav-number">3.8.</span> <span class="nav-text">数组全加器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#generate%E7%94%A8%E6%B3%95"><span class="nav-number">3.9.</span> <span class="nav-text">generate用法</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E6%9C%AC%E7%AC%A6%E5%8F%B7%E8%AE%A4%E8%AF%86"><span class="nav-number">4.</span> <span class="nav-text">基本符号认识</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%88%96%E9%9D%9E"><span class="nav-number">4.1.</span> <span class="nav-text">或非</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%8E%E9%97%A8"><span class="nav-number">4.2.</span> <span class="nav-text">与门</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8A%A0%E6%B3%95%E5%99%A8%E4%B8%94%E5%88%A4%E6%96%AD%E7%AC%A6%E5%8F%B7%E4%B8%BA%E6%95%B0%E6%8D%AE%E6%98%AF%E5%90%A6%E6%BA%A2%E5%87%BA"><span class="nav-number">4.3.</span> <span class="nav-text">加法器且判断符号为数据是否溢出</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Problem-85-DFF-with-byte-enable-Dff16e"><span class="nav-number">5.</span> <span class="nav-text">Problem 85 : DFF with byte enable(Dff16e)</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#MUx-and-dff"><span class="nav-number">5.1.</span> <span class="nav-text">MUx and dff</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="nav-number">5.2.</span> <span class="nav-text">状态机</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BE%B9%E7%BC%98%E6%A3%80%E6%B5%8B"><span class="nav-number">5.3.</span> <span class="nav-text">边缘检测</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8-9"><span class="nav-number">6.</span> <span class="nav-text">计数器  9</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A82"><span class="nav-number">6.1.</span> <span class="nav-text">计数器2</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A83"><span class="nav-number">6.2.</span> <span class="nav-text">计数器3</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%88%86%E7%A6%BB%E4%BF%A1%E5%8F%B7"><span class="nav-number">6.3.</span> <span class="nav-text">分离信号</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#BCD%E8%AE%BE%E8%AE%A1%E4%B8%AA%E5%8D%81%E7%99%BE%E5%8D%83%E4%B8%87%E8%BF%9B%E4%BD%8D"><span class="nav-number">6.4.</span> <span class="nav-text">BCD设计个十百千万进位</span></a></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">John Doe</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives">
          <span class="site-state-item-count">3</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
  </nav>
</div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="en">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/03/16/example/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="John Doe">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Hexo">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>

      <time title="Created: 2021-03-16 02:56:14" itemprop="dateCreated datePublished" datetime="2021-03-16T02:56:14+08:00">2021-03-16</time>
    </span>
      <span class="post-meta-item">
        <span class="post-meta-item-icon">
          <i class="far fa-calendar-check"></i>
        </span>
        <span class="post-meta-item-text">Edited on</span>
        <time title="Modified: 2020-08-15 03:37:29" itemprop="dateModified" datetime="2020-08-15T03:37:29+08:00">2020-08-15</time>
      </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h2 id="数组"><a href="#数组" class="headerlink" title="数组"></a>数组</h2><h3 id="给定一个8bit输入向量，将其方向输出"><a href="#给定一个8bit输入向量，将其方向输出" class="headerlink" title="给定一个8bit输入向量，将其方向输出"></a>给定一个8bit输入向量，将其方向输出</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line">代码</span><br><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">8</span>;i++)</span><br><span class="line">        out[i]=in[<span class="number">8</span>-i-<span class="number">1</span>];</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>引入了概念生成快，后续问题解绝</p>
</blockquote>
<h3 id="重复项链自动链接"><a href="#重复项链自动链接" class="headerlink" title="重复项链自动链接"></a>重复项链自动链接</h3><p>例如{num{a,b,c}}——&gt;{a,,b,c,a,b,c}<br>题目：将一个8位扩展为32位</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> out=&#123;&#123;<span class="number">24</span>&#123;in[<span class="number">7</span>]&#125;&#125;,in&#125;;<span class="comment">//复制24个符号位，因为在verilog中只有正数，所以默认为零</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="模块"><a href="#模块" class="headerlink" title="模块"></a>模块</h2><h3 id="列化模块"><a href="#列化模块" class="headerlink" title="列化模块"></a>列化模块</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (<span class="keyword">input</span> a</span><br><span class="line">,<span class="keyword">input</span> b</span><br><span class="line">,<span class="keyword">output</span> out);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="Module-addsub-加法减法器"><a href="#Module-addsub-加法减法器" class="headerlink" title="Module addsub 加法减法器"></a>Module addsub 加法减法器</h3><p>减法器就相当于加法器加上他（取反码再+1）补码<br><img src="https://hdlbits.01xz.net/mw/images/a/ae/Module_addsub.png" alt="图片">  </p>
<blockquote>
<p>module add16(input[15:0] a,input[15:0] b,input cin,output[15:0] sum,output cout);</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">input</span> sub,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] sum</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] b_n;</span><br><span class="line">    <span class="keyword">wire</span> carry;</span><br><span class="line">    <span class="keyword">assign</span> b_n=b^&#123;<span class="number">32</span>&#123;sub&#125;&#125;;<span class="comment">//&#123;32&#123;sub&#125;&#125;=32个sub (当sub=1时，此时疑惑的作用相当于取反0⊕0=0，1⊕0=1，0⊕1=1，1⊕1=0)</span></span><br><span class="line">    add16 a0(a[<span class="number">15</span>:<span class="number">0</span>],b_n[<span class="number">15</span>:<span class="number">0</span>],sub,sum[<span class="number">15</span>:<span class="number">0</span>],carry);</span><br><span class="line">    add16 a1(a[<span class="number">31</span>:<span class="number">16</span>],b_n[<span class="number">31</span>:<span class="number">16</span>],carry,sum[<span class="number">31</span>:<span class="number">16</span>],);<span class="comment">//没输出的话直接不写</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="综合逻辑"><a href="#综合逻辑" class="headerlink" title="综合逻辑"></a>综合逻辑</h2><h3 id="always"><a href="#always" class="headerlink" title="always"></a>always</h3><p>组合逻辑：always@（*)   //*表示无论什么敏感变化都触发<br>时序逻辑：always@（posedge clk）  </p>
<blockquote>
<p>三种赋值方法<br>1.连续赋值Continuous assignments   //assign x=y<br>2.过程阻塞赋值Procedural blocking assignment  //x=y<br>3.过程非阻塞性复制Procedural non-blocking assignment //只能在过程块中  </p>
</blockquote>
<h4 id="异或门-XOR"><a href="#异或门-XOR" class="headerlink" title="异或门 XOR  ^"></a>异或门 XOR  ^</h4><p><img src="https://hdlbits.01xz.net/mw/images/4/40/Alwaysff.png">  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> out_assign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always_comb,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always_ff   );</span><br><span class="line">    <span class="keyword">assign</span> out_assign =a^b;</span><br><span class="line">    <span class="keyword">always</span>@(*) out_always_comb=a^b;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk) out_always_ff &lt;= a^b;<span class="comment">//when have a clock ,use procedural non_blocking assignment</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="选择逻辑"><a href="#选择逻辑" class="headerlink" title="选择逻辑"></a>选择逻辑</h3><p><img src="https://hdlbits.01xz.net/mw/images/9/9d/Always_if_mux.png" alt="12">  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> sel_b1,</span><br><span class="line">    <span class="keyword">input</span> sel_b2,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> out_assign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out_always   ); </span><br><span class="line">    <span class="keyword">assign</span> out_assign =sel_b1?sel_b2? b:a :a;<span class="comment">//special using way</span></span><br><span class="line">    <span class="keyword">always</span>@(*)</span><br><span class="line">        <span class="keyword">if</span>(sel_b1&amp;sel_b2)</span><br><span class="line">            out_always=b;</span><br><span class="line">    	<span class="keyword">else</span></span><br><span class="line">            out_always=a;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="always-if2"><a href="#always-if2" class="headerlink" title="always if2"></a>always if2</h3><blockquote>
<p>设计原则，避免产生锁存器  </p>
</blockquote>
<h3 id="case选择"><a href="#case选择" class="headerlink" title="case选择"></a>case选择</h3><p>按下arroy key，扫描到，对应值加一  </p>
<blockquote>
<p>注明：如果一开始加入默认值的话，则在结尾不需要加default</p>
</blockquote>
<table>
<thead>
<tr>
<th>scancode</th>
<th>arrow key</th>
</tr>
</thead>
<tbody><tr>
<td>16’he06b</td>
<td>left arrow</td>
</tr>
<tr>
<td>16’he072</td>
<td>down arrow</td>
</tr>
<tr>
<td>16’he074</td>
<td>right arrow</td>
</tr>
<tr>
<td>16’he075</td>
<td>up arrow</td>
</tr>
<tr>
<td>Anything else</td>
<td>none</td>
</tr>
</tbody></table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// synthesis verilog_input_version verilog_2001</span></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] scancode,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> left,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> down,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> right,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> up  ); </span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        up=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        down=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        left=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        right=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">case</span>(scancode)</span><br><span class="line">         <span class="number">16&#x27;he06b</span>:left=<span class="number">1&#x27;b1</span>;</span><br><span class="line">         <span class="number">16&#x27;he072</span>:down=<span class="number">1&#x27;b1</span>;</span><br><span class="line">         <span class="number">16&#x27;he074</span>:right=<span class="number">1&#x27;b1</span>;</span><br><span class="line">         <span class="number">16&#x27;he075</span>:up=<span class="number">1&#x27;b1</span>;</span><br><span class="line">        </span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="三元运算符"><a href="#三元运算符" class="headerlink" title="三元运算符"></a>三元运算符</h3><p><em><strong>condition ? if_ture : if_false</strong></em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">(<span class="number">0</span> ? <span class="number">3</span> : <span class="number">5</span>)     <span class="comment">// This is 5 because the condition is false.</span></span><br><span class="line">(sel ? b : a)   <span class="comment">// A 2-to-1 multiplexer between a and b selected by sel.</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)         <span class="comment">// A T-flip-flop.t 触发器</span></span><br><span class="line">  q &lt;= toggle ? ~q : q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*)                   <span class="comment">// State transition logic for a one-input FSM</span></span><br><span class="line">  <span class="keyword">case</span> (state)</span><br><span class="line">    A: next = w ? B : A;</span><br><span class="line">    B: next = w ? A : B;</span><br><span class="line">  <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> out = ena ? q : <span class="number">1&#x27;bz</span>;  <span class="comment">// A tri-state buffer 三态缓冲器</span></span><br><span class="line"></span><br><span class="line">((sel[<span class="number">1</span>:<span class="number">0</span>] == <span class="number">2&#x27;h0</span>) ? a :     <span class="comment">// A 3-to-1 mux 三选一mux</span></span><br><span class="line"> (sel[<span class="number">1</span>:<span class="number">0</span>] == <span class="number">2&#x27;h1</span>) ? b :</span><br><span class="line">                      c )</span><br></pre></td></tr></table></figure>


<blockquote>
<p>Given four unsigned numbers, find the minimum. Unsigned numbers can be compared with standard comparison operators (a &lt; b). Use the conditional operator to make two-way min circuits, then compose a few of them to create a 4-way min circuit. You’ll probably want some wire vectors for the intermediate results.  </p>
</blockquote>
<p>经典找最小</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (  </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a, b, c, d,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] min);</span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a, b, c, d,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] min);<span class="comment">//</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] result1;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] result2;</span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">    result1=(a&lt;b)? a:b;</span><br><span class="line">    result2=(result1&lt;c)? result1:c;</span><br><span class="line">    min=(result2&lt;d)? result2:d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// assign intermediate_result1 = compare? true: false;</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="归纳运算符"><a href="#归纳运算符" class="headerlink" title="归纳运算符"></a>归纳运算符</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line">&amp; a[<span class="number">3</span>:<span class="number">0</span>]     <span class="comment">// AND: a[3]&amp;a[2]&amp;a[1]&amp;a[0]. Equivalent to (a[3:0] == 4&#x27;hf)</span></span><br><span class="line">| b[<span class="number">3</span>:<span class="number">0</span>]     <span class="comment">// OR:  b[3]|b[2]|b[1]|b[0]. Equivalent to (b[3:0] != 4&#x27;h0)</span></span><br><span class="line">^ c[<span class="number">2</span>:<span class="number">0</span>]     <span class="comment">// XOR: c[2]^c[1]^c[0]</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="翻转"><a href="#翻转" class="headerlink" title="翻转"></a>翻转</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">99</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">0</span>] out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span>@(*) </span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(<span class="keyword">int</span> i=<span class="number">0</span>;i&lt;<span class="number">100</span>;i++)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            out[i]=in[<span class="number">99</span>-i];</span><br><span class="line">        <span class="keyword">end</span><span class="comment">//这样定义为systemverilog中的用法,正确的用法应该在外部定义integer 1;</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="数组全加器"><a href="#数组全加器" class="headerlink" title="数组全加器"></a>数组全加器</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">99</span>:<span class="number">0</span>] a, b,</span><br><span class="line">    <span class="keyword">input</span> cin,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">0</span>] cout,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">0</span>] sum );</span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">99</span>:<span class="number">0</span>] a, b,</span><br><span class="line">    <span class="keyword">input</span> cin,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">0</span>] cout,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">99</span>:<span class="number">0</span>] sum );</span><br><span class="line">    <span class="keyword">assign</span> cout[<span class="number">0</span>]=a[<span class="number">0</span>]&amp;b[<span class="number">0</span>]|a[<span class="number">0</span>]&amp;cin|b[<span class="number">0</span>]&amp;cin;</span><br><span class="line">    <span class="keyword">assign</span> sum[<span class="number">0</span>]=a[<span class="number">0</span>]^b[<span class="number">0</span>]^cin;</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span>@(*)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">1</span>;i&lt;<span class="number">100</span>;i++)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                   cout[i] =a[i]&amp;b[i]|a[i]&amp;cout[i-<span class="number">1</span>]|b[i]&amp;cout[i-<span class="number">1</span>];</span><br><span class="line">                <span class="keyword">end</span>                        </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(*)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">1</span>;i&lt;<span class="number">100</span>;i++)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                   sum[i]=a[i]^b[i]^cout[i-<span class="number">1</span>];</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>


<h3 id="generate用法"><a href="#generate用法" class="headerlink" title="generate用法"></a>generate用法</h3><blockquote>
<p>什么情况下用generate<br><em><strong>循环内部要调用内部模块</strong></em></p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="comment">//语法</span></span><br><span class="line"><span class="keyword">genvar</span> ;<span class="comment">//定义变量</span></span><br><span class="line"><span class="keyword">generate</span></span><br><span class="line"><span class="keyword">for</span> (=<span class="number">0</span>; &lt; ; =+<span class="number">1</span>)</span><br><span class="line"><span class="keyword">begin</span>: <span class="comment">//必须有名字</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endgenerate</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="基本符号认识"><a href="#基本符号认识" class="headerlink" title="基本符号认识"></a>基本符号认识</h2><h3 id="或非"><a href="#或非" class="headerlink" title="或非"></a>或非</h3><p>~(in1|in2)<br><img src="https://hdlbits.01xz.net/mw/images/e/e9/Exams_m2014q4e.png" alt="ds"></p>
<h3 id="与门"><a href="#与门" class="headerlink" title="与门"></a>与门</h3><p>in1&amp;(~in2)<br><img src="https://hdlbits.01xz.net/mw/images/b/b6/Exams_m2014q4f.png" alt="a"></p>
<h3 id="加法器且判断符号为数据是否溢出"><a href="#加法器且判断符号为数据是否溢出" class="headerlink" title="加法器且判断符号为数据是否溢出"></a>加法器且判断符号为数据是否溢出</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] s,</span><br><span class="line">    <span class="keyword">output</span> overflow</span><br><span class="line">); <span class="comment">//</span></span><br><span class="line">        <span class="keyword">assign</span> s = a + b;</span><br><span class="line">    <span class="keyword">assign</span> overflow = ( a[<span class="number">7</span>] &amp;&amp; b[<span class="number">7</span>] &amp;&amp; ~s[<span class="number">7</span>] ) || (~a[<span class="number">7</span>] &amp;&amp; ~b[<span class="number">7</span>] &amp;&amp; s[<span class="number">7</span>]);<span class="comment">//判断符号位运算是否改变</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>


<h2 id="Problem-85-DFF-with-byte-enable-Dff16e"><a href="#Problem-85-DFF-with-byte-enable-Dff16e" class="headerlink" title="Problem 85 : DFF with byte enable(Dff16e)"></a><strong>Problem 85 : DFF with byte enable(Dff16e)</strong></h2><p>本题中需要创建一个 16 路 D触发器。部分情况下，只需要多路触发器中的一部分触发器工作，此时可以通过 ena 使能端进行控制。使能端 ena 信号有效时，触发器在时钟上升沿工作。</p>
<p>byteena 使能信号以 byte 为单位管理 8 路触发器在时钟边沿触发与否。byteena [1] 作为 d[15:8] 高位字节的使能端，byteena [0] 则控制 d 的低位字节。</p>
<p>resetn 为同步，低电平有效复位信号。</p>
<p>所有的触发器在时钟上升沿被触发。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> resetn,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] byteena,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] d,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] q</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(~resetn)</span><br><span class="line">                q&lt;=<span class="number">16&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(byteena[<span class="number">0</span>]||byteena[<span class="number">1</span>])</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(byteena[<span class="number">0</span>])</span><br><span class="line">                        q[<span class="number">7</span>:<span class="number">0</span>]&lt;=d[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">                    <span class="keyword">if</span>(byteena[<span class="number">1</span>])</span><br><span class="line">                        q[<span class="number">15</span>:<span class="number">8</span>]&lt;=d[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            </span><br><span class="line">            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="MUx-and-dff"><a href="#MUx-and-dff" class="headerlink" title="MUx and dff"></a>MUx and dff</h3><blockquote>
<p>MUX多路选择器，dff触发器  </p>
</blockquote>
<p><strong>实现其中一个模块</strong>  </p>
<p><img src="https://hdlbits.01xz.net/mw/thumb.php?f=Mt2015_muxdff.png&width=800" alt="a"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> L,</span><br><span class="line">	<span class="keyword">input</span> r_in,</span><br><span class="line">	<span class="keyword">input</span> q_in,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> Q);</span><br><span class="line">    <span class="keyword">wire</span> temp;</span><br><span class="line">    <span class="keyword">assign</span> temp = L?r_in:q_in;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">            Q&lt;=temp;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="状态机"><a href="#状态机" class="headerlink" title="状态机"></a>状态机</h3><blockquote>
<p>在q开始前都为0的情况下写出题目<br><img src="https://hdlbits.01xz.net/mw/images/d/d6/Ece241_2014_q4.png">  </p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> x,</span><br><span class="line">    <span class="keyword">output</span> z</span><br><span class="line">); </span><br><span class="line">    <span class="keyword">reg</span> q1=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">reg</span> q2=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">reg</span> q3=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q1=x^q1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q2=x&amp;(~q2);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q3=x|(~q3);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">   	<span class="keyword">assign</span> z = ~(q1 | q2 | q3); </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="边缘检测"><a href="#边缘检测" class="headerlink" title="边缘检测"></a>边缘检测</h3><blockquote>
<p>提示：具体的设计可以采用一个寄存器Q来存储上一个时钟沿的输入值D，当寄存器输出Q与输入D的值分别为1、0时，则检测到下降沿。<br><img src="https://pic1.zhimg.com/80/v2-eabf7c6ae28879d23625037179c71769_720w.jpg">  </p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] pedge</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] temp;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            temp&lt;=in;</span><br><span class="line">            pedge &lt;= ~temp &amp; in;<span class="comment">//temp比in晚一个时钟 当上个时钟输入为低电平，这个时钟为高电平的时候，检测到上升沿，及temp=0，in=1时候；</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="计数器-9"><a href="#计数器-9" class="headerlink" title="计数器  9"></a>计数器  9</h2><p><img src="https://picb.zhimg.com/80/v2-d9c2495e0fb5221ba2d5904634af65e4_720w.jpg">  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,      <span class="comment">// Synchronous active-high reset</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(reset)</span><br><span class="line">                q &lt;= <span class="number">4&#x27;b0000</span>;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                q &lt;= q + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="计数器2"><a href="#计数器2" class="headerlink" title="计数器2"></a>计数器2</h3><p><img src="https://pic1.zhimg.com/80/v2-5d4f23d147043256a090dc567af8aa39_720w.jpg">  </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,        <span class="comment">// Synchronous active-high reset</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(reset)</span><br><span class="line">                q&lt;=<span class="number">4&#x27;b0000</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(q&lt;=<span class="number">4&#x27;b1000</span>)<span class="comment">//you know yeyeye</span></span><br><span class="line">                q&lt;=q+<span class="number">4&#x27;b1</span>;</span><br><span class="line">            	<span class="keyword">else</span></span><br><span class="line">                q&lt;=<span class="number">4&#x27;b0000</span>;  </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="计数器3"><a href="#计数器3" class="headerlink" title="计数器3"></a>计数器3</h3><p><img src="https://picb.zhimg.com/80/v2-15b45c5aaf44cc0dbc526331e658644c_720w.jpg">  </p>
<blockquote>
<p>解：这道题目不要想太复杂，就是当slowena为1的时候开始计数，其他照着写，就单纯多谢个if加上个条件罢了  </p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> slowena,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] q);</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(reset|(q&gt;=<span class="number">4&#x27;b1001</span>)&amp;slowena)<span class="comment">//当复位q=9且slowena为1要进行下一个计数时候</span></span><br><span class="line">                q&lt;=<span class="number">4&#x27;b0000</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(slowena)</span><br><span class="line">                q&lt;=q+<span class="number">1&#x27;b1</span>;</span><br><span class="line">            	<span class="keyword">else</span> </span><br><span class="line">                q&lt;=q;</span><br><span class="line">            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="分离信号"><a href="#分离信号" class="headerlink" title="分离信号"></a>分离信号</h3><p>从1000Hz中分离出1Hz的信号，叫做OneHertz。这个主要用作与数字时钟中。利用一个模10的BCD计数器和尽量少的逻辑门来建立一个时钟分频器。同时输出每个BCD计算器的使能信号(c_enable[0]为高位，c_enable[2]为低位)。</p>
<p>题目已经给我们提供了BCD计数器。Enable信号高有效。Reset信号高有效且复位为0。我们设计的电路中均要采用1000Hz的时钟。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> bcdcount (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> enable,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] Q</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<p>verilog<br>解答与解析</p>
<p>本题可以这样考虑，假设三个定时器a，b，c都是模10的计数器，a的输入时钟是1000Hz，每当a计到10的时候，给b一个使能，相当于a计10次，b才计1次，b是a的十分之一，故b的时钟是100Hz。同理c是a的百分之1为10Hz。所以到999是输出就为1Hz了。</p>
<h3 id="BCD设计个十百千万进位"><a href="#BCD设计个十百千万进位" class="headerlink" title="BCD设计个十百千万进位"></a>BCD设计个十百千万进位</h3><blockquote>
<p>时序图<br><img src="https://picb.zhimg.com/80/v2-8e2b4194ca80d257f39773a1600d9fcf_720w.jpg">  </p>
</blockquote>
<blockquote>
<p>设计一个4位BCD（二进制编码十进制）计数器。每个十进制数字使用4-bit来表示：q[3:0]是个位，q[7:4]是十位等。对于ena[3:1]，该信号用来表示个位、十位和百位的进位。时序图如下图所示：</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,   <span class="comment">// Synchronous active-high reset</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">1</span>] ena,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] q);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//one</span></span><br><span class="line">    count Inst1_count</span><br><span class="line">    (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset),</span><br><span class="line">        <span class="variable">.ena</span>(<span class="number">1&#x27;b1</span>),</span><br><span class="line">        <span class="variable">.q</span>(q[<span class="number">3</span>:<span class="number">0</span>])</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//ten </span></span><br><span class="line">    count Inst2_count</span><br><span class="line">    (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset),</span><br><span class="line">        <span class="variable">.ena</span>(q[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4&#x27;d9</span>),</span><br><span class="line">        <span class="variable">.q</span>(q[<span class="number">7</span>:<span class="number">4</span>])</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//hundred</span></span><br><span class="line">    count Inst3_count</span><br><span class="line">    (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset),</span><br><span class="line">        <span class="variable">.ena</span>(q[<span class="number">7</span>:<span class="number">4</span>] == <span class="number">4&#x27;d9</span> &amp;&amp; q[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4&#x27;d9</span>),</span><br><span class="line">        <span class="variable">.q</span>(q[<span class="number">11</span>:<span class="number">8</span>])</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//thousand</span></span><br><span class="line">    count Inst4_count</span><br><span class="line">    (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset),</span><br><span class="line">        <span class="variable">.ena</span>(q[<span class="number">11</span>:<span class="number">8</span>] == <span class="number">4&#x27;d9</span> &amp;&amp; q[<span class="number">7</span>:<span class="number">4</span>] == <span class="number">4&#x27;d9</span> &amp;&amp; q[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4&#x27;d9</span>),</span><br><span class="line">        <span class="variable">.q</span>(q[<span class="number">15</span>:<span class="number">12</span>])</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//用来表示进位</span></span><br><span class="line">    <span class="keyword">assign</span> ena = &#123;q[<span class="number">11</span>:<span class="number">8</span>] == <span class="number">4&#x27;d9</span> &amp;&amp; q[<span class="number">7</span>:<span class="number">4</span>] == <span class="number">4&#x27;d9</span> &amp;&amp; q[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4&#x27;d9</span>, q[<span class="number">7</span>:<span class="number">4</span>] == <span class="number">4&#x27;d9</span> &amp;&amp; q[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4&#x27;d9</span>, q[<span class="number">3</span>:<span class="number">0</span>] == <span class="number">4&#x27;d9</span>&#125;;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> count</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> ena,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] q</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(reset)</span><br><span class="line">                q &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (ena)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(q == <span class="number">4&#x27;d9</span>) </span><br><span class="line">                        q &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">                    <span class="keyword">else</span></span><br><span class="line">                        q &lt;= q + <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>
    </div>

    
    
    

    <footer class="post-footer">

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2021/03/16/test-my-site/" rel="prev" title="test_my_site">
                  <i class="fa fa-chevron-left"></i> test_my_site
                </a>
            </div>
            <div class="post-nav-item">
            </div>
          </div>
    </footer>
  </article>
</div>







<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      const activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      const commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>
</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">John Doe</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/muse/" class="theme-link" rel="noopener" target="_blank">NexT.Muse</a>
  </div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js"></script>
<script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  






  





</body>
</html>
