VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN py2asic_test ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 198000.0 177000.0 ) ( 3033000.0 859000.0 ) ;

TRACKS X 3 DO 4333 STEP 700 LAYER METAL4 ;
TRACKS Y 3 DO 1227 STEP 700 LAYER METAL4 ;
TRACKS X 2 DO 4333 STEP 700 LAYER METAL3 ;
TRACKS Y 2 DO 1227 STEP 700 LAYER METAL3 ;
TRACKS X 1 DO 4333 STEP 700 LAYER METAL2 ;
TRACKS Y 1 DO 1227 STEP 700 LAYER METAL2 ;
TRACKS X 0 DO 4333 STEP 700 LAYER METAL1 ;
TRACKS Y 0 DO 1227 STEP 700 LAYER METAL1 ;

COMPONENTS 80 ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 975450 404330 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 995570 404330 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1001720 404330 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 975450 426330 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 995570 426330 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1001720 426330 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 975450 448330 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 995570 448330 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1001720 448330 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 975450 470330 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 995570 470330 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1001720 470330 ) N ;
- I_0_12 TSMC350nm_drainSelect01d3 + PLACED ( 1021840 404330 ) N ;
- I_0_13 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1038500 404330 ) N ;
- I_0_14 TSMC350nm_drainSelect01d3 + PLACED ( 1021840 426330 ) N ;
- I_0_15 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1038500 426330 ) N ;
- I_0_16 TSMC350nm_drainSelect01d3 + PLACED ( 1021840 448330 ) N ;
- I_0_17 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1038500 448330 ) N ;
- I_0_18 TSMC350nm_drainSelect01d3 + PLACED ( 1021840 470330 ) N ;
- I_0_19 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1038500 470330 ) N ;
- I_0_21 TSMC350nm_GateMuxSwcTile + PLACED ( 1057350 507330 ) N ;
- I_0_22 TSMC350nm_GateMuxSwcTile + PLACED ( 1078350 507330 ) N ;
- I_0_23 TSMC350nm_GateMuxSwcTile + PLACED ( 1099350 507330 ) N ;
- I_0_24 TSMC350nm_GateMuxSwcTile + PLACED ( 1120350 507330 ) N ;
- I_0_25 TSMC350nm_GateMuxSwcTile + PLACED ( 1141350 507330 ) N ;
- I_0_26 TSMC350nm_GateMuxSwcTile + PLACED ( 1162350 507330 ) N ;
- I_0_27 TSMC350nm_GateMuxSwcTile + PLACED ( 1183350 507330 ) N ;
- I_0_28 TSMC350nm_GateMuxSwcTile + PLACED ( 1204350 507330 ) N ;
- I_0_32 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1057350 544330 ) N ;
- I_0_33 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1099350 544330 ) N ;
- I_0_34 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1141350 544330 ) N ;
- I_0_35 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1183350 544330 ) N ;
- I_0_40 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 1057350 566330 ) N ;
- I_0_41 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 1099350 566330 ) N ;
- I_0_42 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 1141350 566330 ) N ;
- I_0_43 TSMC350nm_VinjDecode2to4_htile_D_bridge + PLACED ( 1183350 566330 ) N ;
- I_0_48 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1057350 588330 ) N ;
- I_0_49 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1099350 588330 ) N ;
- I_0_50 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1141350 588330 ) N ;
- I_0_51 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1183350 588330 ) N ;
- I_1_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 2003050 404330 ) N ;
- I_1_1 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 2023170 404330 ) N ;
- I_1_2 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 2029320 404330 ) N ;
- I_1_3 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 2003050 426330 ) N ;
- I_1_4 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 2023170 426330 ) N ;
- I_1_5 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 2029320 426330 ) N ;
- I_1_6 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 2003050 448330 ) N ;
- I_1_7 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 2023170 448330 ) N ;
- I_1_8 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 2029320 448330 ) N ;
- I_1_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 2003050 470330 ) N ;
- I_1_10 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 2023170 470330 ) N ;
- I_1_11 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 2029320 470330 ) N ;
- I_1_12 TSMC350nm_drainSelect01d3 + PLACED ( 2049440 404330 ) N ;
- I_1_13 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 2066100 404330 ) N ;
- I_1_14 TSMC350nm_drainSelect01d3 + PLACED ( 2049440 426330 ) N ;
- I_1_15 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 2066100 426330 ) N ;
- I_1_16 TSMC350nm_drainSelect01d3 + PLACED ( 2049440 448330 ) N ;
- I_1_17 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 2066100 448330 ) N ;
- I_1_18 TSMC350nm_drainSelect01d3 + PLACED ( 2049440 470330 ) N ;
- I_1_19 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 2066100 470330 ) N ;
- I_1_21 TSMC350nm_GateMuxSwcTile + PLACED ( 2084950 507330 ) N ;
- I_1_22 TSMC350nm_GateMuxSwcTile + PLACED ( 2105950 507330 ) N ;
- I_1_23 TSMC350nm_GateMuxSwcTile + PLACED ( 2126950 507330 ) N ;
- I_1_24 TSMC350nm_GateMuxSwcTile + PLACED ( 2147950 507330 ) N ;
- I_1_25 TSMC350nm_GateMuxSwcTile + PLACED ( 2168950 507330 ) N ;
- I_1_26 TSMC350nm_GateMuxSwcTile + PLACED ( 2189950 507330 ) N ;
- I_1_27 TSMC350nm_GateMuxSwcTile + PLACED ( 2210950 507330 ) N ;
- I_1_28 TSMC350nm_GateMuxSwcTile + PLACED ( 2231950 507330 ) N ;
- I_1_32 TSMC350nm_VinjDecode2to4_htile + PLACED ( 2084950 544330 ) N ;
- I_1_33 TSMC350nm_VinjDecode2to4_htile + PLACED ( 2126950 544330 ) N ;
- I_1_34 TSMC350nm_VinjDecode2to4_htile + PLACED ( 2168950 544330 ) N ;
- I_1_35 TSMC350nm_VinjDecode2to4_htile + PLACED ( 2210950 544330 ) N ;
- I_1_40 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 2084950 566330 ) N ;
- I_1_41 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 2126950 566330 ) N ;
- I_1_42 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 2168950 566330 ) N ;
- I_1_43 TSMC350nm_VinjDecode2to4_htile_D_bridge + PLACED ( 2210950 566330 ) N ;
- I_1_48 TSMC350nm_VinjDecode2to4_htile + PLACED ( 2084950 588330 ) N ;
- I_1_49 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 2126950 588330 ) N ;
- I_1_50 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 2168950 588330 ) N ;
- I_1_51 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 2210950 588330 ) N ;
END COMPONENTS

