$date
	Mon Jun 29 14:14:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out_nand_gate $end
$var reg 1 " clk $end
$var reg 1 # inA $end
$var reg 1 $ inB $end
$scope module nand_gate_0 $end
$var wire 1 % inA $end
$var wire 1 & inB $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
1"
1!
$end
#100000
1#
1%
#200000
1$
1&
0#
0%
#300000
0!
1#
1%
#500000
0"
#1000000
1"
#1500000
0"
#2000000
1"
#2500000
0"
#3000000
1"
#3500000
0"
#4000000
1"
#4500000
0"
#5000000
1"
#5500000
0"
#6000000
1"
#6500000
0"
#7000000
1"
#7500000
0"
#8000000
1"
#8500000
0"
#9000000
1"
#9500000
0"
#10000000
1"
