
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xargs_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a88 <.init>:
  401a88:	stp	x29, x30, [sp, #-16]!
  401a8c:	mov	x29, sp
  401a90:	bl	402020 <ferror@plt+0x60>
  401a94:	ldp	x29, x30, [sp], #16
  401a98:	ret

Disassembly of section .plt:

0000000000401aa0 <mbrtowc@plt-0x20>:
  401aa0:	stp	x16, x30, [sp, #-16]!
  401aa4:	adrp	x16, 41b000 <ferror@plt+0x19040>
  401aa8:	ldr	x17, [x16, #4088]
  401aac:	add	x16, x16, #0xff8
  401ab0:	br	x17
  401ab4:	nop
  401ab8:	nop
  401abc:	nop

0000000000401ac0 <mbrtowc@plt>:
  401ac0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ac4:	ldr	x17, [x16]
  401ac8:	add	x16, x16, #0x0
  401acc:	br	x17

0000000000401ad0 <memcpy@plt>:
  401ad0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ad4:	ldr	x17, [x16, #8]
  401ad8:	add	x16, x16, #0x8
  401adc:	br	x17

0000000000401ae0 <_exit@plt>:
  401ae0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ae4:	ldr	x17, [x16, #16]
  401ae8:	add	x16, x16, #0x10
  401aec:	br	x17

0000000000401af0 <strtoul@plt>:
  401af0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401af4:	ldr	x17, [x16, #24]
  401af8:	add	x16, x16, #0x18
  401afc:	br	x17

0000000000401b00 <strlen@plt>:
  401b00:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b04:	ldr	x17, [x16, #32]
  401b08:	add	x16, x16, #0x20
  401b0c:	br	x17

0000000000401b10 <fputs@plt>:
  401b10:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b14:	ldr	x17, [x16, #40]
  401b18:	add	x16, x16, #0x28
  401b1c:	br	x17

0000000000401b20 <exit@plt>:
  401b20:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b24:	ldr	x17, [x16, #48]
  401b28:	add	x16, x16, #0x30
  401b2c:	br	x17

0000000000401b30 <error@plt>:
  401b30:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b34:	ldr	x17, [x16, #56]
  401b38:	add	x16, x16, #0x38
  401b3c:	br	x17

0000000000401b40 <strnlen@plt>:
  401b40:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b44:	ldr	x17, [x16, #64]
  401b48:	add	x16, x16, #0x40
  401b4c:	br	x17

0000000000401b50 <setenv@plt>:
  401b50:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b54:	ldr	x17, [x16, #72]
  401b58:	add	x16, x16, #0x48
  401b5c:	br	x17

0000000000401b60 <putc@plt>:
  401b60:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b64:	ldr	x17, [x16, #80]
  401b68:	add	x16, x16, #0x50
  401b6c:	br	x17

0000000000401b70 <pipe@plt>:
  401b70:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b74:	ldr	x17, [x16, #88]
  401b78:	add	x16, x16, #0x58
  401b7c:	br	x17

0000000000401b80 <opendir@plt>:
  401b80:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b84:	ldr	x17, [x16, #96]
  401b88:	add	x16, x16, #0x60
  401b8c:	br	x17

0000000000401b90 <__cxa_atexit@plt>:
  401b90:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401b94:	ldr	x17, [x16, #104]
  401b98:	add	x16, x16, #0x68
  401b9c:	br	x17

0000000000401ba0 <iswcntrl@plt>:
  401ba0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ba4:	ldr	x17, [x16, #112]
  401ba8:	add	x16, x16, #0x70
  401bac:	br	x17

0000000000401bb0 <fork@plt>:
  401bb0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401bb4:	ldr	x17, [x16, #120]
  401bb8:	add	x16, x16, #0x78
  401bbc:	br	x17

0000000000401bc0 <lseek@plt>:
  401bc0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401bc4:	ldr	x17, [x16, #128]
  401bc8:	add	x16, x16, #0x80
  401bcc:	br	x17

0000000000401bd0 <__fpending@plt>:
  401bd0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401bd4:	ldr	x17, [x16, #136]
  401bd8:	add	x16, x16, #0x88
  401bdc:	br	x17

0000000000401be0 <snprintf@plt>:
  401be0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401be4:	ldr	x17, [x16, #144]
  401be8:	add	x16, x16, #0x90
  401bec:	br	x17

0000000000401bf0 <fileno@plt>:
  401bf0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401bf4:	ldr	x17, [x16, #152]
  401bf8:	add	x16, x16, #0x98
  401bfc:	br	x17

0000000000401c00 <signal@plt>:
  401c00:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c04:	ldr	x17, [x16, #160]
  401c08:	add	x16, x16, #0xa0
  401c0c:	br	x17

0000000000401c10 <fclose@plt>:
  401c10:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c14:	ldr	x17, [x16, #168]
  401c18:	add	x16, x16, #0xa8
  401c1c:	br	x17

0000000000401c20 <getpid@plt>:
  401c20:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c24:	ldr	x17, [x16, #176]
  401c28:	add	x16, x16, #0xb0
  401c2c:	br	x17

0000000000401c30 <nl_langinfo@plt>:
  401c30:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c34:	ldr	x17, [x16, #184]
  401c38:	add	x16, x16, #0xb8
  401c3c:	br	x17

0000000000401c40 <malloc@plt>:
  401c40:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c44:	ldr	x17, [x16, #192]
  401c48:	add	x16, x16, #0xc0
  401c4c:	br	x17

0000000000401c50 <wcwidth@plt>:
  401c50:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c54:	ldr	x17, [x16, #200]
  401c58:	add	x16, x16, #0xc8
  401c5c:	br	x17

0000000000401c60 <open@plt>:
  401c60:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c64:	ldr	x17, [x16, #208]
  401c68:	add	x16, x16, #0xd0
  401c6c:	br	x17

0000000000401c70 <poll@plt>:
  401c70:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c74:	ldr	x17, [x16, #216]
  401c78:	add	x16, x16, #0xd8
  401c7c:	br	x17

0000000000401c80 <sigemptyset@plt>:
  401c80:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c84:	ldr	x17, [x16, #224]
  401c88:	add	x16, x16, #0xe0
  401c8c:	br	x17

0000000000401c90 <strncmp@plt>:
  401c90:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401c94:	ldr	x17, [x16, #232]
  401c98:	add	x16, x16, #0xe8
  401c9c:	br	x17

0000000000401ca0 <bindtextdomain@plt>:
  401ca0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ca4:	ldr	x17, [x16, #240]
  401ca8:	add	x16, x16, #0xf0
  401cac:	br	x17

0000000000401cb0 <__libc_start_main@plt>:
  401cb0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401cb4:	ldr	x17, [x16, #248]
  401cb8:	add	x16, x16, #0xf8
  401cbc:	br	x17

0000000000401cc0 <memset@plt>:
  401cc0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401cc4:	ldr	x17, [x16, #256]
  401cc8:	add	x16, x16, #0x100
  401ccc:	br	x17

0000000000401cd0 <fdopen@plt>:
  401cd0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401cd4:	ldr	x17, [x16, #264]
  401cd8:	add	x16, x16, #0x108
  401cdc:	br	x17

0000000000401ce0 <calloc@plt>:
  401ce0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ce4:	ldr	x17, [x16, #272]
  401ce8:	add	x16, x16, #0x110
  401cec:	br	x17

0000000000401cf0 <bcmp@plt>:
  401cf0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401cf4:	ldr	x17, [x16, #280]
  401cf8:	add	x16, x16, #0x118
  401cfc:	br	x17

0000000000401d00 <readdir@plt>:
  401d00:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d04:	ldr	x17, [x16, #288]
  401d08:	add	x16, x16, #0x120
  401d0c:	br	x17

0000000000401d10 <realloc@plt>:
  401d10:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d14:	ldr	x17, [x16, #296]
  401d18:	add	x16, x16, #0x128
  401d1c:	br	x17

0000000000401d20 <getc@plt>:
  401d20:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d24:	ldr	x17, [x16, #304]
  401d28:	add	x16, x16, #0x130
  401d2c:	br	x17

0000000000401d30 <closedir@plt>:
  401d30:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d34:	ldr	x17, [x16, #312]
  401d38:	add	x16, x16, #0x138
  401d3c:	br	x17

0000000000401d40 <close@plt>:
  401d40:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d44:	ldr	x17, [x16, #320]
  401d48:	add	x16, x16, #0x140
  401d4c:	br	x17

0000000000401d50 <sigaction@plt>:
  401d50:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d54:	ldr	x17, [x16, #328]
  401d58:	add	x16, x16, #0x148
  401d5c:	br	x17

0000000000401d60 <strrchr@plt>:
  401d60:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d64:	ldr	x17, [x16, #336]
  401d68:	add	x16, x16, #0x150
  401d6c:	br	x17

0000000000401d70 <__gmon_start__@plt>:
  401d70:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d74:	ldr	x17, [x16, #344]
  401d78:	add	x16, x16, #0x158
  401d7c:	br	x17

0000000000401d80 <fdopendir@plt>:
  401d80:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d84:	ldr	x17, [x16, #352]
  401d88:	add	x16, x16, #0x160
  401d8c:	br	x17

0000000000401d90 <write@plt>:
  401d90:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401d94:	ldr	x17, [x16, #360]
  401d98:	add	x16, x16, #0x168
  401d9c:	br	x17

0000000000401da0 <abort@plt>:
  401da0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401da4:	ldr	x17, [x16, #368]
  401da8:	add	x16, x16, #0x170
  401dac:	br	x17

0000000000401db0 <mbsinit@plt>:
  401db0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401db4:	ldr	x17, [x16, #376]
  401db8:	add	x16, x16, #0x178
  401dbc:	br	x17

0000000000401dc0 <textdomain@plt>:
  401dc0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401dc4:	ldr	x17, [x16, #384]
  401dc8:	add	x16, x16, #0x180
  401dcc:	br	x17

0000000000401dd0 <getopt_long@plt>:
  401dd0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401dd4:	ldr	x17, [x16, #392]
  401dd8:	add	x16, x16, #0x188
  401ddc:	br	x17

0000000000401de0 <execvp@plt>:
  401de0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401de4:	ldr	x17, [x16, #400]
  401de8:	add	x16, x16, #0x190
  401dec:	br	x17

0000000000401df0 <strcmp@plt>:
  401df0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401df4:	ldr	x17, [x16, #408]
  401df8:	add	x16, x16, #0x198
  401dfc:	br	x17

0000000000401e00 <__ctype_b_loc@plt>:
  401e00:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e04:	ldr	x17, [x16, #416]
  401e08:	add	x16, x16, #0x1a0
  401e0c:	br	x17

0000000000401e10 <strtol@plt>:
  401e10:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e14:	ldr	x17, [x16, #424]
  401e18:	add	x16, x16, #0x1a8
  401e1c:	br	x17

0000000000401e20 <fseeko@plt>:
  401e20:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e24:	ldr	x17, [x16, #432]
  401e28:	add	x16, x16, #0x1b0
  401e2c:	br	x17

0000000000401e30 <free@plt>:
  401e30:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e34:	ldr	x17, [x16, #440]
  401e38:	add	x16, x16, #0x1b8
  401e3c:	br	x17

0000000000401e40 <__ctype_get_mb_cur_max@plt>:
  401e40:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e44:	ldr	x17, [x16, #448]
  401e48:	add	x16, x16, #0x1c0
  401e4c:	br	x17

0000000000401e50 <strchr@plt>:
  401e50:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e54:	ldr	x17, [x16, #456]
  401e58:	add	x16, x16, #0x1c8
  401e5c:	br	x17

0000000000401e60 <fcntl@plt>:
  401e60:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e64:	ldr	x17, [x16, #464]
  401e68:	add	x16, x16, #0x1d0
  401e6c:	br	x17

0000000000401e70 <fflush@plt>:
  401e70:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e74:	ldr	x17, [x16, #472]
  401e78:	add	x16, x16, #0x1d8
  401e7c:	br	x17

0000000000401e80 <strcpy@plt>:
  401e80:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e84:	ldr	x17, [x16, #480]
  401e88:	add	x16, x16, #0x1e0
  401e8c:	br	x17

0000000000401e90 <dirfd@plt>:
  401e90:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401e94:	ldr	x17, [x16, #488]
  401e98:	add	x16, x16, #0x1e8
  401e9c:	br	x17

0000000000401ea0 <getrlimit@plt>:
  401ea0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ea4:	ldr	x17, [x16, #496]
  401ea8:	add	x16, x16, #0x1f0
  401eac:	br	x17

0000000000401eb0 <unsetenv@plt>:
  401eb0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401eb4:	ldr	x17, [x16, #504]
  401eb8:	add	x16, x16, #0x1f8
  401ebc:	br	x17

0000000000401ec0 <read@plt>:
  401ec0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ec4:	ldr	x17, [x16, #512]
  401ec8:	add	x16, x16, #0x200
  401ecc:	br	x17

0000000000401ed0 <memchr@plt>:
  401ed0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ed4:	ldr	x17, [x16, #520]
  401ed8:	add	x16, x16, #0x208
  401edc:	br	x17

0000000000401ee0 <isatty@plt>:
  401ee0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ee4:	ldr	x17, [x16, #528]
  401ee8:	add	x16, x16, #0x210
  401eec:	br	x17

0000000000401ef0 <sysconf@plt>:
  401ef0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401ef4:	ldr	x17, [x16, #536]
  401ef8:	add	x16, x16, #0x218
  401efc:	br	x17

0000000000401f00 <dcgettext@plt>:
  401f00:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f04:	ldr	x17, [x16, #544]
  401f08:	add	x16, x16, #0x220
  401f0c:	br	x17

0000000000401f10 <__freading@plt>:
  401f10:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f14:	ldr	x17, [x16, #552]
  401f18:	add	x16, x16, #0x228
  401f1c:	br	x17

0000000000401f20 <dup2@plt>:
  401f20:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f24:	ldr	x17, [x16, #560]
  401f28:	add	x16, x16, #0x230
  401f2c:	br	x17

0000000000401f30 <strncpy@plt>:
  401f30:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f34:	ldr	x17, [x16, #568]
  401f38:	add	x16, x16, #0x238
  401f3c:	br	x17

0000000000401f40 <iswprint@plt>:
  401f40:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f44:	ldr	x17, [x16, #576]
  401f48:	add	x16, x16, #0x240
  401f4c:	br	x17

0000000000401f50 <printf@plt>:
  401f50:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f54:	ldr	x17, [x16, #584]
  401f58:	add	x16, x16, #0x248
  401f5c:	br	x17

0000000000401f60 <__assert_fail@plt>:
  401f60:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f64:	ldr	x17, [x16, #592]
  401f68:	add	x16, x16, #0x250
  401f6c:	br	x17

0000000000401f70 <__errno_location@plt>:
  401f70:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f74:	ldr	x17, [x16, #600]
  401f78:	add	x16, x16, #0x258
  401f7c:	br	x17

0000000000401f80 <getenv@plt>:
  401f80:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f84:	ldr	x17, [x16, #608]
  401f88:	add	x16, x16, #0x260
  401f8c:	br	x17

0000000000401f90 <waitpid@plt>:
  401f90:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401f94:	ldr	x17, [x16, #616]
  401f98:	add	x16, x16, #0x268
  401f9c:	br	x17

0000000000401fa0 <fprintf@plt>:
  401fa0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401fa4:	ldr	x17, [x16, #624]
  401fa8:	add	x16, x16, #0x270
  401fac:	br	x17

0000000000401fb0 <setlocale@plt>:
  401fb0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401fb4:	ldr	x17, [x16, #632]
  401fb8:	add	x16, x16, #0x278
  401fbc:	br	x17

0000000000401fc0 <ferror@plt>:
  401fc0:	adrp	x16, 41c000 <ferror@plt+0x1a040>
  401fc4:	ldr	x17, [x16, #640]
  401fc8:	add	x16, x16, #0x280
  401fcc:	br	x17

Disassembly of section .text:

0000000000401fd0 <.text>:
  401fd0:	mov	x29, #0x0                   	// #0
  401fd4:	mov	x30, #0x0                   	// #0
  401fd8:	mov	x5, x0
  401fdc:	ldr	x1, [sp]
  401fe0:	add	x2, sp, #0x8
  401fe4:	mov	x6, sp
  401fe8:	movz	x0, #0x0, lsl #48
  401fec:	movk	x0, #0x0, lsl #32
  401ff0:	movk	x0, #0x40, lsl #16
  401ff4:	movk	x0, #0x20dc
  401ff8:	movz	x3, #0x0, lsl #48
  401ffc:	movk	x3, #0x0, lsl #32
  402000:	movk	x3, #0x40, lsl #16
  402004:	movk	x3, #0x8ff0
  402008:	movz	x4, #0x0, lsl #48
  40200c:	movk	x4, #0x0, lsl #32
  402010:	movk	x4, #0x40, lsl #16
  402014:	movk	x4, #0x9070
  402018:	bl	401cb0 <__libc_start_main@plt>
  40201c:	bl	401da0 <abort@plt>
  402020:	adrp	x0, 41b000 <ferror@plt+0x19040>
  402024:	ldr	x0, [x0, #4064]
  402028:	cbz	x0, 402030 <ferror@plt+0x70>
  40202c:	b	401d70 <__gmon_start__@plt>
  402030:	ret
  402034:	nop
  402038:	adrp	x0, 41c000 <ferror@plt+0x1a040>
  40203c:	add	x0, x0, #0x308
  402040:	adrp	x1, 41c000 <ferror@plt+0x1a040>
  402044:	add	x1, x1, #0x308
  402048:	cmp	x1, x0
  40204c:	b.eq	402064 <ferror@plt+0xa4>  // b.none
  402050:	adrp	x1, 409000 <ferror@plt+0x7040>
  402054:	ldr	x1, [x1, #160]
  402058:	cbz	x1, 402064 <ferror@plt+0xa4>
  40205c:	mov	x16, x1
  402060:	br	x16
  402064:	ret
  402068:	adrp	x0, 41c000 <ferror@plt+0x1a040>
  40206c:	add	x0, x0, #0x308
  402070:	adrp	x1, 41c000 <ferror@plt+0x1a040>
  402074:	add	x1, x1, #0x308
  402078:	sub	x1, x1, x0
  40207c:	lsr	x2, x1, #63
  402080:	add	x1, x2, x1, asr #3
  402084:	cmp	xzr, x1, asr #1
  402088:	asr	x1, x1, #1
  40208c:	b.eq	4020a4 <ferror@plt+0xe4>  // b.none
  402090:	adrp	x2, 409000 <ferror@plt+0x7040>
  402094:	ldr	x2, [x2, #168]
  402098:	cbz	x2, 4020a4 <ferror@plt+0xe4>
  40209c:	mov	x16, x2
  4020a0:	br	x16
  4020a4:	ret
  4020a8:	stp	x29, x30, [sp, #-32]!
  4020ac:	mov	x29, sp
  4020b0:	str	x19, [sp, #16]
  4020b4:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  4020b8:	ldrb	w0, [x19, #840]
  4020bc:	cbnz	w0, 4020cc <ferror@plt+0x10c>
  4020c0:	bl	402038 <ferror@plt+0x78>
  4020c4:	mov	w0, #0x1                   	// #1
  4020c8:	strb	w0, [x19, #840]
  4020cc:	ldr	x19, [sp, #16]
  4020d0:	ldp	x29, x30, [sp], #32
  4020d4:	ret
  4020d8:	b	402068 <ferror@plt+0xa8>
  4020dc:	sub	sp, sp, #0x140
  4020e0:	mov	w8, #0x6365                	// #25445
  4020e4:	stp	x29, x30, [sp, #224]
  4020e8:	add	x29, sp, #0xe0
  4020ec:	movk	w8, #0x6f68, lsl #16
  4020f0:	stp	x28, x27, [sp, #240]
  4020f4:	stp	x26, x25, [sp, #256]
  4020f8:	stp	x24, x23, [sp, #272]
  4020fc:	stp	x22, x21, [sp, #288]
  402100:	stp	x20, x19, [sp, #304]
  402104:	sturb	wzr, [x29, #-16]
  402108:	stur	w8, [x29, #-20]
  40210c:	ldr	x8, [x1]
  402110:	mov	x20, x1
  402114:	mov	w27, w0
  402118:	cbz	x8, 402124 <ferror@plt+0x164>
  40211c:	mov	x0, x8
  402120:	b	40212c <ferror@plt+0x16c>
  402124:	adrp	x0, 409000 <ferror@plt+0x7040>
  402128:	add	x0, x0, #0x355
  40212c:	bl	406678 <ferror@plt+0x46b8>
  402130:	bl	404eac <ferror@plt+0x2eec>
  402134:	bl	401c20 <getpid@plt>
  402138:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40213c:	adrp	x1, 409000 <ferror@plt+0x7040>
  402140:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  402144:	str	w0, [x8, #848]
  402148:	add	x1, x1, #0xfaf
  40214c:	mov	w0, #0x6                   	// #6
  402150:	str	wzr, [x9, #852]
  402154:	bl	401fb0 <setlocale@plt>
  402158:	adrp	x21, 40a000 <ferror@plt+0x8040>
  40215c:	add	x21, x21, #0xeb7
  402160:	adrp	x1, 409000 <ferror@plt+0x7040>
  402164:	add	x1, x1, #0x35b
  402168:	mov	x0, x21
  40216c:	bl	401ca0 <bindtextdomain@plt>
  402170:	mov	x0, x21
  402174:	bl	401dc0 <textdomain@plt>
  402178:	adrp	x0, 405000 <ferror@plt+0x3040>
  40217c:	add	x0, x0, #0x864
  402180:	bl	409078 <ferror@plt+0x70b8>
  402184:	cbnz	w0, 402d54 <ferror@plt+0xd94>
  402188:	adrp	x0, 403000 <ferror@plt+0x1040>
  40218c:	add	x0, x0, #0x3d8
  402190:	bl	409078 <ferror@plt+0x70b8>
  402194:	cbnz	w0, 402d54 <ferror@plt+0xd94>
  402198:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  40219c:	add	x21, x21, #0x358
  4021a0:	mov	w1, #0x800                 	// #2048
  4021a4:	mov	x0, x21
  4021a8:	bl	404c08 <ferror@plt+0x2c48>
  4021ac:	sub	w8, w0, #0x1
  4021b0:	mov	w22, w0
  4021b4:	cmp	w8, #0x2
  4021b8:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  4021bc:	b.cs	4021cc <ferror@plt+0x20c>  // b.hs, b.nlast
  4021c0:	adrp	x8, 403000 <ferror@plt+0x1040>
  4021c4:	add	x8, x8, #0x468
  4021c8:	b	402220 <ferror@plt+0x260>
  4021cc:	mov	w0, wzr
  4021d0:	bl	401ef0 <sysconf@plt>
  4021d4:	cmp	x0, #0x1
  4021d8:	b.lt	4021f8 <ferror@plt+0x238>  // b.tstop
  4021dc:	subs	x8, x0, #0x800
  4021e0:	b.le	402ec4 <ferror@plt+0xf04>
  4021e4:	ldr	x9, [x19, #880]
  4021e8:	cmp	x9, x8
  4021ec:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  4021f0:	str	x8, [x19, #880]
  4021f4:	b	4021fc <ferror@plt+0x23c>
  4021f8:	ldr	x8, [x19, #880]
  4021fc:	cmp	x8, #0x7ff
  402200:	b.ls	402ea4 <ferror@plt+0xee4>  // b.plast
  402204:	adrp	x8, 403000 <ferror@plt+0x1040>
  402208:	add	x8, x8, #0x494
  40220c:	mov	x0, x21
  402210:	str	x8, [x21, #64]
  402214:	bl	404cdc <ferror@plt+0x2d1c>
  402218:	adrp	x8, 403000 <ferror@plt+0x1040>
  40221c:	add	x8, x8, #0x3d4
  402220:	adrp	x9, 402000 <ferror@plt+0x40>
  402224:	add	x9, x9, #0xee4
  402228:	adrp	x19, 40b000 <ferror@plt+0x9040>
  40222c:	adrp	x24, 409000 <ferror@plt+0x7040>
  402230:	adrp	x23, 409000 <ferror@plt+0x7040>
  402234:	adrp	x25, 41c000 <ferror@plt+0x1a040>
  402238:	str	x8, [sp, #24]
  40223c:	mov	w8, wzr
  402240:	str	x9, [sp, #32]
  402244:	add	x19, x19, #0x190
  402248:	mov	w26, #0x1                   	// #1
  40224c:	add	x24, x24, #0x3e5
  402250:	add	x23, x23, #0xf0
  402254:	add	x25, x25, #0x388
  402258:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  40225c:	mov	w9, #0x1                   	// #1
  402260:	str	w9, [sp, #20]
  402264:	sub	x4, x29, #0xc
  402268:	mov	w0, w27
  40226c:	mov	x1, x20
  402270:	mov	x2, x24
  402274:	mov	x3, x23
  402278:	mov	w28, w8
  40227c:	bl	401dd0 <getopt_long@plt>
  402280:	cmp	w0, #0x52
  402284:	b.le	4022bc <ferror@plt+0x2fc>
  402288:	sub	w8, w0, #0x61
  40228c:	cmp	w8, #0x17
  402290:	b.hi	402338 <ferror@plt+0x378>  // b.pmore
  402294:	adrp	x11, 409000 <ferror@plt+0x7040>
  402298:	add	x11, x11, #0xb0
  40229c:	adr	x9, 4022ac <ferror@plt+0x2ec>
  4022a0:	ldrh	w10, [x11, x8, lsl #1]
  4022a4:	add	x9, x9, x10, lsl #2
  4022a8:	br	x9
  4022ac:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4022b0:	ldr	x19, [x8, #792]
  4022b4:	mov	w8, w28
  4022b8:	b	402264 <ferror@plt+0x2a4>
  4022bc:	cmp	w0, #0x48
  4022c0:	b.gt	4022f0 <ferror@plt+0x330>
  4022c4:	cmn	w0, #0x1
  4022c8:	b.eq	4026b8 <ferror@plt+0x6f8>  // b.none
  4022cc:	cmp	w0, #0x30
  4022d0:	b.ne	402384 <ferror@plt+0x3c4>  // b.any
  4022d4:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4022d8:	strb	wzr, [x8, #944]
  4022dc:	adrp	x8, 403000 <ferror@plt+0x1040>
  4022e0:	add	x8, x8, #0x904
  4022e4:	str	x8, [sp, #32]
  4022e8:	mov	w8, w28
  4022ec:	b	402264 <ferror@plt+0x2a4>
  4022f0:	cmp	w0, #0x49
  4022f4:	b.eq	402310 <ferror@plt+0x350>  // b.none
  4022f8:	cmp	w0, #0x4c
  4022fc:	b.ne	4023c0 <ferror@plt+0x400>  // b.any
  402300:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402304:	ldr	x0, [x8, #792]
  402308:	mov	w1, #0x4c                  	// #76
  40230c:	b	40251c <ferror@plt+0x55c>
  402310:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402314:	ldr	x8, [x8, #792]
  402318:	adrp	x9, 409000 <ferror@plt+0x7040>
  40231c:	add	x9, x9, #0x406
  402320:	stp	xzr, xzr, [x25, #24]
  402324:	cmp	x8, #0x0
  402328:	csel	x8, x9, x8, eq  // eq = none
  40232c:	str	x8, [x25]
  402330:	mov	w8, w28
  402334:	b	402264 <ferror@plt+0x2a4>
  402338:	cmp	w0, #0x53
  40233c:	mov	w8, #0x1                   	// #1
  402340:	b.eq	402264 <ferror@plt+0x2a4>  // b.none
  402344:	cmp	w0, #0x100
  402348:	b.ne	402d4c <ferror@plt+0xd8c>  // b.any
  40234c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402350:	ldr	x26, [x8, #792]
  402354:	mov	w1, #0x3d                  	// #61
  402358:	mov	x0, x26
  40235c:	bl	401e50 <strchr@plt>
  402360:	cbnz	x0, 402d80 <ferror@plt+0xdc0>
  402364:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402368:	mov	x0, x26
  40236c:	str	x26, [x8, #968]
  402370:	bl	401eb0 <unsetenv@plt>
  402374:	mov	w8, w28
  402378:	mov	w26, #0x1                   	// #1
  40237c:	cbz	w0, 402264 <ferror@plt+0x2a4>
  402380:	b	402db0 <ferror@plt+0xdf0>
  402384:	cmp	w0, #0x45
  402388:	b.ne	402d4c <ferror@plt+0xd8c>  // b.any
  40238c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402390:	ldr	x8, [x8, #792]
  402394:	cbz	x8, 4023b0 <ferror@plt+0x3f0>
  402398:	ldrb	w9, [x8]
  40239c:	cbz	w9, 4023b0 <ferror@plt+0x3f0>
  4023a0:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  4023a4:	str	x8, [x9, #952]
  4023a8:	mov	w8, w28
  4023ac:	b	402264 <ferror@plt+0x2a4>
  4023b0:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4023b4:	str	xzr, [x8, #952]
  4023b8:	mov	w8, w28
  4023bc:	b	402264 <ferror@plt+0x2a4>
  4023c0:	cmp	w0, #0x50
  4023c4:	b.ne	402d4c <ferror@plt+0xd8c>  // b.any
  4023c8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4023cc:	ldr	x0, [x8, #792]
  4023d0:	mov	w1, #0x50                  	// #80
  4023d4:	mov	w3, #0x7fffffff            	// #2147483647
  4023d8:	mov	w4, #0x1                   	// #1
  4023dc:	mov	x2, xzr
  4023e0:	bl	403d70 <ferror@plt+0x1db0>
  4023e4:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4023e8:	str	w0, [x8, #664]
  4023ec:	mov	w8, w28
  4023f0:	b	402264 <ferror@plt+0x2a4>
  4023f4:	str	w26, [x21, #856]
  4023f8:	mov	w8, w28
  4023fc:	b	402264 <ferror@plt+0x2a4>
  402400:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402404:	strb	w26, [x8, #962]
  402408:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40240c:	strb	w26, [x8, #960]
  402410:	mov	w8, w28
  402414:	b	402264 <ferror@plt+0x2a4>
  402418:	ldr	x8, [sp, #24]
  40241c:	blr	x8
  402420:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402424:	adrp	x26, 41c000 <ferror@plt+0x1a040>
  402428:	ldr	x0, [x8, #792]
  40242c:	ldr	x3, [x26, #864]
  402430:	mov	w1, #0x73                  	// #115
  402434:	mov	w2, #0x1                   	// #1
  402438:	mov	w4, wzr
  40243c:	bl	403d70 <ferror@plt+0x1db0>
  402440:	ldr	x8, [x26, #864]
  402444:	mov	x9, x26
  402448:	mov	x26, x0
  40244c:	cmp	x0, x8
  402450:	b.ls	40249c <ferror@plt+0x4dc>  // b.plast
  402454:	adrp	x1, 409000 <ferror@plt+0x7040>
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, xzr
  402460:	add	x1, x1, #0x409
  402464:	mov	x21, x24
  402468:	mov	x24, x23
  40246c:	mov	x23, x9
  402470:	bl	401f00 <dcgettext@plt>
  402474:	ldr	x4, [x23, #864]
  402478:	mov	x2, x0
  40247c:	mov	w0, wzr
  402480:	mov	w1, wzr
  402484:	mov	x3, x26
  402488:	bl	401b30 <error@plt>
  40248c:	ldr	x26, [x23, #864]
  402490:	mov	x23, x24
  402494:	mov	x24, x21
  402498:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  40249c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4024a0:	str	x26, [x8, #880]
  4024a4:	b	402648 <ferror@plt+0x688>
  4024a8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4024ac:	ldr	x26, [x8, #792]
  4024b0:	mov	x0, x26
  4024b4:	bl	401b00 <strlen@plt>
  4024b8:	ldrb	w8, [x26]
  4024bc:	cmp	x0, #0x1
  4024c0:	b.eq	402634 <ferror@plt+0x674>  // b.none
  4024c4:	cmp	w8, #0x5c
  4024c8:	str	w22, [sp, #16]
  4024cc:	str	x27, [sp, #32]
  4024d0:	b.ne	402de4 <ferror@plt+0xe24>  // b.any
  4024d4:	mov	x27, x26
  4024d8:	mov	x22, x21
  4024dc:	mov	x21, x19
  4024e0:	ldrb	w19, [x27, #1]!
  4024e4:	cmp	w19, #0x65
  4024e8:	b.gt	4025b0 <ferror@plt+0x5f0>
  4024ec:	cmp	w19, #0x5c
  4024f0:	b.eq	4025dc <ferror@plt+0x61c>  // b.none
  4024f4:	cmp	w19, #0x61
  4024f8:	b.eq	4025e4 <ferror@plt+0x624>  // b.none
  4024fc:	cmp	w19, #0x62
  402500:	b.ne	4025fc <ferror@plt+0x63c>  // b.any
  402504:	mov	w8, #0x8                   	// #8
  402508:	b	402624 <ferror@plt+0x664>
  40250c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402510:	ldr	x0, [x8, #792]
  402514:	cbz	x0, 4025a8 <ferror@plt+0x5e8>
  402518:	mov	w1, #0x6c                  	// #108
  40251c:	mov	w2, #0x1                   	// #1
  402520:	mov	x3, #0xffffffffffffffff    	// #-1
  402524:	mov	w4, #0x1                   	// #1
  402528:	bl	403d70 <ferror@plt+0x1db0>
  40252c:	stp	x0, xzr, [x25, #24]
  402530:	str	xzr, [x25]
  402534:	mov	w8, w28
  402538:	b	402264 <ferror@plt+0x2a4>
  40253c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402540:	ldr	x0, [x8, #792]
  402544:	mov	w1, #0x6e                  	// #110
  402548:	mov	w2, #0x1                   	// #1
  40254c:	mov	x3, #0xffffffffffffffff    	// #-1
  402550:	mov	w4, #0x1                   	// #1
  402554:	bl	403d70 <ferror@plt+0x1db0>
  402558:	cmp	x0, #0x1
  40255c:	stp	xzr, x0, [x25, #24]
  402560:	b.ne	402598 <ferror@plt+0x5d8>  // b.any
  402564:	ldr	x8, [x25]
  402568:	cbz	x8, 402598 <ferror@plt+0x5d8>
  40256c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402570:	str	xzr, [x8, #936]
  402574:	mov	w8, w28
  402578:	b	402264 <ferror@plt+0x2a4>
  40257c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402580:	strb	w26, [x8, #961]
  402584:	mov	w8, w28
  402588:	b	402264 <ferror@plt+0x2a4>
  40258c:	str	wzr, [sp, #20]
  402590:	mov	w8, w28
  402594:	b	402264 <ferror@plt+0x2a4>
  402598:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40259c:	str	xzr, [x8, #904]
  4025a0:	mov	w8, w28
  4025a4:	b	402264 <ferror@plt+0x2a4>
  4025a8:	mov	w0, #0x1                   	// #1
  4025ac:	b	40252c <ferror@plt+0x56c>
  4025b0:	sub	w8, w19, #0x6e
  4025b4:	cmp	w8, #0x8
  4025b8:	b.hi	4025ec <ferror@plt+0x62c>  // b.pmore
  4025bc:	adrp	x11, 409000 <ferror@plt+0x7040>
  4025c0:	add	x11, x11, #0xe0
  4025c4:	adr	x9, 4025d4 <ferror@plt+0x614>
  4025c8:	ldrb	w10, [x11, x8]
  4025cc:	add	x9, x9, x10, lsl #2
  4025d0:	br	x9
  4025d4:	mov	w8, #0xa                   	// #10
  4025d8:	b	402624 <ferror@plt+0x664>
  4025dc:	mov	w8, #0x5c                  	// #92
  4025e0:	b	402624 <ferror@plt+0x664>
  4025e4:	mov	w8, #0x7                   	// #7
  4025e8:	b	402624 <ferror@plt+0x664>
  4025ec:	cmp	w19, #0x66
  4025f0:	b.ne	4025fc <ferror@plt+0x63c>  // b.any
  4025f4:	mov	w8, #0xc                   	// #12
  4025f8:	b	402624 <ferror@plt+0x664>
  4025fc:	cmp	w19, #0x78
  402600:	b.ne	402654 <ferror@plt+0x694>  // b.any
  402604:	add	x27, x26, #0x2
  402608:	mov	w8, #0x10                  	// #16
  40260c:	b	402668 <ferror@plt+0x6a8>
  402610:	mov	w8, #0xd                   	// #13
  402614:	b	402624 <ferror@plt+0x664>
  402618:	mov	w8, #0x9                   	// #9
  40261c:	b	402624 <ferror@plt+0x664>
  402620:	mov	w8, #0xb                   	// #11
  402624:	ldr	x27, [sp, #32]
  402628:	mov	x19, x21
  40262c:	mov	x21, x22
  402630:	ldr	w22, [sp, #16]
  402634:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  402638:	strb	w8, [x9, #944]
  40263c:	adrp	x8, 403000 <ferror@plt+0x1040>
  402640:	add	x8, x8, #0x904
  402644:	str	x8, [sp, #32]
  402648:	mov	w8, w28
  40264c:	mov	w26, #0x1                   	// #1
  402650:	b	402264 <ferror@plt+0x2a4>
  402654:	bl	401e00 <__ctype_b_loc@plt>
  402658:	ldr	x8, [x0]
  40265c:	ldrh	w8, [x8, x19, lsl #1]
  402660:	tbz	w8, #11, 402df0 <ferror@plt+0xe30>
  402664:	mov	w8, #0x8                   	// #8
  402668:	str	w8, [sp, #12]
  40266c:	mov	x19, x21
  402670:	bl	401f70 <__errno_location@plt>
  402674:	str	wzr, [x0]
  402678:	mov	x0, x27
  40267c:	ldr	w27, [sp, #12]
  402680:	add	x1, sp, #0x28
  402684:	str	xzr, [sp, #40]
  402688:	mov	w2, w27
  40268c:	bl	401af0 <strtoul@plt>
  402690:	cmp	x0, #0x100
  402694:	b.cs	402e18 <ferror@plt+0xe58>  // b.hs, b.nlast
  402698:	ldr	x27, [sp, #40]
  40269c:	mov	x21, x22
  4026a0:	ldr	w22, [sp, #16]
  4026a4:	ldrb	w9, [x27]
  4026a8:	cbnz	w9, 402e2c <ferror@plt+0xe6c>
  4026ac:	ldr	x27, [sp, #32]
  4026b0:	mov	x8, x0
  4026b4:	b	402634 <ferror@plt+0x674>
  4026b8:	ldr	x8, [sp, #32]
  4026bc:	adrp	x9, 403000 <ferror@plt+0x1040>
  4026c0:	add	x9, x9, #0x904
  4026c4:	cmp	x8, x9
  4026c8:	b.ne	4026fc <ferror@plt+0x73c>  // b.any
  4026cc:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4026d0:	ldr	x8, [x8, #952]
  4026d4:	cbz	x8, 4026fc <ferror@plt+0x73c>
  4026d8:	adrp	x1, 409000 <ferror@plt+0x7040>
  4026dc:	add	x1, x1, #0x4ab
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	mov	x0, xzr
  4026e8:	bl	401f00 <dcgettext@plt>
  4026ec:	mov	x2, x0
  4026f0:	mov	w0, wzr
  4026f4:	mov	w1, wzr
  4026f8:	bl	401b30 <error@plt>
  4026fc:	ldr	x8, [sp, #24]
  402700:	blr	x8
  402704:	cbnz	w22, 402e58 <ferror@plt+0xe98>
  402708:	add	x9, sp, #0x28
  40270c:	adrp	x8, 403000 <ferror@plt+0x1040>
  402710:	add	x22, x9, #0x8
  402714:	add	x8, x8, #0xeb8
  402718:	mov	x0, x22
  40271c:	str	x8, [sp, #40]
  402720:	bl	401c80 <sigemptyset@plt>
  402724:	add	x1, sp, #0x28
  402728:	mov	w0, #0xa                   	// #10
  40272c:	mov	x2, xzr
  402730:	str	wzr, [sp, #176]
  402734:	bl	401d50 <sigaction@plt>
  402738:	cbz	w0, 402768 <ferror@plt+0x7a8>
  40273c:	bl	401f70 <__errno_location@plt>
  402740:	ldr	w23, [x0]
  402744:	adrp	x1, 409000 <ferror@plt+0x7040>
  402748:	add	x1, x1, #0x4fd
  40274c:	mov	w2, #0x5                   	// #5
  402750:	mov	x0, xzr
  402754:	bl	401f00 <dcgettext@plt>
  402758:	mov	x2, x0
  40275c:	mov	w0, wzr
  402760:	mov	w1, w23
  402764:	bl	401b30 <error@plt>
  402768:	adrp	x8, 403000 <ferror@plt+0x1040>
  40276c:	add	x8, x8, #0xee8
  402770:	mov	x0, x22
  402774:	str	x8, [sp, #40]
  402778:	bl	401c80 <sigemptyset@plt>
  40277c:	add	x1, sp, #0x28
  402780:	mov	w0, #0xc                   	// #12
  402784:	mov	x2, xzr
  402788:	str	wzr, [sp, #176]
  40278c:	bl	401d50 <sigaction@plt>
  402790:	cbz	w0, 4027c0 <ferror@plt+0x800>
  402794:	bl	401f70 <__errno_location@plt>
  402798:	ldr	w22, [x0]
  40279c:	adrp	x1, 409000 <ferror@plt+0x7040>
  4027a0:	add	x1, x1, #0x51f
  4027a4:	mov	w2, #0x5                   	// #5
  4027a8:	mov	x0, xzr
  4027ac:	bl	401f00 <dcgettext@plt>
  4027b0:	mov	x2, x0
  4027b4:	mov	w0, wzr
  4027b8:	mov	w1, w22
  4027bc:	bl	401b30 <error@plt>
  4027c0:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4027c4:	add	x1, x1, #0x190
  4027c8:	mov	x0, x19
  4027cc:	bl	401df0 <strcmp@plt>
  4027d0:	mov	x22, x19
  4027d4:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  4027d8:	cbz	w0, 402850 <ferror@plt+0x890>
  4027dc:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4027e0:	mov	w9, #0x1                   	// #1
  4027e4:	mov	x0, x22
  4027e8:	strb	w9, [x8, #984]
  4027ec:	bl	403f08 <ferror@plt+0x1f48>
  4027f0:	str	x0, [x19, #976]
  4027f4:	cbnz	x0, 40285c <ferror@plt+0x89c>
  4027f8:	bl	401f70 <__errno_location@plt>
  4027fc:	ldr	w19, [x0]
  402800:	adrp	x1, 409000 <ferror@plt+0x7040>
  402804:	add	x1, x1, #0x541
  402808:	mov	w2, #0x5                   	// #5
  40280c:	mov	x0, xzr
  402810:	bl	401f00 <dcgettext@plt>
  402814:	mov	x20, x0
  402818:	mov	w1, #0x8                   	// #8
  40281c:	mov	w0, wzr
  402820:	mov	x2, x22
  402824:	bl	407848 <ferror@plt+0x5888>
  402828:	mov	x3, x0
  40282c:	mov	w0, #0x1                   	// #1
  402830:	mov	w1, w19
  402834:	mov	x2, x20
  402838:	bl	401b30 <error@plt>
  40283c:	adrp	x0, 409000 <ferror@plt+0x7040>
  402840:	add	x0, x0, #0x355
  402844:	bl	405460 <ferror@plt+0x34a0>
  402848:	mov	w0, wzr
  40284c:	b	402b9c <ferror@plt+0xbdc>
  402850:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402854:	ldr	x8, [x8, #816]
  402858:	str	x8, [x19, #976]
  40285c:	ldr	x8, [x25]
  402860:	cbnz	x8, 40286c <ferror@plt+0x8ac>
  402864:	ldr	x8, [x25, #24]
  402868:	cbz	x8, 402874 <ferror@plt+0x8b4>
  40286c:	mov	w8, #0x1                   	// #1
  402870:	str	w8, [x21, #856]
  402874:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  402878:	ldr	w8, [x9, #800]
  40287c:	cmp	w8, w27
  402880:	b.ne	402898 <ferror@plt+0x8d8>  // b.any
  402884:	sub	x20, x29, #0x20
  402888:	sub	x8, x29, #0x14
  40288c:	mov	w27, #0x1                   	// #1
  402890:	str	wzr, [x9, #800]
  402894:	stur	x8, [x29, #-32]
  402898:	cbnz	w28, 402bbc <ferror@plt+0xbfc>
  40289c:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  4028a0:	add	x19, x19, #0x370
  4028a4:	ldr	x8, [x19]
  4028a8:	add	x0, x8, #0x1
  4028ac:	bl	4082a4 <ferror@plt+0x62e4>
  4028b0:	ldr	x8, [x19]
  4028b4:	adrp	x26, 41c000 <ferror@plt+0x1a040>
  4028b8:	str	x0, [x26, #992]
  4028bc:	add	x0, x8, #0x1
  4028c0:	bl	4082a4 <ferror@plt+0x62e4>
  4028c4:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4028c8:	str	x0, [x8, #1024]
  4028cc:	mov	w0, #0x11                  	// #17
  4028d0:	mov	x1, xzr
  4028d4:	bl	401c00 <signal@plt>
  4028d8:	ldr	x8, [x19, #24]
  4028dc:	cbz	x8, 402a5c <ferror@plt+0xa9c>
  4028e0:	sbfiz	x0, x27, #3, #32
  4028e4:	str	x20, [sp, #24]
  4028e8:	bl	4082a4 <ferror@plt+0x62e4>
  4028ec:	adrp	x25, 41c000 <ferror@plt+0x1a040>
  4028f0:	ldrsw	x8, [x25, #800]
  4028f4:	mov	x21, x0
  4028f8:	cmp	w8, w27
  4028fc:	b.ge	402928 <ferror@plt+0x968>  // b.tcont
  402900:	ldr	x10, [sp, #24]
  402904:	sxtw	x9, w27
  402908:	add	x20, x21, x8, lsl #3
  40290c:	sub	x22, x9, x8
  402910:	add	x19, x10, x8, lsl #3
  402914:	ldr	x0, [x19], #8
  402918:	bl	401b00 <strlen@plt>
  40291c:	subs	x22, x22, #0x1
  402920:	str	x0, [x20], #8
  402924:	b.ne	402914 <ferror@plt+0x954>  // b.any
  402928:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  40292c:	add	x19, x19, #0x380
  402930:	ldr	x0, [x19, #8]
  402934:	mov	x20, x27
  402938:	bl	401b00 <strlen@plt>
  40293c:	ldr	x8, [sp, #32]
  402940:	str	x0, [x19]
  402944:	blr	x8
  402948:	cmn	w0, #0x1
  40294c:	b.eq	402b88 <ferror@plt+0xbc8>  // b.none
  402950:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  402954:	adrp	x23, 41c000 <ferror@plt+0x1a040>
  402958:	mov	w24, w0
  40295c:	sub	w8, w20, #0x2
  402960:	add	x22, x22, #0x358
  402964:	add	x23, x23, #0x3e8
  402968:	adrp	x27, 41c000 <ferror@plt+0x1a040>
  40296c:	str	w8, [sp, #20]
  402970:	mov	x0, x22
  402974:	mov	x1, x23
  402978:	bl	404b74 <ferror@plt+0x2bb4>
  40297c:	ldrsw	x8, [x25, #800]
  402980:	ldr	x11, [sp, #24]
  402984:	ldrb	w9, [x27, #1080]
  402988:	str	xzr, [x23, #32]
  40298c:	ldr	x10, [x21, x8, lsl #3]
  402990:	ldr	x2, [x11, x8, lsl #3]
  402994:	mvn	w8, w9
  402998:	and	w6, w8, #0x1
  40299c:	add	x3, x10, #0x1
  4029a0:	mov	x0, x22
  4029a4:	mov	x1, x23
  4029a8:	mov	x4, xzr
  4029ac:	mov	x5, xzr
  4029b0:	bl	404658 <ferror@plt+0x2698>
  4029b4:	ldr	w8, [x25, #800]
  4029b8:	mov	w10, #0x1                   	// #1
  4029bc:	strb	w10, [x27, #1080]
  4029c0:	add	w9, w8, #0x1
  4029c4:	cmp	w9, w20
  4029c8:	b.ge	402a34 <ferror@plt+0xa74>  // b.tcont
  4029cc:	ldr	x11, [sp, #24]
  4029d0:	add	x25, x21, w9, sxtw #3
  4029d4:	sxtw	x10, w24
  4029d8:	sub	x24, x10, #0x1
  4029dc:	add	x19, x11, w9, sxtw #3
  4029e0:	ldr	w9, [sp, #20]
  4029e4:	sub	w28, w9, w8
  4029e8:	mov	w8, #0x1                   	// #1
  4029ec:	ldr	x2, [x19]
  4029f0:	ldr	x3, [x25]
  4029f4:	ldr	x6, [x26, #992]
  4029f8:	mvn	w8, w8
  4029fc:	and	w8, w8, #0x1
  402a00:	mov	x0, x22
  402a04:	mov	x1, x23
  402a08:	mov	x4, xzr
  402a0c:	mov	x5, xzr
  402a10:	mov	x7, x24
  402a14:	str	w8, [sp]
  402a18:	bl	4044e4 <ferror@plt+0x2524>
  402a1c:	cbz	w28, 402a34 <ferror@plt+0xa74>
  402a20:	ldrb	w8, [x27, #1080]
  402a24:	add	x19, x19, #0x8
  402a28:	add	x25, x25, #0x8
  402a2c:	sub	w28, w28, #0x1
  402a30:	b	4029ec <ferror@plt+0xa2c>
  402a34:	mov	x0, x22
  402a38:	mov	x1, x23
  402a3c:	bl	4048ac <ferror@plt+0x28ec>
  402a40:	ldr	x8, [sp, #32]
  402a44:	blr	x8
  402a48:	mov	w24, w0
  402a4c:	cmn	w0, #0x1
  402a50:	adrp	x25, 41c000 <ferror@plt+0x1a040>
  402a54:	b.ne	402970 <ferror@plt+0x9b0>  // b.any
  402a58:	b	402b88 <ferror@plt+0xbc8>
  402a5c:	adrp	x25, 41c000 <ferror@plt+0x1a040>
  402a60:	ldr	w8, [x25, #800]
  402a64:	ldr	w24, [sp, #20]
  402a68:	cmp	w8, w27
  402a6c:	b.ge	402acc <ferror@plt+0xb0c>  // b.tcont
  402a70:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  402a74:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  402a78:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  402a7c:	add	x21, x21, #0x358
  402a80:	add	x22, x22, #0x3e8
  402a84:	ldr	x23, [x20, w8, sxtw #3]
  402a88:	mov	x0, x23
  402a8c:	bl	401b00 <strlen@plt>
  402a90:	ldrb	w8, [x19, #1080]
  402a94:	add	x3, x0, #0x1
  402a98:	mov	x0, x21
  402a9c:	mov	x1, x22
  402aa0:	mvn	w8, w8
  402aa4:	and	w6, w8, #0x1
  402aa8:	mov	x2, x23
  402aac:	mov	x4, xzr
  402ab0:	mov	x5, xzr
  402ab4:	bl	404658 <ferror@plt+0x2698>
  402ab8:	ldr	w8, [x25, #800]
  402abc:	add	w8, w8, #0x1
  402ac0:	cmp	w8, w27
  402ac4:	str	w8, [x25, #800]
  402ac8:	b.lt	402a84 <ferror@plt+0xac4>  // b.tstop
  402acc:	adrp	x10, 41c000 <ferror@plt+0x1a040>
  402ad0:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402ad4:	mov	w9, #0x1                   	// #1
  402ad8:	add	x10, x10, #0x3e8
  402adc:	ldr	x11, [x10, #32]
  402ae0:	ldr	x12, [x10]
  402ae4:	strb	w9, [x8, #1080]
  402ae8:	ldr	x8, [sp, #32]
  402aec:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  402af0:	str	x11, [x10, #40]
  402af4:	str	x12, [x21, #912]
  402af8:	blr	x8
  402afc:	cmn	w0, #0x1
  402b00:	b.eq	402b50 <ferror@plt+0xb90>  // b.none
  402b04:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  402b08:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  402b0c:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  402b10:	adrp	x23, 41c000 <ferror@plt+0x1a040>
  402b14:	add	x19, x19, #0x358
  402b18:	add	x20, x20, #0x3e8
  402b1c:	ldr	x8, [x22, #928]
  402b20:	ldr	x9, [x23, #1088]
  402b24:	sub	x8, x8, #0x1
  402b28:	cmp	x8, x9
  402b2c:	b.cs	402b40 <ferror@plt+0xb80>  // b.hs, b.nlast
  402b30:	mov	x0, x19
  402b34:	mov	x1, x20
  402b38:	bl	4048ac <ferror@plt+0x28ec>
  402b3c:	str	xzr, [x23, #1088]
  402b40:	ldr	x8, [sp, #32]
  402b44:	blr	x8
  402b48:	cmn	w0, #0x1
  402b4c:	b.ne	402b1c <ferror@plt+0xb5c>  // b.any
  402b50:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402b54:	ldr	x8, [x8, #1000]
  402b58:	ldr	x9, [x21, #912]
  402b5c:	cmp	x8, x9
  402b60:	b.ne	402b74 <ferror@plt+0xbb4>  // b.any
  402b64:	cbz	w24, 402b88 <ferror@plt+0xbc8>
  402b68:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402b6c:	ldrb	w8, [x8, #1096]
  402b70:	tbnz	w8, #0, 402b88 <ferror@plt+0xbc8>
  402b74:	adrp	x0, 41c000 <ferror@plt+0x1a040>
  402b78:	adrp	x1, 41c000 <ferror@plt+0x1a040>
  402b7c:	add	x0, x0, #0x358
  402b80:	add	x1, x1, #0x3e8
  402b84:	bl	4048ac <ferror@plt+0x28ec>
  402b88:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402b8c:	ldr	w9, [x8, #1100]
  402b90:	adrp	x10, 41c000 <ferror@plt+0x1a040>
  402b94:	str	w9, [x10, #852]
  402b98:	ldr	w0, [x8, #1100]
  402b9c:	ldp	x20, x19, [sp, #304]
  402ba0:	ldp	x22, x21, [sp, #288]
  402ba4:	ldp	x24, x23, [sp, #272]
  402ba8:	ldp	x26, x25, [sp, #256]
  402bac:	ldp	x28, x27, [sp, #240]
  402bb0:	ldp	x29, x30, [sp, #224]
  402bb4:	add	sp, sp, #0x140
  402bb8:	ret
  402bbc:	adrp	x23, 41c000 <ferror@plt+0x1a040>
  402bc0:	ldr	w25, [sp, #20]
  402bc4:	ldr	x21, [x23, #784]
  402bc8:	adrp	x1, 409000 <ferror@plt+0x7040>
  402bcc:	add	x1, x1, #0x55b
  402bd0:	mov	w2, #0x5                   	// #5
  402bd4:	mov	x0, xzr
  402bd8:	bl	401f00 <dcgettext@plt>
  402bdc:	mov	x22, x0
  402be0:	bl	404bb4 <ferror@plt+0x2bf4>
  402be4:	mov	x2, x0
  402be8:	mov	x0, x21
  402bec:	mov	x1, x22
  402bf0:	bl	401fa0 <fprintf@plt>
  402bf4:	ldr	x21, [x23, #784]
  402bf8:	adrp	x1, 409000 <ferror@plt+0x7040>
  402bfc:	add	x1, x1, #0x589
  402c00:	mov	w2, #0x5                   	// #5
  402c04:	mov	x0, xzr
  402c08:	bl	401f00 <dcgettext@plt>
  402c0c:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  402c10:	add	x19, x19, #0x360
  402c14:	ldr	x2, [x19]
  402c18:	mov	x1, x0
  402c1c:	mov	x0, x21
  402c20:	bl	401fa0 <fprintf@plt>
  402c24:	ldr	x21, [x23, #784]
  402c28:	adrp	x1, 409000 <ferror@plt+0x7040>
  402c2c:	add	x1, x1, #0x5c2
  402c30:	mov	w2, #0x5                   	// #5
  402c34:	mov	x0, xzr
  402c38:	bl	401f00 <dcgettext@plt>
  402c3c:	ldr	x2, [x19, #8]
  402c40:	mov	x1, x0
  402c44:	mov	x0, x21
  402c48:	bl	401fa0 <fprintf@plt>
  402c4c:	ldr	x21, [x23, #784]
  402c50:	adrp	x1, 409000 <ferror@plt+0x7040>
  402c54:	add	x1, x1, #0x60e
  402c58:	mov	w2, #0x5                   	// #5
  402c5c:	mov	x0, xzr
  402c60:	bl	401f00 <dcgettext@plt>
  402c64:	mov	x24, x20
  402c68:	ldr	x20, [x19]
  402c6c:	mov	x22, x0
  402c70:	bl	404bb4 <ferror@plt+0x2bf4>
  402c74:	sub	x2, x20, x0
  402c78:	mov	x0, x21
  402c7c:	mov	x1, x22
  402c80:	mov	x20, x24
  402c84:	bl	401fa0 <fprintf@plt>
  402c88:	ldr	x21, [x23, #784]
  402c8c:	adrp	x1, 409000 <ferror@plt+0x7040>
  402c90:	add	x1, x1, #0x644
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	mov	x0, xzr
  402c9c:	bl	401f00 <dcgettext@plt>
  402ca0:	ldr	x2, [x19, #16]
  402ca4:	mov	x1, x0
  402ca8:	mov	x0, x21
  402cac:	bl	401fa0 <fprintf@plt>
  402cb0:	ldr	x21, [x23, #784]
  402cb4:	adrp	x1, 409000 <ferror@plt+0x7040>
  402cb8:	add	x1, x1, #0x677
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	mov	x0, xzr
  402cc4:	bl	401f00 <dcgettext@plt>
  402cc8:	mov	x1, x0
  402ccc:	mov	w2, #0x7fffffff            	// #2147483647
  402cd0:	mov	x0, x21
  402cd4:	bl	401fa0 <fprintf@plt>
  402cd8:	mov	w0, wzr
  402cdc:	bl	401ee0 <isatty@plt>
  402ce0:	cbz	w0, 40289c <ferror@plt+0x8dc>
  402ce4:	ldr	x21, [x23, #784]
  402ce8:	adrp	x1, 409000 <ferror@plt+0x7040>
  402cec:	add	x1, x1, #0x6b2
  402cf0:	mov	w2, #0x5                   	// #5
  402cf4:	mov	x0, xzr
  402cf8:	bl	401f00 <dcgettext@plt>
  402cfc:	mov	x1, x0
  402d00:	mov	x0, x21
  402d04:	mov	w19, w25
  402d08:	bl	401fa0 <fprintf@plt>
  402d0c:	cbz	w25, 40289c <ferror@plt+0x8dc>
  402d10:	ldr	x21, [x23, #784]
  402d14:	adrp	x1, 409000 <ferror@plt+0x7040>
  402d18:	add	x1, x1, #0x75f
  402d1c:	mov	w2, #0x5                   	// #5
  402d20:	mov	x0, xzr
  402d24:	bl	401f00 <dcgettext@plt>
  402d28:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402d2c:	ldrsw	x8, [x8, #800]
  402d30:	mov	x1, x0
  402d34:	mov	x0, x21
  402d38:	ldr	x2, [x20, x8, lsl #3]
  402d3c:	bl	401fa0 <fprintf@plt>
  402d40:	b	40289c <ferror@plt+0x8dc>
  402d44:	mov	w0, wzr
  402d48:	bl	403a58 <ferror@plt+0x1a98>
  402d4c:	mov	w0, #0x1                   	// #1
  402d50:	bl	403a58 <ferror@plt+0x1a98>
  402d54:	bl	401f70 <__errno_location@plt>
  402d58:	ldr	w19, [x0]
  402d5c:	adrp	x1, 409000 <ferror@plt+0x7040>
  402d60:	add	x1, x1, #0x36d
  402d64:	mov	w2, #0x5                   	// #5
  402d68:	mov	x0, xzr
  402d6c:	bl	401f00 <dcgettext@plt>
  402d70:	mov	x2, x0
  402d74:	mov	w0, #0x1                   	// #1
  402d78:	mov	w1, w19
  402d7c:	bl	401b30 <error@plt>
  402d80:	adrp	x1, 409000 <ferror@plt+0x7040>
  402d84:	add	x1, x1, #0x44a
  402d88:	mov	w2, #0x5                   	// #5
  402d8c:	mov	x0, xzr
  402d90:	bl	401f00 <dcgettext@plt>
  402d94:	ldursw	x8, [x29, #-12]
  402d98:	mov	x2, x0
  402d9c:	mov	w0, #0x1                   	// #1
  402da0:	mov	w1, wzr
  402da4:	lsl	x8, x8, #5
  402da8:	ldr	x3, [x23, x8]
  402dac:	bl	401b30 <error@plt>
  402db0:	bl	401f70 <__errno_location@plt>
  402db4:	ldr	w19, [x0]
  402db8:	adrp	x1, 409000 <ferror@plt+0x7040>
  402dbc:	add	x1, x1, #0x483
  402dc0:	mov	w2, #0x5                   	// #5
  402dc4:	mov	x0, xzr
  402dc8:	bl	401f00 <dcgettext@plt>
  402dcc:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402dd0:	ldr	x3, [x8, #968]
  402dd4:	mov	x2, x0
  402dd8:	mov	w0, #0x1                   	// #1
  402ddc:	mov	w1, w19
  402de0:	bl	401b30 <error@plt>
  402de4:	adrp	x1, 409000 <ferror@plt+0x7040>
  402de8:	add	x1, x1, #0x893
  402dec:	b	402df8 <ferror@plt+0xe38>
  402df0:	adrp	x1, 409000 <ferror@plt+0x7040>
  402df4:	add	x1, x1, #0x914
  402df8:	mov	w2, #0x5                   	// #5
  402dfc:	mov	x0, xzr
  402e00:	bl	401f00 <dcgettext@plt>
  402e04:	mov	x2, x0
  402e08:	mov	w0, #0x1                   	// #1
  402e0c:	mov	w1, wzr
  402e10:	mov	x3, x26
  402e14:	bl	401b30 <error@plt>
  402e18:	cmp	w27, #0x10
  402e1c:	b.ne	402e78 <ferror@plt+0xeb8>  // b.any
  402e20:	adrp	x1, 409000 <ferror@plt+0x7040>
  402e24:	add	x1, x1, #0x951
  402e28:	b	402e80 <ferror@plt+0xec0>
  402e2c:	adrp	x1, 409000 <ferror@plt+0x7040>
  402e30:	add	x1, x1, #0xa17
  402e34:	mov	w2, #0x5                   	// #5
  402e38:	mov	x0, xzr
  402e3c:	bl	401f00 <dcgettext@plt>
  402e40:	mov	x2, x0
  402e44:	mov	w0, #0x1                   	// #1
  402e48:	mov	w1, wzr
  402e4c:	mov	x3, x26
  402e50:	mov	x4, x27
  402e54:	bl	401b30 <error@plt>
  402e58:	adrp	x0, 409000 <ferror@plt+0x7040>
  402e5c:	adrp	x1, 409000 <ferror@plt+0x7040>
  402e60:	adrp	x3, 409000 <ferror@plt+0x7040>
  402e64:	add	x0, x0, #0x4e6
  402e68:	add	x1, x1, #0x3ab
  402e6c:	add	x3, x3, #0x3b3
  402e70:	mov	w2, #0x2a5                 	// #677
  402e74:	bl	401f60 <__assert_fail@plt>
  402e78:	adrp	x1, 409000 <ferror@plt+0x7040>
  402e7c:	add	x1, x1, #0x9b4
  402e80:	mov	w2, #0x5                   	// #5
  402e84:	mov	x0, xzr
  402e88:	bl	401f00 <dcgettext@plt>
  402e8c:	mov	x2, x0
  402e90:	mov	w0, #0x1                   	// #1
  402e94:	mov	w4, #0xff                  	// #255
  402e98:	mov	w1, wzr
  402e9c:	mov	x3, x26
  402ea0:	bl	401b30 <error@plt>
  402ea4:	adrp	x0, 409000 <ferror@plt+0x7040>
  402ea8:	adrp	x1, 409000 <ferror@plt+0x7040>
  402eac:	adrp	x3, 409000 <ferror@plt+0x7040>
  402eb0:	add	x0, x0, #0x3ca
  402eb4:	add	x1, x1, #0x3ab
  402eb8:	add	x3, x3, #0x3b3
  402ebc:	mov	w2, #0x1f5                 	// #501
  402ec0:	bl	401f60 <__assert_fail@plt>
  402ec4:	adrp	x0, 409000 <ferror@plt+0x7040>
  402ec8:	adrp	x1, 409000 <ferror@plt+0x7040>
  402ecc:	adrp	x3, 409000 <ferror@plt+0x7040>
  402ed0:	add	x0, x0, #0x390
  402ed4:	add	x1, x1, #0x3ab
  402ed8:	add	x3, x3, #0x3b3
  402edc:	mov	w2, #0x1d9                 	// #473
  402ee0:	bl	401f60 <__assert_fail@plt>
  402ee4:	sub	sp, sp, #0x70
  402ee8:	stp	x24, x23, [sp, #64]
  402eec:	adrp	x24, 41c000 <ferror@plt+0x1a040>
  402ef0:	ldrb	w8, [x24, #1104]
  402ef4:	stp	x29, x30, [sp, #16]
  402ef8:	stp	x28, x27, [sp, #32]
  402efc:	stp	x26, x25, [sp, #48]
  402f00:	stp	x22, x21, [sp, #80]
  402f04:	stp	x20, x19, [sp, #96]
  402f08:	add	x29, sp, #0x10
  402f0c:	tbnz	w8, #0, 40326c <ferror@plt+0x12ac>
  402f10:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  402f14:	adrp	x26, 41c000 <ferror@plt+0x1a040>
  402f18:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  402f1c:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  402f20:	ldr	x0, [x20, #976]
  402f24:	ldr	x19, [x26, #992]
  402f28:	ldr	x22, [x8, #880]
  402f2c:	ldr	x21, [x9, #1040]
  402f30:	bl	401d20 <getc@plt>
  402f34:	cmn	w0, #0x1
  402f38:	adrp	x28, 41c000 <ferror@plt+0x1a040>
  402f3c:	b.eq	4031c4 <ferror@plt+0x1204>  // b.none
  402f40:	add	x8, x19, x22
  402f44:	mvn	x9, x21
  402f48:	adrp	x25, 409000 <ferror@plt+0x7040>
  402f4c:	mov	w23, wzr
  402f50:	mov	w21, #0xffffffff            	// #-1
  402f54:	add	x25, x25, #0xe9
  402f58:	adrp	x27, 41c000 <ferror@plt+0x1a040>
  402f5c:	mov	w10, #0x1                   	// #1
  402f60:	add	x8, x9, x8
  402f64:	mov	w22, #0x1                   	// #1
  402f68:	stur	wzr, [x29, #-4]
  402f6c:	str	x8, [sp]
  402f70:	str	w10, [sp, #8]
  402f74:	cmp	w22, #0x3
  402f78:	mov	w28, w21
  402f7c:	mov	w21, w0
  402f80:	b.hi	403080 <ferror@plt+0x10c0>  // b.pmore
  402f84:	mov	w8, w22
  402f88:	adr	x9, 402f98 <ferror@plt+0xfd8>
  402f8c:	ldrb	w10, [x25, x8]
  402f90:	add	x9, x9, x10, lsl #2
  402f94:	br	x9
  402f98:	cmp	w21, #0x7f
  402f9c:	b.hi	403038 <ferror@plt+0x1078>  // b.pmore
  402fa0:	bl	401e00 <__ctype_b_loc@plt>
  402fa4:	sub	w8, w21, #0xa
  402fa8:	cmp	w8, #0x4
  402fac:	b.cc	402ffc <ferror@plt+0x103c>  // b.lo, b.ul, b.last
  402fb0:	ldr	x8, [x0]
  402fb4:	ldrh	w8, [x8, w21, uxtw #1]
  402fb8:	tbnz	w8, #0, 402ffc <ferror@plt+0x103c>
  402fbc:	cmp	w21, #0xa
  402fc0:	b.ne	403014 <ferror@plt+0x1054>  // b.any
  402fc4:	cmp	w28, #0x7f
  402fc8:	b.hi	402fdc <ferror@plt+0x101c>  // b.pmore
  402fcc:	bl	401e00 <__ctype_b_loc@plt>
  402fd0:	ldr	x8, [x0]
  402fd4:	ldrh	w8, [x8, w28, uxtw #1]
  402fd8:	tbnz	w8, #0, 402fe8 <ferror@plt+0x1028>
  402fdc:	ldr	x8, [x27, #1088]
  402fe0:	add	x8, x8, #0x1
  402fe4:	str	x8, [x27, #1088]
  402fe8:	ldr	x22, [x26, #992]
  402fec:	subs	x8, x19, x22
  402ff0:	cset	w9, ne  // ne = any
  402ff4:	orr	w9, w23, w9
  402ff8:	tbnz	w9, #0, 403294 <ferror@plt+0x12d4>
  402ffc:	ldr	x0, [x20, #976]
  403000:	bl	401d20 <getc@plt>
  403004:	cmn	w0, #0x1
  403008:	mov	w22, #0x1                   	// #1
  40300c:	b.ne	402f74 <ferror@plt+0xfb4>  // b.any
  403010:	b	4031d4 <ferror@plt+0x1214>
  403014:	cmp	w21, #0x7f
  403018:	b.hi	403038 <ferror@plt+0x1078>  // b.pmore
  40301c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403020:	ldr	x8, [x8, #904]
  403024:	cbnz	x8, 403038 <ferror@plt+0x1078>
  403028:	bl	401e00 <__ctype_b_loc@plt>
  40302c:	ldr	x8, [x0]
  403030:	ldrh	w8, [x8, w21, uxtw #1]
  403034:	tbnz	w8, #0, 403130 <ferror@plt+0x1170>
  403038:	cmp	w21, #0x5c
  40303c:	b.ne	4030e4 <ferror@plt+0x1124>  // b.any
  403040:	mov	w22, #0x3                   	// #3
  403044:	b	403064 <ferror@plt+0x10a4>
  403048:	cmp	w21, #0xa
  40304c:	b.eq	403348 <ferror@plt+0x1388>  // b.none
  403050:	ldur	w8, [x29, #-4]
  403054:	cmp	w21, w8
  403058:	b.ne	403100 <ferror@plt+0x1140>  // b.any
  40305c:	mov	w22, wzr
  403060:	mov	w21, w8
  403064:	ldr	x0, [x20, #976]
  403068:	bl	401d20 <getc@plt>
  40306c:	cmn	w0, #0x1
  403070:	mov	w23, #0x1                   	// #1
  403074:	b.ne	402f74 <ferror@plt+0xfb4>  // b.any
  403078:	b	4031d4 <ferror@plt+0x1214>
  40307c:	mov	w22, wzr
  403080:	cbnz	w21, 4030c0 <ferror@plt+0x1100>
  403084:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403088:	ldrb	w8, [x8, #1108]
  40308c:	tbnz	w8, #0, 4030c0 <ferror@plt+0x1100>
  403090:	adrp	x1, 409000 <ferror@plt+0x7040>
  403094:	mov	w2, #0x5                   	// #5
  403098:	mov	x0, xzr
  40309c:	add	x1, x1, #0xae1
  4030a0:	bl	401f00 <dcgettext@plt>
  4030a4:	mov	x2, x0
  4030a8:	mov	w0, wzr
  4030ac:	mov	w1, wzr
  4030b0:	bl	401b30 <error@plt>
  4030b4:	mov	w8, #0x1                   	// #1
  4030b8:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  4030bc:	strb	w8, [x9, #1108]
  4030c0:	ldr	x8, [sp]
  4030c4:	cmp	x19, x8
  4030c8:	b.cs	403320 <ferror@plt+0x1360>  // b.hs, b.nlast
  4030cc:	strb	w21, [x19], #1
  4030d0:	ldr	x0, [x20, #976]
  4030d4:	bl	401d20 <getc@plt>
  4030d8:	cmn	w0, #0x1
  4030dc:	b.ne	402f74 <ferror@plt+0xfb4>  // b.any
  4030e0:	b	4031d4 <ferror@plt+0x1214>
  4030e4:	cmp	w21, #0x22
  4030e8:	b.eq	403108 <ferror@plt+0x1148>  // b.none
  4030ec:	cmp	w21, #0x27
  4030f0:	b.eq	403108 <ferror@plt+0x1148>  // b.none
  4030f4:	mov	w22, wzr
  4030f8:	mov	w23, #0x1                   	// #1
  4030fc:	b	403080 <ferror@plt+0x10c0>
  403100:	mov	w22, #0x2                   	// #2
  403104:	b	403080 <ferror@plt+0x10c0>
  403108:	ldr	x0, [x20, #976]
  40310c:	bl	401d20 <getc@plt>
  403110:	ldr	w10, [sp, #8]
  403114:	mov	w23, #0x1                   	// #1
  403118:	cmn	w0, #0x1
  40311c:	mov	w22, #0x2                   	// #2
  403120:	adrp	x28, 41c000 <ferror@plt+0x1a040>
  403124:	stur	w21, [x29, #-4]
  403128:	b.ne	402f70 <ferror@plt+0xfb0>  // b.any
  40312c:	b	4031e0 <ferror@plt+0x1220>
  403130:	strb	wzr, [x19]
  403134:	ldr	x22, [x26, #992]
  403138:	adrp	x28, 41c000 <ferror@plt+0x1a040>
  40313c:	ldr	x0, [x28, #952]
  403140:	sub	x8, x19, x22
  403144:	add	x19, x8, #0x1
  403148:	cbz	x0, 403168 <ferror@plt+0x11a8>
  40314c:	ldrb	w8, [x0]
  403150:	ldrb	w9, [x22]
  403154:	cmp	w8, w9
  403158:	b.ne	403168 <ferror@plt+0x11a8>  // b.any
  40315c:	mov	x1, x22
  403160:	bl	401df0 <strcmp@plt>
  403164:	cbz	w0, 403308 <ferror@plt+0x1348>
  403168:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40316c:	ldrb	w8, [x8, #1080]
  403170:	adrp	x0, 41c000 <ferror@plt+0x1a040>
  403174:	adrp	x1, 41c000 <ferror@plt+0x1a040>
  403178:	sxtw	x3, w19
  40317c:	mvn	w8, w8
  403180:	and	w6, w8, #0x1
  403184:	add	x0, x0, #0x358
  403188:	add	x1, x1, #0x3e8
  40318c:	mov	x2, x22
  403190:	mov	x4, xzr
  403194:	mov	x5, xzr
  403198:	bl	404658 <ferror@plt+0x2698>
  40319c:	ldr	x0, [x20, #976]
  4031a0:	ldr	x19, [x26, #992]
  4031a4:	bl	401d20 <getc@plt>
  4031a8:	mov	w10, wzr
  4031ac:	mov	w23, #0x1                   	// #1
  4031b0:	cmn	w0, #0x1
  4031b4:	mov	w22, #0x1                   	// #1
  4031b8:	b.ne	402f70 <ferror@plt+0xfb0>  // b.any
  4031bc:	ldur	w21, [x29, #-4]
  4031c0:	b	4031cc <ferror@plt+0x120c>
  4031c4:	mov	w21, wzr
  4031c8:	mov	w10, #0x1                   	// #1
  4031cc:	mov	w22, #0x1                   	// #1
  4031d0:	b	4031e0 <ferror@plt+0x1220>
  4031d4:	ldur	w21, [x29, #-4]
  4031d8:	ldr	w10, [sp, #8]
  4031dc:	adrp	x28, 41c000 <ferror@plt+0x1a040>
  4031e0:	ldr	x20, [x26, #992]
  4031e4:	mov	w8, #0x1                   	// #1
  4031e8:	strb	w8, [x24, #1104]
  4031ec:	subs	x23, x19, x20
  4031f0:	b.eq	40326c <ferror@plt+0x12ac>  // b.none
  4031f4:	cmp	w22, #0x2
  4031f8:	strb	wzr, [x19]
  4031fc:	b.eq	403380 <ferror@plt+0x13c0>  // b.none
  403200:	ldr	x0, [x28, #952]
  403204:	cmp	x0, #0x0
  403208:	cset	w8, eq  // eq = none
  40320c:	orn	w8, w8, w10
  403210:	tbnz	w8, #0, 403230 <ferror@plt+0x1270>
  403214:	ldrb	w8, [x0]
  403218:	ldrb	w9, [x20]
  40321c:	cmp	w8, w9
  403220:	b.ne	403230 <ferror@plt+0x1270>  // b.any
  403224:	mov	x1, x20
  403228:	bl	401df0 <strcmp@plt>
  40322c:	cbz	w0, 40326c <ferror@plt+0x12ac>
  403230:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403234:	ldr	x8, [x8, #904]
  403238:	add	x19, x23, #0x1
  40323c:	cbnz	x8, 403270 <ferror@plt+0x12b0>
  403240:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403244:	ldrb	w8, [x8, #1080]
  403248:	adrp	x0, 41c000 <ferror@plt+0x1a040>
  40324c:	adrp	x1, 41c000 <ferror@plt+0x1a040>
  403250:	sxtw	x3, w19
  403254:	mvn	w8, w8
  403258:	and	w6, w8, #0x1
  40325c:	add	x0, x0, #0x358
  403260:	add	x1, x1, #0x3e8
  403264:	mov	x2, x20
  403268:	b	4032f8 <ferror@plt+0x1338>
  40326c:	mov	w19, #0xffffffff            	// #-1
  403270:	mov	w0, w19
  403274:	ldp	x20, x19, [sp, #96]
  403278:	ldp	x22, x21, [sp, #80]
  40327c:	ldp	x24, x23, [sp, #64]
  403280:	ldp	x26, x25, [sp, #48]
  403284:	ldp	x28, x27, [sp, #32]
  403288:	ldp	x29, x30, [sp, #16]
  40328c:	add	sp, sp, #0x70
  403290:	ret
  403294:	strb	wzr, [x19]
  403298:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  40329c:	ldr	x0, [x9, #952]
  4032a0:	add	x19, x8, #0x1
  4032a4:	cbz	x0, 4032c4 <ferror@plt+0x1304>
  4032a8:	ldrb	w8, [x0]
  4032ac:	ldrb	w9, [x22]
  4032b0:	cmp	w8, w9
  4032b4:	b.ne	4032c4 <ferror@plt+0x1304>  // b.any
  4032b8:	mov	x1, x22
  4032bc:	bl	401df0 <strcmp@plt>
  4032c0:	cbz	w0, 403308 <ferror@plt+0x1348>
  4032c4:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4032c8:	ldr	x8, [x8, #904]
  4032cc:	cbnz	x8, 403270 <ferror@plt+0x12b0>
  4032d0:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4032d4:	ldrb	w8, [x8, #1080]
  4032d8:	adrp	x0, 41c000 <ferror@plt+0x1a040>
  4032dc:	adrp	x1, 41c000 <ferror@plt+0x1a040>
  4032e0:	sxtw	x3, w19
  4032e4:	mvn	w8, w8
  4032e8:	and	w6, w8, #0x1
  4032ec:	add	x0, x0, #0x358
  4032f0:	add	x1, x1, #0x3e8
  4032f4:	mov	x2, x22
  4032f8:	mov	x4, xzr
  4032fc:	mov	x5, xzr
  403300:	bl	404658 <ferror@plt+0x2698>
  403304:	b	403270 <ferror@plt+0x12b0>
  403308:	ldr	w9, [sp, #8]
  40330c:	mov	w8, #0x1                   	// #1
  403310:	strb	w8, [x24, #1104]
  403314:	tst	w9, #0x1
  403318:	csinv	w19, w19, wzr, eq  // eq = none
  40331c:	b	403270 <ferror@plt+0x12b0>
  403320:	bl	403f6c <ferror@plt+0x1fac>
  403324:	adrp	x1, 409000 <ferror@plt+0x7040>
  403328:	add	x1, x1, #0xb6c
  40332c:	mov	w2, #0x5                   	// #5
  403330:	mov	x0, xzr
  403334:	bl	401f00 <dcgettext@plt>
  403338:	mov	x2, x0
  40333c:	mov	w0, #0x1                   	// #1
  403340:	mov	w1, wzr
  403344:	bl	401b30 <error@plt>
  403348:	bl	403f6c <ferror@plt+0x1fac>
  40334c:	adrp	x1, 409000 <ferror@plt+0x7040>
  403350:	add	x1, x1, #0xa7b
  403354:	mov	w2, #0x5                   	// #5
  403358:	mov	x0, xzr
  40335c:	bl	401f00 <dcgettext@plt>
  403360:	ldur	w10, [x29, #-4]
  403364:	adrp	x8, 409000 <ferror@plt+0x7040>
  403368:	adrp	x9, 409000 <ferror@plt+0x7040>
  40336c:	mov	x19, x0
  403370:	add	x8, x8, #0xada
  403374:	add	x9, x9, #0xad3
  403378:	cmp	w10, #0x22
  40337c:	b	4033b0 <ferror@plt+0x13f0>
  403380:	bl	403f6c <ferror@plt+0x1fac>
  403384:	adrp	x1, 409000 <ferror@plt+0x7040>
  403388:	add	x1, x1, #0xa7b
  40338c:	mov	w2, #0x5                   	// #5
  403390:	mov	x0, xzr
  403394:	bl	401f00 <dcgettext@plt>
  403398:	adrp	x8, 409000 <ferror@plt+0x7040>
  40339c:	adrp	x9, 409000 <ferror@plt+0x7040>
  4033a0:	mov	x19, x0
  4033a4:	add	x8, x8, #0xada
  4033a8:	add	x9, x9, #0xad3
  4033ac:	cmp	w21, #0x22
  4033b0:	csel	x1, x9, x8, eq  // eq = none
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	mov	x0, xzr
  4033bc:	bl	401f00 <dcgettext@plt>
  4033c0:	mov	x3, x0
  4033c4:	mov	w0, #0x1                   	// #1
  4033c8:	mov	w1, wzr
  4033cc:	mov	x2, x19
  4033d0:	bl	401b30 <error@plt>
  4033d4:	ret
  4033d8:	stp	x29, x30, [sp, #-32]!
  4033dc:	str	x19, [sp, #16]
  4033e0:	mov	x29, sp
  4033e4:	bl	401c20 <getpid@plt>
  4033e8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4033ec:	ldr	w8, [x8, #848]
  4033f0:	cmp	w0, w8
  4033f4:	b.ne	403440 <ferror@plt+0x1480>  // b.any
  4033f8:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  4033fc:	ldrb	w8, [x19, #1152]
  403400:	tbnz	w8, #0, 403434 <ferror@plt+0x1474>
  403404:	mov	w8, #0x1                   	// #1
  403408:	mov	w0, #0x1                   	// #1
  40340c:	mov	w1, wzr
  403410:	strb	w8, [x19, #1152]
  403414:	bl	403fc4 <ferror@plt+0x2004>
  403418:	strb	wzr, [x19, #1152]
  40341c:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  403420:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403424:	ldr	w9, [x9, #852]
  403428:	ldr	w10, [x8, #1100]
  40342c:	cmp	w9, w10
  403430:	b.ne	403460 <ferror@plt+0x14a0>  // b.any
  403434:	ldr	x19, [sp, #16]
  403438:	ldp	x29, x30, [sp], #32
  40343c:	ret
  403440:	adrp	x0, 409000 <ferror@plt+0x7040>
  403444:	adrp	x1, 409000 <ferror@plt+0x7040>
  403448:	adrp	x3, 409000 <ferror@plt+0x7040>
  40344c:	add	x0, x0, #0xe55
  403450:	add	x1, x1, #0x3ab
  403454:	add	x3, x3, #0xe69
  403458:	mov	w2, #0x616                 	// #1558
  40345c:	bl	401f60 <__assert_fail@plt>
  403460:	ldr	w0, [x8, #1100]
  403464:	bl	401ae0 <_exit@plt>
  403468:	stp	x29, x30, [sp, #-16]!
  40346c:	adrp	x1, 409000 <ferror@plt+0x7040>
  403470:	add	x1, x1, #0x7cf
  403474:	mov	w2, #0x5                   	// #5
  403478:	mov	x0, xzr
  40347c:	mov	x29, sp
  403480:	bl	401f00 <dcgettext@plt>
  403484:	mov	x2, x0
  403488:	mov	w0, #0x1                   	// #1
  40348c:	mov	w1, wzr
  403490:	bl	401b30 <error@plt>
  403494:	sub	sp, sp, #0x50
  403498:	stp	x29, x30, [sp, #32]
  40349c:	stp	x22, x21, [sp, #48]
  4034a0:	stp	x20, x19, [sp, #64]
  4034a4:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  4034a8:	ldr	w8, [x20, #664]
  4034ac:	mov	x19, x3
  4034b0:	add	x29, sp, #0x20
  4034b4:	cbz	w8, 4034dc <ferror@plt+0x151c>
  4034b8:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  4034bc:	ldr	x8, [x21, #1112]
  4034c0:	ldrsw	x9, [x20, #664]
  4034c4:	cmp	x8, x9
  4034c8:	b.cc	4034dc <ferror@plt+0x151c>  // b.lo, b.ul, b.last
  4034cc:	mov	w1, #0x1                   	// #1
  4034d0:	mov	w0, wzr
  4034d4:	bl	403fc4 <ferror@plt+0x2004>
  4034d8:	b	4034bc <ferror@plt+0x14fc>
  4034dc:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  4034e0:	ldrb	w8, [x21, #962]
  4034e4:	cmp	w8, #0x1
  4034e8:	b.ne	403504 <ferror@plt+0x1544>  // b.any
  4034ec:	mov	w0, #0x1                   	// #1
  4034f0:	mov	w20, #0x1                   	// #1
  4034f4:	bl	404234 <ferror@plt+0x2274>
  4034f8:	tbz	w0, #0, 403654 <ferror@plt+0x1694>
  4034fc:	ldrb	w8, [x21, #962]
  403500:	tbnz	w8, #0, 40351c <ferror@plt+0x155c>
  403504:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403508:	ldrb	w8, [x8, #960]
  40350c:	cmp	w8, #0x1
  403510:	b.ne	40351c <ferror@plt+0x155c>  // b.any
  403514:	mov	w0, wzr
  403518:	bl	404234 <ferror@plt+0x2274>
  40351c:	mov	w0, wzr
  403520:	mov	w1, wzr
  403524:	bl	403fc4 <ferror@plt+0x2004>
  403528:	add	x0, sp, #0x4
  40352c:	bl	401b70 <pipe@plt>
  403530:	cbnz	w0, 40366c <ferror@plt+0x16ac>
  403534:	ldr	w0, [sp, #8]
  403538:	mov	w1, #0x2                   	// #2
  40353c:	mov	w2, #0x1                   	// #1
  403540:	bl	4088bc <ferror@plt+0x68fc>
  403544:	bl	401bb0 <fork@plt>
  403548:	mov	w20, w0
  40354c:	tbnz	w0, #31, 4035c4 <ferror@plt+0x1604>
  403550:	cbz	w20, 403680 <ferror@plt+0x16c0>
  403554:	cmn	w20, #0x1
  403558:	b.eq	403734 <ferror@plt+0x1774>  // b.none
  40355c:	ldr	w0, [sp, #8]
  403560:	bl	401d40 <close@plt>
  403564:	ldr	w0, [sp, #4]
  403568:	add	x1, sp, #0xc
  40356c:	mov	w2, #0x4                   	// #4
  403570:	bl	407d38 <ferror@plt+0x5d78>
  403574:	cmp	x0, #0x4
  403578:	b.eq	40362c <ferror@plt+0x166c>  // b.none
  40357c:	mov	x19, x0
  403580:	cbz	x0, 403614 <ferror@plt+0x1654>
  403584:	cmn	x19, #0x1
  403588:	b.ne	403760 <ferror@plt+0x17a0>  // b.any
  40358c:	ldr	w0, [sp, #4]
  403590:	bl	401d40 <close@plt>
  403594:	bl	401f70 <__errno_location@plt>
  403598:	ldr	w19, [x0]
  40359c:	adrp	x1, 409000 <ferror@plt+0x7040>
  4035a0:	add	x1, x1, #0xbb1
  4035a4:	mov	w2, #0x5                   	// #5
  4035a8:	mov	x0, xzr
  4035ac:	bl	401f00 <dcgettext@plt>
  4035b0:	mov	x2, x0
  4035b4:	mov	w0, wzr
  4035b8:	mov	w1, w19
  4035bc:	bl	401b30 <error@plt>
  4035c0:	b	40361c <ferror@plt+0x165c>
  4035c4:	bl	401f70 <__errno_location@plt>
  4035c8:	ldr	w8, [x0]
  4035cc:	cmp	w8, #0xb
  4035d0:	b.ne	403550 <ferror@plt+0x1590>  // b.any
  4035d4:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  4035d8:	ldr	x8, [x22, #1112]
  4035dc:	cbz	x8, 403550 <ferror@plt+0x1590>
  4035e0:	mov	x21, x0
  4035e4:	mov	w1, #0x1                   	// #1
  4035e8:	mov	w0, wzr
  4035ec:	bl	403fc4 <ferror@plt+0x2004>
  4035f0:	bl	401bb0 <fork@plt>
  4035f4:	mov	w20, w0
  4035f8:	tbz	w0, #31, 403550 <ferror@plt+0x1590>
  4035fc:	ldr	w8, [x21]
  403600:	cmp	w8, #0xb
  403604:	b.ne	403550 <ferror@plt+0x1590>  // b.any
  403608:	ldr	x8, [x22, #1112]
  40360c:	cbnz	x8, 4035e4 <ferror@plt+0x1624>
  403610:	b	403550 <ferror@plt+0x1590>
  403614:	mov	w0, w20
  403618:	bl	4043bc <ferror@plt+0x23fc>
  40361c:	ldr	w0, [sp, #4]
  403620:	bl	401d40 <close@plt>
  403624:	mov	w20, #0x1                   	// #1
  403628:	b	403654 <ferror@plt+0x1694>
  40362c:	ldr	w0, [sp, #4]
  403630:	bl	401d40 <close@plt>
  403634:	mov	x1, sp
  403638:	mov	w0, w20
  40363c:	mov	w2, wzr
  403640:	bl	401f90 <waitpid@plt>
  403644:	ldr	w8, [sp, #12]
  403648:	cmp	w8, #0x7
  40364c:	b.ne	403790 <ferror@plt+0x17d0>  // b.any
  403650:	mov	w20, wzr
  403654:	mov	w0, w20
  403658:	ldp	x20, x19, [sp, #64]
  40365c:	ldp	x22, x21, [sp, #48]
  403660:	ldp	x29, x30, [sp, #32]
  403664:	add	sp, sp, #0x50
  403668:	ret
  40366c:	bl	401f70 <__errno_location@plt>
  403670:	ldr	w19, [x0]
  403674:	adrp	x1, 409000 <ferror@plt+0x7040>
  403678:	add	x1, x1, #0xb83
  40367c:	b	403744 <ferror@plt+0x1784>
  403680:	ldr	w0, [sp, #4]
  403684:	bl	401d40 <close@plt>
  403688:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40368c:	str	wzr, [x8, #1100]
  403690:	bl	40531c <ferror@plt+0x335c>
  403694:	tbz	w0, #0, 40369c <ferror@plt+0x16dc>
  403698:	bl	405340 <ferror@plt+0x3380>
  40369c:	mov	w0, wzr
  4036a0:	bl	4043bc <ferror@plt+0x23fc>
  4036a4:	adrp	x2, 409000 <ferror@plt+0x7040>
  4036a8:	mov	w3, w0
  4036ac:	add	x2, x2, #0xda8
  4036b0:	add	x0, sp, #0xc
  4036b4:	mov	w1, #0x13                  	// #19
  4036b8:	bl	401be0 <snprintf@plt>
  4036bc:	cmp	w0, #0x14
  4036c0:	b.cs	4037a0 <ferror@plt+0x17e0>  // b.hs, b.nlast
  4036c4:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  4036c8:	ldr	x0, [x21, #968]
  4036cc:	cbz	x0, 403710 <ferror@plt+0x1750>
  4036d0:	add	x1, sp, #0xc
  4036d4:	mov	w2, #0x1                   	// #1
  4036d8:	bl	401b50 <setenv@plt>
  4036dc:	tbz	w0, #31, 403710 <ferror@plt+0x1750>
  4036e0:	bl	401f70 <__errno_location@plt>
  4036e4:	ldr	w20, [x0]
  4036e8:	adrp	x1, 409000 <ferror@plt+0x7040>
  4036ec:	add	x1, x1, #0xe05
  4036f0:	mov	w2, #0x5                   	// #5
  4036f4:	mov	x0, xzr
  4036f8:	bl	401f00 <dcgettext@plt>
  4036fc:	ldr	x3, [x21, #968]
  403700:	mov	x2, x0
  403704:	mov	w0, wzr
  403708:	mov	w1, w20
  40370c:	bl	401b30 <error@plt>
  403710:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403714:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  403718:	ldrb	w9, [x8, #984]
  40371c:	ldrb	w8, [x22, #961]
  403720:	tbz	w9, #0, 4037c8 <ferror@plt+0x1808>
  403724:	cbz	w8, 403864 <ferror@plt+0x18a4>
  403728:	adrp	x20, 409000 <ferror@plt+0x7040>
  40372c:	add	x20, x20, #0xd1b
  403730:	b	4037e0 <ferror@plt+0x1820>
  403734:	bl	401f70 <__errno_location@plt>
  403738:	ldr	w19, [x0]
  40373c:	adrp	x1, 409000 <ferror@plt+0x7040>
  403740:	add	x1, x1, #0xba5
  403744:	mov	w2, #0x5                   	// #5
  403748:	mov	x0, xzr
  40374c:	bl	401f00 <dcgettext@plt>
  403750:	mov	x2, x0
  403754:	mov	w0, #0x1                   	// #1
  403758:	mov	w1, w19
  40375c:	bl	401b30 <error@plt>
  403760:	bl	401f70 <__errno_location@plt>
  403764:	ldr	w20, [x0]
  403768:	adrp	x1, 409000 <ferror@plt+0x7040>
  40376c:	add	x1, x1, #0xc0b
  403770:	mov	w2, #0x5                   	// #5
  403774:	mov	x0, xzr
  403778:	bl	401f00 <dcgettext@plt>
  40377c:	mov	x2, x0
  403780:	mov	w0, #0x1                   	// #1
  403784:	mov	w1, w20
  403788:	mov	x3, x19
  40378c:	bl	401b30 <error@plt>
  403790:	cmp	w8, #0x2
  403794:	b.ne	4037c0 <ferror@plt+0x1800>  // b.any
  403798:	mov	w0, #0x7f                  	// #127
  40379c:	bl	401b20 <exit@plt>
  4037a0:	adrp	x0, 409000 <ferror@plt+0x7040>
  4037a4:	adrp	x1, 409000 <ferror@plt+0x7040>
  4037a8:	adrp	x3, 409000 <ferror@plt+0x7040>
  4037ac:	add	x0, x0, #0xdab
  4037b0:	add	x1, x1, #0x3ab
  4037b4:	add	x3, x3, #0xde5
  4037b8:	mov	w2, #0x477                 	// #1143
  4037bc:	bl	401f60 <__assert_fail@plt>
  4037c0:	mov	w0, #0x7e                  	// #126
  4037c4:	bl	401b20 <exit@plt>
  4037c8:	adrp	x9, 409000 <ferror@plt+0x7040>
  4037cc:	adrp	x10, 409000 <ferror@plt+0x7040>
  4037d0:	add	x9, x9, #0xd67
  4037d4:	add	x10, x10, #0xd1b
  4037d8:	cmp	w8, #0x0
  4037dc:	csel	x20, x10, x9, ne  // ne = any
  4037e0:	mov	w0, wzr
  4037e4:	bl	401d40 <close@plt>
  4037e8:	mov	x0, x20
  4037ec:	mov	w1, wzr
  4037f0:	bl	401c60 <open@plt>
  4037f4:	tbz	w0, #31, 403834 <ferror@plt+0x1874>
  4037f8:	ldrb	w22, [x22, #961]
  4037fc:	bl	401f70 <__errno_location@plt>
  403800:	ldr	w21, [x0]
  403804:	mov	w1, #0x8                   	// #8
  403808:	mov	w0, wzr
  40380c:	mov	x2, x20
  403810:	bl	407848 <ferror@plt+0x5888>
  403814:	adrp	x2, 40a000 <ferror@plt+0x8040>
  403818:	cmp	w22, #0x1
  40381c:	mov	x3, x0
  403820:	add	x2, x2, #0xf1c
  403824:	b.ne	403858 <ferror@plt+0x1898>  // b.any
  403828:	mov	w0, #0x1                   	// #1
  40382c:	mov	w1, w21
  403830:	bl	401b30 <error@plt>
  403834:	mov	w21, w0
  403838:	cbz	w0, 403864 <ferror@plt+0x18a4>
  40383c:	mov	w0, w21
  403840:	mov	w1, wzr
  403844:	bl	401f20 <dup2@plt>
  403848:	cbnz	w0, 4038f0 <ferror@plt+0x1930>
  40384c:	mov	w0, w21
  403850:	bl	401d40 <close@plt>
  403854:	b	403864 <ferror@plt+0x18a4>
  403858:	mov	w0, wzr
  40385c:	mov	w1, w21
  403860:	bl	401b30 <error@plt>
  403864:	mov	x0, x19
  403868:	bl	404d88 <ferror@plt+0x2dc8>
  40386c:	tbz	w0, #0, 403884 <ferror@plt+0x18c4>
  403870:	bl	401f70 <__errno_location@plt>
  403874:	mov	w8, #0x7                   	// #7
  403878:	mov	x20, x0
  40387c:	str	w8, [x0]
  403880:	b	4038a0 <ferror@plt+0x18e0>
  403884:	ldr	x0, [x19]
  403888:	mov	x1, x19
  40388c:	bl	401de0 <execvp@plt>
  403890:	bl	401f70 <__errno_location@plt>
  403894:	ldr	w8, [x0]
  403898:	mov	x20, x0
  40389c:	cbz	w8, 4038b0 <ferror@plt+0x18f0>
  4038a0:	ldr	w0, [sp, #8]
  4038a4:	mov	w2, #0x4                   	// #4
  4038a8:	mov	x1, x20
  4038ac:	bl	401d90 <write@plt>
  4038b0:	ldr	w0, [sp, #8]
  4038b4:	bl	401d40 <close@plt>
  4038b8:	ldr	w1, [x20]
  4038bc:	mov	w21, #0x7e                  	// #126
  4038c0:	cmp	w1, #0x7
  4038c4:	b.eq	4038e8 <ferror@plt+0x1928>  // b.none
  4038c8:	ldr	x3, [x19]
  4038cc:	adrp	x2, 40a000 <ferror@plt+0x8040>
  4038d0:	add	x2, x2, #0xf1c
  4038d4:	mov	w0, wzr
  4038d8:	bl	401b30 <error@plt>
  4038dc:	ldr	w8, [x20]
  4038e0:	cmp	w8, #0x2
  4038e4:	cinc	w21, w21, eq  // eq = none
  4038e8:	mov	w0, w21
  4038ec:	bl	401ae0 <_exit@plt>
  4038f0:	bl	401f70 <__errno_location@plt>
  4038f4:	ldr	w19, [x0]
  4038f8:	adrp	x1, 409000 <ferror@plt+0x7040>
  4038fc:	add	x1, x1, #0xd71
  403900:	b	403744 <ferror@plt+0x1784>
  403904:	stp	x29, x30, [sp, #-64]!
  403908:	stp	x22, x21, [sp, #32]
  40390c:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  403910:	ldrb	w8, [x21, #1109]
  403914:	stp	x24, x23, [sp, #16]
  403918:	stp	x20, x19, [sp, #48]
  40391c:	mov	x29, sp
  403920:	tbnz	w8, #0, 4039b4 <ferror@plt+0x19f4>
  403924:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  403928:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  40392c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403930:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  403934:	ldr	x0, [x22, #976]
  403938:	ldr	x19, [x20, #992]
  40393c:	ldr	x24, [x8, #880]
  403940:	ldr	x23, [x9, #1040]
  403944:	bl	401d20 <getc@plt>
  403948:	cmn	w0, #0x1
  40394c:	b.eq	403988 <ferror@plt+0x19c8>  // b.none
  403950:	add	x8, x19, x24
  403954:	mvn	x9, x23
  403958:	add	x23, x9, x8
  40395c:	adrp	x24, 41c000 <ferror@plt+0x1a040>
  403960:	ldrb	w8, [x24, #944]
  403964:	cmp	w0, w8
  403968:	b.eq	4039d0 <ferror@plt+0x1a10>  // b.none
  40396c:	cmp	x19, x23
  403970:	b.cs	403a30 <ferror@plt+0x1a70>  // b.hs, b.nlast
  403974:	strb	w0, [x19], #1
  403978:	ldr	x0, [x22, #976]
  40397c:	bl	401d20 <getc@plt>
  403980:	cmn	w0, #0x1
  403984:	b.ne	403960 <ferror@plt+0x19a0>  // b.any
  403988:	ldr	x2, [x20, #992]
  40398c:	mov	w9, #0x1                   	// #1
  403990:	strb	w9, [x21, #1109]
  403994:	subs	x8, x19, x2
  403998:	b.eq	4039b4 <ferror@plt+0x19f4>  // b.none
  40399c:	strb	wzr, [x19]
  4039a0:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  4039a4:	ldr	x9, [x9, #904]
  4039a8:	add	x19, x8, #0x1
  4039ac:	cbnz	x9, 4039b8 <ferror@plt+0x19f8>
  4039b0:	b	4039fc <ferror@plt+0x1a3c>
  4039b4:	mov	w19, #0xffffffff            	// #-1
  4039b8:	mov	w0, w19
  4039bc:	ldp	x20, x19, [sp, #48]
  4039c0:	ldp	x22, x21, [sp, #32]
  4039c4:	ldp	x24, x23, [sp, #16]
  4039c8:	ldp	x29, x30, [sp], #64
  4039cc:	ret
  4039d0:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4039d4:	ldr	x9, [x8, #1088]
  4039d8:	add	x9, x9, #0x1
  4039dc:	str	x9, [x8, #1088]
  4039e0:	strb	wzr, [x19]
  4039e4:	ldr	x2, [x20, #992]
  4039e8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4039ec:	ldr	x8, [x8, #904]
  4039f0:	sub	x9, x19, x2
  4039f4:	add	x19, x9, #0x1
  4039f8:	cbnz	x8, 4039b8 <ferror@plt+0x19f8>
  4039fc:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403a00:	ldrb	w8, [x8, #1080]
  403a04:	adrp	x0, 41c000 <ferror@plt+0x1a040>
  403a08:	adrp	x1, 41c000 <ferror@plt+0x1a040>
  403a0c:	sxtw	x3, w19
  403a10:	mvn	w8, w8
  403a14:	and	w6, w8, #0x1
  403a18:	add	x0, x0, #0x358
  403a1c:	add	x1, x1, #0x3e8
  403a20:	mov	x4, xzr
  403a24:	mov	x5, xzr
  403a28:	bl	404658 <ferror@plt+0x2698>
  403a2c:	b	4039b8 <ferror@plt+0x19f8>
  403a30:	bl	403f6c <ferror@plt+0x1fac>
  403a34:	adrp	x1, 409000 <ferror@plt+0x7040>
  403a38:	add	x1, x1, #0xb6c
  403a3c:	mov	w2, #0x5                   	// #5
  403a40:	mov	x0, xzr
  403a44:	bl	401f00 <dcgettext@plt>
  403a48:	mov	x2, x0
  403a4c:	mov	w0, #0x1                   	// #1
  403a50:	mov	w1, wzr
  403a54:	bl	401b30 <error@plt>
  403a58:	stp	x29, x30, [sp, #-48]!
  403a5c:	str	x21, [sp, #16]
  403a60:	stp	x20, x19, [sp, #32]
  403a64:	mov	x29, sp
  403a68:	cbnz	w0, 403d34 <ferror@plt+0x1d74>
  403a6c:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  403a70:	ldr	x19, [x20, #808]
  403a74:	adrp	x1, 409000 <ferror@plt+0x7040>
  403a78:	add	x1, x1, #0xf31
  403a7c:	mov	w2, #0x5                   	// #5
  403a80:	mov	x0, xzr
  403a84:	bl	401f00 <dcgettext@plt>
  403a88:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  403a8c:	ldr	x2, [x21, #1216]
  403a90:	mov	x1, x0
  403a94:	mov	x0, x19
  403a98:	bl	401fa0 <fprintf@plt>
  403a9c:	adrp	x1, 409000 <ferror@plt+0x7040>
  403aa0:	add	x1, x1, #0xf62
  403aa4:	mov	w2, #0x5                   	// #5
  403aa8:	mov	x0, xzr
  403aac:	bl	401f00 <dcgettext@plt>
  403ab0:	ldr	x1, [x20, #808]
  403ab4:	bl	401b10 <fputs@plt>
  403ab8:	adrp	x1, 409000 <ferror@plt+0x7040>
  403abc:	add	x1, x1, #0xfb0
  403ac0:	mov	w2, #0x5                   	// #5
  403ac4:	mov	x0, xzr
  403ac8:	bl	401f00 <dcgettext@plt>
  403acc:	ldr	x1, [x20, #808]
  403ad0:	bl	401b10 <fputs@plt>
  403ad4:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403ad8:	add	x1, x1, #0x25
  403adc:	mov	w2, #0x5                   	// #5
  403ae0:	mov	x0, xzr
  403ae4:	bl	401f00 <dcgettext@plt>
  403ae8:	ldr	x1, [x20, #808]
  403aec:	bl	401b10 <fputs@plt>
  403af0:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403af4:	add	x1, x1, #0xf9
  403af8:	mov	w2, #0x5                   	// #5
  403afc:	mov	x0, xzr
  403b00:	bl	401f00 <dcgettext@plt>
  403b04:	ldr	x1, [x20, #808]
  403b08:	bl	401b10 <fputs@plt>
  403b0c:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403b10:	add	x1, x1, #0x146
  403b14:	mov	w2, #0x5                   	// #5
  403b18:	mov	x0, xzr
  403b1c:	bl	401f00 <dcgettext@plt>
  403b20:	ldr	x1, [x20, #808]
  403b24:	bl	401b10 <fputs@plt>
  403b28:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403b2c:	add	x1, x1, #0x230
  403b30:	mov	w2, #0x5                   	// #5
  403b34:	mov	x0, xzr
  403b38:	bl	401f00 <dcgettext@plt>
  403b3c:	ldr	x1, [x20, #808]
  403b40:	bl	401b10 <fputs@plt>
  403b44:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403b48:	add	x1, x1, #0x311
  403b4c:	mov	w2, #0x5                   	// #5
  403b50:	mov	x0, xzr
  403b54:	bl	401f00 <dcgettext@plt>
  403b58:	ldr	x1, [x20, #808]
  403b5c:	bl	401b10 <fputs@plt>
  403b60:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403b64:	add	x1, x1, #0x3a6
  403b68:	mov	w2, #0x5                   	// #5
  403b6c:	mov	x0, xzr
  403b70:	bl	401f00 <dcgettext@plt>
  403b74:	ldr	x1, [x20, #808]
  403b78:	bl	401b10 <fputs@plt>
  403b7c:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403b80:	add	x1, x1, #0x3da
  403b84:	mov	w2, #0x5                   	// #5
  403b88:	mov	x0, xzr
  403b8c:	bl	401f00 <dcgettext@plt>
  403b90:	ldr	x1, [x20, #808]
  403b94:	bl	401b10 <fputs@plt>
  403b98:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403b9c:	add	x1, x1, #0x49a
  403ba0:	mov	w2, #0x5                   	// #5
  403ba4:	mov	x0, xzr
  403ba8:	bl	401f00 <dcgettext@plt>
  403bac:	ldr	x1, [x20, #808]
  403bb0:	bl	401b10 <fputs@plt>
  403bb4:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403bb8:	add	x1, x1, #0x518
  403bbc:	mov	w2, #0x5                   	// #5
  403bc0:	mov	x0, xzr
  403bc4:	bl	401f00 <dcgettext@plt>
  403bc8:	ldr	x1, [x20, #808]
  403bcc:	bl	401b10 <fputs@plt>
  403bd0:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403bd4:	add	x1, x1, #0x5b7
  403bd8:	mov	w2, #0x5                   	// #5
  403bdc:	mov	x0, xzr
  403be0:	bl	401f00 <dcgettext@plt>
  403be4:	ldr	x1, [x20, #808]
  403be8:	bl	401b10 <fputs@plt>
  403bec:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403bf0:	add	x1, x1, #0x607
  403bf4:	mov	w2, #0x5                   	// #5
  403bf8:	mov	x0, xzr
  403bfc:	bl	401f00 <dcgettext@plt>
  403c00:	ldr	x1, [x20, #808]
  403c04:	bl	401b10 <fputs@plt>
  403c08:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403c0c:	add	x1, x1, #0x6df
  403c10:	mov	w2, #0x5                   	// #5
  403c14:	mov	x0, xzr
  403c18:	bl	401f00 <dcgettext@plt>
  403c1c:	ldr	x1, [x20, #808]
  403c20:	bl	401b10 <fputs@plt>
  403c24:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403c28:	add	x1, x1, #0x729
  403c2c:	mov	w2, #0x5                   	// #5
  403c30:	mov	x0, xzr
  403c34:	bl	401f00 <dcgettext@plt>
  403c38:	ldr	x1, [x20, #808]
  403c3c:	bl	401b10 <fputs@plt>
  403c40:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403c44:	add	x1, x1, #0x768
  403c48:	mov	w2, #0x5                   	// #5
  403c4c:	mov	x0, xzr
  403c50:	bl	401f00 <dcgettext@plt>
  403c54:	ldr	x1, [x20, #808]
  403c58:	bl	401b10 <fputs@plt>
  403c5c:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403c60:	add	x1, x1, #0x7b8
  403c64:	mov	w2, #0x5                   	// #5
  403c68:	mov	x0, xzr
  403c6c:	bl	401f00 <dcgettext@plt>
  403c70:	ldr	x1, [x20, #808]
  403c74:	bl	401b10 <fputs@plt>
  403c78:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403c7c:	add	x1, x1, #0x88d
  403c80:	mov	w2, #0x5                   	// #5
  403c84:	mov	x0, xzr
  403c88:	bl	401f00 <dcgettext@plt>
  403c8c:	ldr	x1, [x20, #808]
  403c90:	bl	401b10 <fputs@plt>
  403c94:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403c98:	add	x1, x1, #0x8d7
  403c9c:	mov	w2, #0x5                   	// #5
  403ca0:	mov	x0, xzr
  403ca4:	bl	401f00 <dcgettext@plt>
  403ca8:	ldr	x1, [x20, #808]
  403cac:	bl	401b10 <fputs@plt>
  403cb0:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403cb4:	add	x1, x1, #0x91a
  403cb8:	mov	w2, #0x5                   	// #5
  403cbc:	mov	x0, xzr
  403cc0:	bl	401f00 <dcgettext@plt>
  403cc4:	ldr	x1, [x20, #808]
  403cc8:	bl	401b10 <fputs@plt>
  403ccc:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403cd0:	add	x1, x1, #0x95f
  403cd4:	mov	w2, #0x5                   	// #5
  403cd8:	mov	x0, xzr
  403cdc:	bl	401f00 <dcgettext@plt>
  403ce0:	ldr	x1, [x20, #808]
  403ce4:	bl	401b10 <fputs@plt>
  403ce8:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403cec:	add	x1, x1, #0x9a5
  403cf0:	mov	w2, #0x5                   	// #5
  403cf4:	mov	x0, xzr
  403cf8:	bl	401f00 <dcgettext@plt>
  403cfc:	ldr	x1, [x20, #808]
  403d00:	bl	401b10 <fputs@plt>
  403d04:	adrp	x1, 40a000 <ferror@plt+0x8040>
  403d08:	add	x1, x1, #0x9e0
  403d0c:	mov	w2, #0x5                   	// #5
  403d10:	mov	x0, xzr
  403d14:	bl	401f00 <dcgettext@plt>
  403d18:	ldr	x1, [x20, #808]
  403d1c:	bl	401b10 <fputs@plt>
  403d20:	ldr	x0, [x20, #808]
  403d24:	ldr	x1, [x21, #1216]
  403d28:	bl	40565c <ferror@plt+0x369c>
  403d2c:	mov	w0, wzr
  403d30:	bl	401b20 <exit@plt>
  403d34:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403d38:	ldr	x20, [x8, #784]
  403d3c:	adrp	x1, 409000 <ferror@plt+0x7040>
  403d40:	mov	w19, w0
  403d44:	add	x1, x1, #0xf0a
  403d48:	mov	w2, #0x5                   	// #5
  403d4c:	mov	x0, xzr
  403d50:	bl	401f00 <dcgettext@plt>
  403d54:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403d58:	ldr	x2, [x8, #1216]
  403d5c:	mov	x1, x0
  403d60:	mov	x0, x20
  403d64:	bl	401fa0 <fprintf@plt>
  403d68:	mov	w0, w19
  403d6c:	bl	401b20 <exit@plt>
  403d70:	stp	x29, x30, [sp, #-64]!
  403d74:	mov	x29, sp
  403d78:	stp	x22, x21, [sp, #32]
  403d7c:	stp	x20, x19, [sp, #48]
  403d80:	mov	x22, x2
  403d84:	mov	w19, w1
  403d88:	add	x1, x29, #0x18
  403d8c:	mov	w2, #0xa                   	// #10
  403d90:	str	x23, [sp, #16]
  403d94:	mov	w21, w4
  403d98:	mov	x23, x3
  403d9c:	mov	x20, x0
  403da0:	bl	401e10 <strtol@plt>
  403da4:	ldr	x8, [x29, #24]
  403da8:	cmp	x8, x20
  403dac:	b.eq	403e78 <ferror@plt+0x1eb8>  // b.none
  403db0:	ldrb	w8, [x8]
  403db4:	cbnz	w8, 403e78 <ferror@plt+0x1eb8>
  403db8:	cmp	x0, x22
  403dbc:	b.lt	403e34 <ferror@plt+0x1e74>  // b.tstop
  403dc0:	tbnz	x23, #63, 403e18 <ferror@plt+0x1e58>
  403dc4:	cmp	x0, x23
  403dc8:	mov	x22, x0
  403dcc:	b.le	403e1c <ferror@plt+0x1e5c>
  403dd0:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403dd4:	ldr	x22, [x8, #784]
  403dd8:	adrp	x1, 409000 <ferror@plt+0x7040>
  403ddc:	add	x1, x1, #0xedc
  403de0:	mov	w2, #0x5                   	// #5
  403de4:	mov	x0, xzr
  403de8:	bl	401f00 <dcgettext@plt>
  403dec:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403df0:	ldr	x2, [x8, #1216]
  403df4:	mov	x1, x0
  403df8:	mov	x0, x22
  403dfc:	mov	x3, x20
  403e00:	mov	w4, w19
  403e04:	mov	x5, x23
  403e08:	bl	401fa0 <fprintf@plt>
  403e0c:	mov	x22, x23
  403e10:	cbz	w21, 403e1c <ferror@plt+0x1e5c>
  403e14:	b	403eb0 <ferror@plt+0x1ef0>
  403e18:	mov	x22, x0
  403e1c:	mov	x0, x22
  403e20:	ldp	x20, x19, [sp, #48]
  403e24:	ldp	x22, x21, [sp, #32]
  403e28:	ldr	x23, [sp, #16]
  403e2c:	ldp	x29, x30, [sp], #64
  403e30:	ret
  403e34:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403e38:	ldr	x23, [x8, #784]
  403e3c:	adrp	x1, 409000 <ferror@plt+0x7040>
  403e40:	add	x1, x1, #0xeae
  403e44:	mov	w2, #0x5                   	// #5
  403e48:	mov	x0, xzr
  403e4c:	bl	401f00 <dcgettext@plt>
  403e50:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403e54:	ldr	x2, [x8, #1216]
  403e58:	mov	x1, x0
  403e5c:	mov	x0, x23
  403e60:	mov	x3, x20
  403e64:	mov	w4, w19
  403e68:	mov	x5, x22
  403e6c:	bl	401fa0 <fprintf@plt>
  403e70:	cbz	w21, 403e1c <ferror@plt+0x1e5c>
  403e74:	b	403eb0 <ferror@plt+0x1ef0>
  403e78:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403e7c:	ldr	x21, [x8, #784]
  403e80:	adrp	x1, 409000 <ferror@plt+0x7040>
  403e84:	add	x1, x1, #0xe86
  403e88:	mov	w2, #0x5                   	// #5
  403e8c:	mov	x0, xzr
  403e90:	bl	401f00 <dcgettext@plt>
  403e94:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403e98:	ldr	x2, [x8, #1216]
  403e9c:	mov	x1, x0
  403ea0:	mov	x0, x21
  403ea4:	mov	x3, x20
  403ea8:	mov	w4, w19
  403eac:	bl	401fa0 <fprintf@plt>
  403eb0:	mov	w0, #0x1                   	// #1
  403eb4:	bl	403a58 <ferror@plt+0x1a98>
  403eb8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403ebc:	ldr	w9, [x8, #664]
  403ec0:	mov	w10, #0x7fffffff            	// #2147483647
  403ec4:	cmp	w9, w10
  403ec8:	b.eq	403ed8 <ferror@plt+0x1f18>  // b.none
  403ecc:	ldr	w9, [x8, #664]
  403ed0:	add	w9, w9, #0x1
  403ed4:	str	w9, [x8, #664]
  403ed8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403edc:	mov	w9, #0x1                   	// #1
  403ee0:	str	w9, [x8, #1120]
  403ee4:	ret
  403ee8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403eec:	ldr	w9, [x8, #664]
  403ef0:	cmp	w9, #0x2
  403ef4:	b.lt	403f04 <ferror@plt+0x1f44>  // b.tstop
  403ef8:	ldr	w9, [x8, #664]
  403efc:	sub	w9, w9, #0x1
  403f00:	str	w9, [x8, #664]
  403f04:	ret
  403f08:	stp	x29, x30, [sp, #-48]!
  403f0c:	mov	w1, wzr
  403f10:	str	x21, [sp, #16]
  403f14:	stp	x20, x19, [sp, #32]
  403f18:	mov	x29, sp
  403f1c:	bl	4051a4 <ferror@plt+0x31e4>
  403f20:	tbnz	w0, #31, 403f58 <ferror@plt+0x1f98>
  403f24:	adrp	x1, 409000 <ferror@plt+0x7040>
  403f28:	add	x1, x1, #0x884
  403f2c:	mov	w19, w0
  403f30:	bl	401cd0 <fdopen@plt>
  403f34:	cbnz	x0, 403f5c <ferror@plt+0x1f9c>
  403f38:	bl	401f70 <__errno_location@plt>
  403f3c:	ldr	w21, [x0]
  403f40:	mov	x20, x0
  403f44:	mov	w0, w19
  403f48:	bl	401d40 <close@plt>
  403f4c:	mov	x0, xzr
  403f50:	str	w21, [x20]
  403f54:	b	403f5c <ferror@plt+0x1f9c>
  403f58:	mov	x0, xzr
  403f5c:	ldp	x20, x19, [sp, #32]
  403f60:	ldr	x21, [sp, #16]
  403f64:	ldp	x29, x30, [sp], #48
  403f68:	ret
  403f6c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403f70:	ldr	x8, [x8, #904]
  403f74:	cbnz	x8, 403fc0 <ferror@plt+0x2000>
  403f78:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403f7c:	ldrb	w8, [x8, #1080]
  403f80:	cmp	w8, #0x1
  403f84:	b.ne	403fc0 <ferror@plt+0x2000>  // b.any
  403f88:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  403f8c:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  403f90:	add	x8, x8, #0x358
  403f94:	ldr	x9, [x9, #1000]
  403f98:	ldr	x10, [x8, #56]
  403f9c:	cmp	x9, x10
  403fa0:	b.eq	403fc0 <ferror@plt+0x2000>  // b.none
  403fa4:	ldr	w8, [x8]
  403fa8:	cbnz	w8, 403fc0 <ferror@plt+0x2000>
  403fac:	adrp	x0, 41c000 <ferror@plt+0x1a040>
  403fb0:	adrp	x1, 41c000 <ferror@plt+0x1a040>
  403fb4:	add	x0, x0, #0x358
  403fb8:	add	x1, x1, #0x3e8
  403fbc:	b	4048ac <ferror@plt+0x28ec>
  403fc0:	ret
  403fc4:	sub	sp, sp, #0x70
  403fc8:	stp	x26, x25, [sp, #48]
  403fcc:	adrp	x26, 41c000 <ferror@plt+0x1a040>
  403fd0:	ldr	x8, [x26, #1112]
  403fd4:	stp	x29, x30, [sp, #16]
  403fd8:	stp	x28, x27, [sp, #32]
  403fdc:	stp	x24, x23, [sp, #64]
  403fe0:	stp	x22, x21, [sp, #80]
  403fe4:	stp	x20, x19, [sp, #96]
  403fe8:	add	x29, sp, #0x10
  403fec:	cbz	x8, 4041ec <ferror@plt+0x222c>
  403ff0:	mov	w19, w1
  403ff4:	mov	w20, w0
  403ff8:	mov	w27, wzr
  403ffc:	adrp	x28, 41c000 <ferror@plt+0x1a040>
  404000:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  404004:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  404008:	adrp	x23, 41c000 <ferror@plt+0x1a040>
  40400c:	cmp	w27, w19
  404010:	eor	w8, w20, #0x1
  404014:	cset	w9, cs  // cs = hs, nlast
  404018:	and	w24, w9, w8
  40401c:	str	wzr, [x28, #1120]
  404020:	sub	x1, x29, #0x4
  404024:	mov	w0, #0xffffffff            	// #-1
  404028:	mov	w2, w24
  40402c:	bl	401f90 <waitpid@plt>
  404030:	cmn	w0, #0x1
  404034:	b.ne	40407c <ferror@plt+0x20bc>  // b.any
  404038:	bl	401f70 <__errno_location@plt>
  40403c:	mov	x25, x0
  404040:	ldr	w8, [x25]
  404044:	cmp	w8, #0x4
  404048:	b.ne	40420c <ferror@plt+0x224c>  // b.any
  40404c:	ldr	w8, [x28, #1120]
  404050:	sub	x1, x29, #0x4
  404054:	mov	w0, #0xffffffff            	// #-1
  404058:	cmp	w8, #0x0
  40405c:	cset	w8, eq  // eq = none
  404060:	orr	w8, w8, w20
  404064:	tst	w8, #0x1
  404068:	csinc	w24, w24, wzr, ne  // ne = any
  40406c:	mov	w2, w24
  404070:	bl	401f90 <waitpid@plt>
  404074:	cmn	w0, #0x1
  404078:	b.eq	404040 <ferror@plt+0x2080>  // b.none
  40407c:	cbz	w0, 4041c0 <ferror@plt+0x2200>
  404080:	ldr	x8, [x21, #1128]
  404084:	cbz	x8, 4040ac <ferror@plt+0x20ec>
  404088:	ldr	x10, [x22, #1136]
  40408c:	mov	x9, xzr
  404090:	ldr	w11, [x10, x9, lsl #2]
  404094:	cmp	w0, w11
  404098:	b.eq	4040b0 <ferror@plt+0x20f0>  // b.none
  40409c:	add	w9, w9, #0x1
  4040a0:	cmp	x8, x9
  4040a4:	b.hi	404090 <ferror@plt+0x20d0>  // b.pmore
  4040a8:	b	4040b0 <ferror@plt+0x20f0>
  4040ac:	mov	w9, wzr
  4040b0:	cmp	x8, w9, uxtw
  4040b4:	b.eq	404020 <ferror@plt+0x2060>  // b.none
  4040b8:	ldr	x8, [x22, #1136]
  4040bc:	str	wzr, [x8, w9, uxtw #2]
  4040c0:	ldur	w8, [x29, #-4]
  4040c4:	ldr	x9, [x26, #1112]
  4040c8:	mvn	w10, w8
  4040cc:	sub	x9, x9, #0x1
  4040d0:	tst	w10, #0xff00
  4040d4:	str	x9, [x26, #1112]
  4040d8:	b.ne	40410c <ferror@plt+0x214c>  // b.any
  4040dc:	adrp	x1, 409000 <ferror@plt+0x7040>
  4040e0:	mov	w2, #0x5                   	// #5
  4040e4:	mov	x0, xzr
  4040e8:	add	x1, x1, #0xca3
  4040ec:	bl	401f00 <dcgettext@plt>
  4040f0:	ldr	x8, [x23, #1008]
  4040f4:	mov	x2, x0
  4040f8:	mov	w0, #0x7c                  	// #124
  4040fc:	mov	w1, wzr
  404100:	ldr	x3, [x8]
  404104:	bl	401b30 <error@plt>
  404108:	ldur	w8, [x29, #-4]
  40410c:	and	w9, w8, #0xff
  404110:	cmp	w9, #0x7f
  404114:	b.ne	40414c <ferror@plt+0x218c>  // b.any
  404118:	adrp	x1, 409000 <ferror@plt+0x7040>
  40411c:	mov	w2, #0x5                   	// #5
  404120:	mov	x0, xzr
  404124:	add	x1, x1, #0xcc8
  404128:	bl	401f00 <dcgettext@plt>
  40412c:	ldr	x8, [x23, #1008]
  404130:	ldurb	w4, [x29, #-3]
  404134:	mov	x2, x0
  404138:	mov	w0, #0x7d                  	// #125
  40413c:	ldr	x3, [x8]
  404140:	mov	w1, wzr
  404144:	bl	401b30 <error@plt>
  404148:	ldur	w8, [x29, #-4]
  40414c:	ubfiz	w9, w8, #24, #7
  404150:	mov	w10, #0x1000000             	// #16777216
  404154:	add	w9, w9, w10
  404158:	mov	w10, #0x2000000             	// #33554432
  40415c:	cmp	w9, w10
  404160:	b.lt	40419c <ferror@plt+0x21dc>  // b.tstop
  404164:	adrp	x1, 409000 <ferror@plt+0x7040>
  404168:	mov	w2, #0x5                   	// #5
  40416c:	mov	x0, xzr
  404170:	add	x1, x1, #0xce1
  404174:	bl	401f00 <dcgettext@plt>
  404178:	ldr	x8, [x23, #1008]
  40417c:	ldur	w9, [x29, #-4]
  404180:	mov	x2, x0
  404184:	mov	w0, #0x7d                  	// #125
  404188:	ldr	x3, [x8]
  40418c:	and	w4, w9, #0x7f
  404190:	mov	w1, wzr
  404194:	bl	401b30 <error@plt>
  404198:	ldur	w8, [x29, #-4]
  40419c:	tst	w8, #0xff00
  4041a0:	add	w27, w27, #0x1
  4041a4:	b.eq	4041b4 <ferror@plt+0x21f4>  // b.none
  4041a8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4041ac:	mov	w9, #0x7b                  	// #123
  4041b0:	str	w9, [x8, #1100]
  4041b4:	ldr	x8, [x26, #1112]
  4041b8:	cbnz	x8, 40400c <ferror@plt+0x204c>
  4041bc:	b	4041ec <ferror@plt+0x222c>
  4041c0:	tbnz	w24, #0, 4041ec <ferror@plt+0x222c>
  4041c4:	adrp	x1, 409000 <ferror@plt+0x7040>
  4041c8:	add	x1, x1, #0xc78
  4041cc:	mov	w2, #0x5                   	// #5
  4041d0:	mov	x0, xzr
  4041d4:	bl	401f00 <dcgettext@plt>
  4041d8:	ldr	x3, [x26, #1112]
  4041dc:	mov	x2, x0
  4041e0:	mov	w0, wzr
  4041e4:	mov	w1, wzr
  4041e8:	bl	401b30 <error@plt>
  4041ec:	ldp	x20, x19, [sp, #96]
  4041f0:	ldp	x22, x21, [sp, #80]
  4041f4:	ldp	x24, x23, [sp, #64]
  4041f8:	ldp	x26, x25, [sp, #48]
  4041fc:	ldp	x28, x27, [sp, #32]
  404200:	ldp	x29, x30, [sp, #16]
  404204:	add	sp, sp, #0x70
  404208:	ret
  40420c:	adrp	x1, 409000 <ferror@plt+0x7040>
  404210:	add	x1, x1, #0xc58
  404214:	mov	w2, #0x5                   	// #5
  404218:	mov	x0, xzr
  40421c:	mov	w19, w8
  404220:	bl	401f00 <dcgettext@plt>
  404224:	mov	x2, x0
  404228:	mov	w0, #0x1                   	// #1
  40422c:	mov	w1, w19
  404230:	bl	401b30 <error@plt>
  404234:	stp	x29, x30, [sp, #-80]!
  404238:	stp	x22, x21, [sp, #48]
  40423c:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  404240:	ldr	x8, [x22, #1000]
  404244:	stp	x20, x19, [sp, #64]
  404248:	mov	w19, w0
  40424c:	str	x25, [sp, #16]
  404250:	cmp	x8, #0x1
  404254:	stp	x24, x23, [sp, #32]
  404258:	mov	x29, sp
  40425c:	b.ne	404310 <ferror@plt+0x2350>  // b.any
  404260:	tbz	w19, #0, 4042cc <ferror@plt+0x230c>
  404264:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  404268:	ldr	x8, [x20, #1144]
  40426c:	cbnz	x8, 404284 <ferror@plt+0x22c4>
  404270:	adrp	x0, 409000 <ferror@plt+0x7040>
  404274:	add	x0, x0, #0xd1b
  404278:	bl	403f08 <ferror@plt+0x1f48>
  40427c:	str	x0, [x20, #1144]
  404280:	cbz	x0, 404390 <ferror@plt+0x23d0>
  404284:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  404288:	ldr	x1, [x19, #784]
  40428c:	adrp	x0, 409000 <ferror@plt+0x7040>
  404290:	add	x0, x0, #0xd48
  404294:	bl	401b10 <fputs@plt>
  404298:	ldr	x0, [x19, #784]
  40429c:	bl	408b68 <ferror@plt+0x6ba8>
  4042a0:	cbnz	w0, 40437c <ferror@plt+0x23bc>
  4042a4:	ldr	x0, [x20, #1144]
  4042a8:	bl	401d20 <getc@plt>
  4042ac:	mov	w19, w0
  4042b0:	cmp	w0, #0xa
  4042b4:	b.eq	4042e0 <ferror@plt+0x2320>  // b.none
  4042b8:	cmn	w0, #0x1
  4042bc:	b.eq	404368 <ferror@plt+0x23a8>  // b.none
  4042c0:	ldr	x0, [x20, #1144]
  4042c4:	bl	401d20 <getc@plt>
  4042c8:	b	4042b0 <ferror@plt+0x22f0>
  4042cc:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4042d0:	ldr	x1, [x8, #784]
  4042d4:	mov	w0, #0xa                   	// #10
  4042d8:	bl	401b60 <putc@plt>
  4042dc:	b	4042f4 <ferror@plt+0x2334>
  4042e0:	orr	w8, w19, #0x20
  4042e4:	cmp	w8, #0x79
  4042e8:	b.ne	4042f4 <ferror@plt+0x2334>  // b.any
  4042ec:	mov	w0, #0x1                   	// #1
  4042f0:	b	4042f8 <ferror@plt+0x2338>
  4042f4:	mov	w0, wzr
  4042f8:	ldp	x20, x19, [sp, #64]
  4042fc:	ldp	x22, x21, [sp, #48]
  404300:	ldp	x24, x23, [sp, #32]
  404304:	ldr	x25, [sp, #16]
  404308:	ldp	x29, x30, [sp], #80
  40430c:	ret
  404310:	adrp	x20, 409000 <ferror@plt+0x7040>
  404314:	mov	x23, xzr
  404318:	adrp	x24, 41c000 <ferror@plt+0x1a040>
  40431c:	adrp	x25, 41c000 <ferror@plt+0x1a040>
  404320:	add	x20, x20, #0xcfd
  404324:	ldr	x8, [x25, #1008]
  404328:	ldr	x21, [x24, #784]
  40432c:	mov	w1, #0x3                   	// #3
  404330:	mov	w0, wzr
  404334:	ldr	x2, [x8, x23, lsl #3]
  404338:	bl	407848 <ferror@plt+0x5888>
  40433c:	mov	x2, x0
  404340:	mov	x0, x21
  404344:	mov	x1, x20
  404348:	bl	401fa0 <fprintf@plt>
  40434c:	tbnz	w0, #31, 40437c <ferror@plt+0x23bc>
  404350:	ldr	x8, [x22, #1000]
  404354:	add	x23, x23, #0x1
  404358:	sub	x8, x8, #0x1
  40435c:	cmp	x23, x8
  404360:	b.cs	404260 <ferror@plt+0x22a0>  // b.hs, b.nlast
  404364:	b	404324 <ferror@plt+0x2364>
  404368:	bl	401f70 <__errno_location@plt>
  40436c:	ldr	w19, [x0]
  404370:	adrp	x1, 409000 <ferror@plt+0x7040>
  404374:	add	x1, x1, #0xd4d
  404378:	b	4043a0 <ferror@plt+0x23e0>
  40437c:	bl	401f70 <__errno_location@plt>
  404380:	ldr	w19, [x0]
  404384:	adrp	x1, 409000 <ferror@plt+0x7040>
  404388:	add	x1, x1, #0xd01
  40438c:	b	4043a0 <ferror@plt+0x23e0>
  404390:	bl	401f70 <__errno_location@plt>
  404394:	ldr	w19, [x0]
  404398:	adrp	x1, 409000 <ferror@plt+0x7040>
  40439c:	add	x1, x1, #0xd24
  4043a0:	mov	w2, #0x5                   	// #5
  4043a4:	mov	x0, xzr
  4043a8:	bl	401f00 <dcgettext@plt>
  4043ac:	mov	x2, x0
  4043b0:	mov	w0, #0x1                   	// #1
  4043b4:	mov	w1, w19
  4043b8:	bl	401b30 <error@plt>
  4043bc:	stp	x29, x30, [sp, #-64]!
  4043c0:	str	x23, [sp, #16]
  4043c4:	adrp	x23, 41c000 <ferror@plt+0x1a040>
  4043c8:	ldr	x8, [x23, #1128]
  4043cc:	stp	x22, x21, [sp, #32]
  4043d0:	stp	x20, x19, [sp, #48]
  4043d4:	mov	w19, w0
  4043d8:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  4043dc:	mov	x29, sp
  4043e0:	cbz	x8, 404408 <ferror@plt+0x2448>
  4043e4:	ldr	x9, [x22, #1136]
  4043e8:	mov	x20, xzr
  4043ec:	ldr	w10, [x9, x20, lsl #2]
  4043f0:	cbz	w10, 404414 <ferror@plt+0x2454>
  4043f4:	add	w20, w20, #0x1
  4043f8:	cmp	x8, x20
  4043fc:	b.hi	4043ec <ferror@plt+0x242c>  // b.pmore
  404400:	mov	w21, w20
  404404:	b	404418 <ferror@plt+0x2458>
  404408:	mov	x21, xzr
  40440c:	mov	w20, wzr
  404410:	b	404420 <ferror@plt+0x2460>
  404414:	mov	x21, x20
  404418:	cmp	x8, x21
  40441c:	b.ne	404434 <ferror@plt+0x2474>  // b.any
  404420:	ldr	x0, [x22, #1136]
  404424:	cbz	x0, 40443c <ferror@plt+0x247c>
  404428:	add	x8, x21, x21, lsr #1
  40442c:	add	x8, x8, #0x1
  404430:	b	404448 <ferror@plt+0x2488>
  404434:	ldr	x0, [x22, #1136]
  404438:	b	404484 <ferror@plt+0x24c4>
  40443c:	cmp	x21, #0x0
  404440:	mov	w8, #0x20                  	// #32
  404444:	csel	x8, x8, x21, eq  // eq = none
  404448:	lsl	x1, x8, #2
  40444c:	str	x8, [x23, #1128]
  404450:	bl	4082f4 <ferror@plt+0x6334>
  404454:	ldr	x8, [x23, #1128]
  404458:	str	x0, [x22, #1136]
  40445c:	cmp	x8, w20, uxtw
  404460:	b.ls	404484 <ferror@plt+0x24c4>  // b.plast
  404464:	mov	w10, w20
  404468:	add	w9, w20, #0x1
  40446c:	add	w11, w9, #0x1
  404470:	str	wzr, [x0, x10, lsl #2]
  404474:	cmp	x8, w9, uxtw
  404478:	mov	w10, w9
  40447c:	mov	w9, w11
  404480:	b.hi	40446c <ferror@plt+0x24ac>  // b.pmore
  404484:	ldr	w8, [x0, x21, lsl #2]
  404488:	cbnz	w8, 4044c4 <ferror@plt+0x2504>
  40448c:	str	w19, [x0, x21, lsl #2]
  404490:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  404494:	ldr	x9, [x8, #1112]
  404498:	mov	w0, w20
  40449c:	ldp	x20, x19, [sp, #48]
  4044a0:	ldp	x22, x21, [sp, #32]
  4044a4:	ldr	x23, [sp, #16]
  4044a8:	adrp	x10, 41c000 <ferror@plt+0x1a040>
  4044ac:	mov	w11, #0x1                   	// #1
  4044b0:	add	x9, x9, #0x1
  4044b4:	str	x9, [x8, #1112]
  4044b8:	strb	w11, [x10, #1096]
  4044bc:	ldp	x29, x30, [sp], #64
  4044c0:	ret
  4044c4:	adrp	x0, 409000 <ferror@plt+0x7040>
  4044c8:	adrp	x1, 409000 <ferror@plt+0x7040>
  4044cc:	adrp	x3, 409000 <ferror@plt+0x7040>
  4044d0:	add	x0, x0, #0xe2b
  4044d4:	add	x1, x1, #0x3ab
  4044d8:	add	x3, x3, #0xe38
  4044dc:	mov	w2, #0x596                 	// #1430
  4044e0:	bl	401f60 <__assert_fail@plt>
  4044e4:	sub	sp, sp, #0x80
  4044e8:	stp	x29, x30, [sp, #32]
  4044ec:	stp	x28, x27, [sp, #48]
  4044f0:	stp	x26, x25, [sp, #64]
  4044f4:	stp	x24, x23, [sp, #80]
  4044f8:	stp	x22, x21, [sp, #96]
  4044fc:	stp	x20, x19, [sp, #112]
  404500:	add	x29, sp, #0x20
  404504:	stur	x6, [x29, #-8]
  404508:	str	x1, [sp, #8]
  40450c:	ldr	x8, [x0, #24]
  404510:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  404514:	ldr	x23, [x19, #1160]
  404518:	ldr	w9, [x29, #96]
  40451c:	mov	x24, x7
  404520:	mov	x20, x5
  404524:	mov	x27, x4
  404528:	mov	x28, x3
  40452c:	mov	x22, x2
  404530:	mov	x21, x0
  404534:	sub	x26, x8, #0x1
  404538:	str	w9, [sp, #4]
  40453c:	cbnz	x23, 404550 <ferror@plt+0x2590>
  404540:	add	x0, x8, #0x1
  404544:	bl	4082a4 <ferror@plt+0x62e4>
  404548:	mov	x23, x0
  40454c:	str	x0, [x19, #1160]
  404550:	add	x25, x24, x20
  404554:	str	x20, [sp, #16]
  404558:	ldr	x1, [x21, #48]
  40455c:	mov	x0, x22
  404560:	bl	405b84 <ferror@plt+0x3bc4>
  404564:	sub	x8, x0, x22
  404568:	cmp	x0, #0x0
  40456c:	csel	x20, x8, x28, ne  // ne = any
  404570:	subs	x26, x26, x20
  404574:	b.ls	4045e4 <ferror@plt+0x2624>  // b.plast
  404578:	mov	x19, x0
  40457c:	mov	x0, x23
  404580:	mov	x1, x22
  404584:	mov	x2, x20
  404588:	bl	401f30 <strncpy@plt>
  40458c:	add	x23, x23, x20
  404590:	add	x22, x22, x20
  404594:	sub	x28, x28, x20
  404598:	cbz	x19, 4045d8 <ferror@plt+0x2618>
  40459c:	subs	x26, x26, x25
  4045a0:	b.ls	4045e4 <ferror@plt+0x2624>  // b.plast
  4045a4:	cbz	x27, 4045bc <ferror@plt+0x25fc>
  4045a8:	mov	x0, x23
  4045ac:	mov	x1, x27
  4045b0:	bl	401e80 <strcpy@plt>
  4045b4:	ldr	x8, [sp, #16]
  4045b8:	add	x23, x23, x8
  4045bc:	ldur	x1, [x29, #-8]
  4045c0:	mov	x0, x23
  4045c4:	bl	401e80 <strcpy@plt>
  4045c8:	ldr	x8, [x21, #40]
  4045cc:	add	x23, x23, x24
  4045d0:	add	x22, x22, x8
  4045d4:	sub	x28, x28, x8
  4045d8:	ldrb	w8, [x22]
  4045dc:	cbnz	w8, 404558 <ferror@plt+0x2598>
  4045e0:	b	4045ec <ferror@plt+0x262c>
  4045e4:	ldrb	w8, [x22]
  4045e8:	cbnz	w8, 404634 <ferror@plt+0x2674>
  4045ec:	strb	wzr, [x23]
  4045f0:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4045f4:	ldr	x2, [x8, #1160]
  4045f8:	mov	x0, x21
  4045fc:	ldr	x1, [sp, #8]
  404600:	ldr	w6, [sp, #4]
  404604:	sub	x8, x23, x2
  404608:	ldp	x20, x19, [sp, #112]
  40460c:	ldp	x22, x21, [sp, #96]
  404610:	ldp	x24, x23, [sp, #80]
  404614:	ldp	x26, x25, [sp, #64]
  404618:	ldp	x28, x27, [sp, #48]
  40461c:	ldp	x29, x30, [sp, #32]
  404620:	add	x3, x8, #0x1
  404624:	mov	x4, xzr
  404628:	mov	x5, xzr
  40462c:	add	sp, sp, #0x80
  404630:	b	404658 <ferror@plt+0x2698>
  404634:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404638:	add	x1, x1, #0xa25
  40463c:	mov	w2, #0x5                   	// #5
  404640:	mov	x0, xzr
  404644:	bl	401f00 <dcgettext@plt>
  404648:	mov	x2, x0
  40464c:	mov	w0, #0x1                   	// #1
  404650:	mov	w1, wzr
  404654:	bl	401b30 <error@plt>
  404658:	stp	x29, x30, [sp, #-80]!
  40465c:	stp	x26, x25, [sp, #16]
  404660:	stp	x24, x23, [sp, #32]
  404664:	stp	x22, x21, [sp, #48]
  404668:	stp	x20, x19, [sp, #64]
  40466c:	mov	x29, sp
  404670:	cbz	x2, 40485c <ferror@plt+0x289c>
  404674:	adrp	x26, 40a000 <ferror@plt+0x8040>
  404678:	add	x26, x26, #0xd6c
  40467c:	mov	w19, w6
  404680:	mov	x24, x5
  404684:	mov	x25, x4
  404688:	mov	x22, x3
  40468c:	mov	x23, x2
  404690:	mov	x20, x1
  404694:	mov	x21, x0
  404698:	cmp	x2, x26
  40469c:	b.eq	404738 <ferror@plt+0x2778>  // b.none
  4046a0:	ldr	x8, [x20, #32]
  4046a4:	ldr	x9, [x21, #24]
  4046a8:	add	x10, x24, x22
  4046ac:	add	x8, x10, x8
  4046b0:	cmp	x8, x9
  4046b4:	b.ls	4046fc <ferror@plt+0x273c>  // b.plast
  4046b8:	cbnz	w19, 40487c <ferror@plt+0x28bc>
  4046bc:	ldr	x8, [x20]
  4046c0:	ldr	x9, [x21, #56]
  4046c4:	cmp	x8, x9
  4046c8:	b.eq	40487c <ferror@plt+0x28bc>  // b.none
  4046cc:	ldr	x8, [x21, #48]
  4046d0:	cbnz	x8, 404888 <ferror@plt+0x28c8>
  4046d4:	ldr	w8, [x21]
  4046d8:	cbz	w8, 4046ec <ferror@plt+0x272c>
  4046dc:	ldr	x8, [x21, #72]
  4046e0:	cbnz	x8, 404888 <ferror@plt+0x28c8>
  4046e4:	ldr	x8, [x21, #80]
  4046e8:	cbnz	x8, 404888 <ferror@plt+0x28c8>
  4046ec:	mov	x0, x21
  4046f0:	mov	x1, x20
  4046f4:	bl	4048ac <ferror@plt+0x28ec>
  4046f8:	b	404700 <ferror@plt+0x2740>
  4046fc:	cbnz	w19, 40471c <ferror@plt+0x275c>
  404700:	ldr	x8, [x21, #80]
  404704:	cbz	x8, 40471c <ferror@plt+0x275c>
  404708:	ldr	x9, [x20]
  40470c:	ldr	x10, [x21, #56]
  404710:	sub	x9, x9, x10
  404714:	cmp	x9, x8
  404718:	b.eq	40472c <ferror@plt+0x276c>  // b.none
  40471c:	ldr	x8, [x20]
  404720:	ldr	x9, [x21, #32]
  404724:	cmp	x8, x9
  404728:	b.ne	404738 <ferror@plt+0x2778>  // b.any
  40472c:	mov	x0, x21
  404730:	mov	x1, x20
  404734:	bl	4048ac <ferror@plt+0x28ec>
  404738:	cbnz	w19, 404744 <ferror@plt+0x2784>
  40473c:	mov	w8, #0x1                   	// #1
  404740:	str	w8, [x20, #56]
  404744:	ldr	x9, [x20]
  404748:	ldr	x8, [x20, #16]
  40474c:	cmp	x9, x8
  404750:	b.cc	404784 <ferror@plt+0x27c4>  // b.lo, b.ul, b.last
  404754:	ldr	x0, [x20, #8]
  404758:	cbz	x0, 404770 <ferror@plt+0x27b0>
  40475c:	lsl	x9, x8, #1
  404760:	lsl	x1, x8, #4
  404764:	str	x9, [x20, #16]
  404768:	bl	4082f4 <ferror@plt+0x6334>
  40476c:	b	404780 <ferror@plt+0x27c0>
  404770:	mov	w8, #0x40                  	// #64
  404774:	mov	w0, #0x200                 	// #512
  404778:	str	x8, [x20, #16]
  40477c:	bl	4082a4 <ferror@plt+0x62e4>
  404780:	str	x0, [x20, #8]
  404784:	cmp	x23, x26
  404788:	b.eq	4047f8 <ferror@plt+0x2838>  // b.none
  40478c:	ldp	x9, x8, [x20, #24]
  404790:	ldp	x10, x11, [x20]
  404794:	add	x9, x9, x8
  404798:	add	x12, x10, #0x1
  40479c:	str	x12, [x20]
  4047a0:	str	x9, [x11, x10, lsl #3]
  4047a4:	cbz	x25, 4047c4 <ferror@plt+0x2804>
  4047a8:	ldr	x9, [x20, #24]
  4047ac:	mov	x1, x25
  4047b0:	add	x0, x9, x8
  4047b4:	bl	401e80 <strcpy@plt>
  4047b8:	ldr	x8, [x20, #32]
  4047bc:	add	x8, x8, x24
  4047c0:	str	x8, [x20, #32]
  4047c4:	ldr	x9, [x20, #24]
  4047c8:	mov	x1, x23
  4047cc:	add	x0, x9, x8
  4047d0:	bl	401e80 <strcpy@plt>
  4047d4:	ldr	x8, [x20, #32]
  4047d8:	add	x8, x8, x22
  4047dc:	str	x8, [x20, #32]
  4047e0:	cbz	w19, 40482c <ferror@plt+0x286c>
  4047e4:	ldr	x8, [x20]
  4047e8:	ldr	x9, [x21, #32]
  4047ec:	cmp	x8, x9
  4047f0:	b.ne	404808 <ferror@plt+0x2848>  // b.any
  4047f4:	b	404848 <ferror@plt+0x2888>
  4047f8:	ldp	x8, x9, [x20]
  4047fc:	add	x10, x8, #0x1
  404800:	str	x10, [x20]
  404804:	str	xzr, [x9, x8, lsl #3]
  404808:	cbz	w19, 404814 <ferror@plt+0x2854>
  40480c:	ldr	x8, [x20, #32]
  404810:	str	x8, [x20, #40]
  404814:	ldp	x20, x19, [sp, #64]
  404818:	ldp	x22, x21, [sp, #48]
  40481c:	ldp	x24, x23, [sp, #32]
  404820:	ldp	x26, x25, [sp, #16]
  404824:	ldp	x29, x30, [sp], #80
  404828:	ret
  40482c:	ldr	x8, [x21, #80]
  404830:	cbz	x8, 4047e4 <ferror@plt+0x2824>
  404834:	ldr	x9, [x20]
  404838:	ldr	x10, [x21, #56]
  40483c:	sub	x9, x9, x10
  404840:	cmp	x9, x8
  404844:	b.ne	4047e4 <ferror@plt+0x2824>  // b.any
  404848:	mov	x0, x21
  40484c:	mov	x1, x20
  404850:	bl	4048ac <ferror@plt+0x28ec>
  404854:	cbnz	w19, 40480c <ferror@plt+0x284c>
  404858:	b	404814 <ferror@plt+0x2854>
  40485c:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404860:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404864:	adrp	x3, 40a000 <ferror@plt+0x8040>
  404868:	add	x0, x0, #0xaf8
  40486c:	add	x1, x1, #0xa4a
  404870:	add	x3, x3, #0xb04
  404874:	mov	w2, #0x155                 	// #341
  404878:	bl	401f60 <__assert_fail@plt>
  40487c:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404880:	add	x1, x1, #0xb7a
  404884:	b	404890 <ferror@plt+0x28d0>
  404888:	adrp	x1, 40a000 <ferror@plt+0x8040>
  40488c:	add	x1, x1, #0xbb5
  404890:	mov	w2, #0x5                   	// #5
  404894:	mov	x0, xzr
  404898:	bl	401f00 <dcgettext@plt>
  40489c:	mov	x2, x0
  4048a0:	mov	w0, #0x1                   	// #1
  4048a4:	mov	w1, wzr
  4048a8:	bl	401b30 <error@plt>
  4048ac:	stp	x29, x30, [sp, #-64]!
  4048b0:	adrp	x2, 40a000 <ferror@plt+0x8040>
  4048b4:	add	x2, x2, #0xd6c
  4048b8:	mov	x3, xzr
  4048bc:	mov	x4, xzr
  4048c0:	mov	x5, xzr
  4048c4:	mov	w6, wzr
  4048c8:	stp	x24, x23, [sp, #16]
  4048cc:	stp	x22, x21, [sp, #32]
  4048d0:	stp	x20, x19, [sp, #48]
  4048d4:	mov	x29, sp
  4048d8:	mov	x19, x1
  4048dc:	mov	x20, x0
  4048e0:	bl	404658 <ferror@plt+0x2698>
  4048e4:	ldr	x8, [x19]
  4048e8:	cbz	x8, 404a90 <ferror@plt+0x2ad0>
  4048ec:	ldr	x9, [x19, #8]
  4048f0:	add	x9, x9, x8, lsl #3
  4048f4:	ldur	x9, [x9, #-8]
  4048f8:	cbnz	x9, 404ab0 <ferror@plt+0x2af0>
  4048fc:	lsl	x8, x8, #3
  404900:	add	x0, x8, #0x8
  404904:	bl	4082a4 <ferror@plt+0x62e4>
  404908:	ldr	x9, [x19]
  40490c:	ldr	x8, [x20, #56]
  404910:	mov	x21, x0
  404914:	mov	x24, xzr
  404918:	mov	x22, x9
  40491c:	cbz	x8, 40493c <ferror@plt+0x297c>
  404920:	ldr	x10, [x19, #8]
  404924:	mov	x11, x8
  404928:	mov	x12, x21
  40492c:	ldr	x13, [x10], #8
  404930:	subs	x11, x11, #0x1
  404934:	str	x13, [x12], #8
  404938:	b.ne	40492c <ferror@plt+0x296c>  // b.any
  40493c:	cmp	x8, x22
  404940:	mov	x23, x8
  404944:	b.cs	404988 <ferror@plt+0x29c8>  // b.hs, b.nlast
  404948:	add	x10, x8, x24
  40494c:	cmp	x10, x9
  404950:	mov	x23, x8
  404954:	b.cs	404988 <ferror@plt+0x29c8>  // b.hs, b.nlast
  404958:	ldr	x10, [x19, #8]
  40495c:	add	x11, x24, #0x1
  404960:	mov	x23, x8
  404964:	add	x10, x10, x24, lsl #3
  404968:	ldr	x12, [x10, x23, lsl #3]
  40496c:	add	x13, x11, x23
  404970:	cmp	x13, x9
  404974:	str	x12, [x21, x23, lsl #3]
  404978:	add	x23, x23, #0x1
  40497c:	b.cs	404988 <ferror@plt+0x29c8>  // b.hs, b.nlast
  404980:	cmp	x23, x22
  404984:	b.cc	404968 <ferror@plt+0x29a8>  // b.lo, b.ul, b.last
  404988:	cmp	x23, x8
  40498c:	b.cc	404a4c <ferror@plt+0x2a8c>  // b.lo, b.ul, b.last
  404990:	str	xzr, [x21, x23, lsl #3]
  404994:	ldr	x8, [x20, #64]
  404998:	ldr	x1, [x19, #48]
  40499c:	mov	x0, x20
  4049a0:	mov	w2, w23
  4049a4:	mov	x3, x21
  4049a8:	blr	x8
  4049ac:	cbz	w0, 4049d8 <ferror@plt+0x2a18>
  4049b0:	mov	w2, #0x1                   	// #1
  4049b4:	mov	x0, x20
  4049b8:	mov	x1, x19
  4049bc:	mov	x3, x22
  4049c0:	bl	404ad0 <ferror@plt+0x2b10>
  4049c4:	ldr	x8, [x20, #56]
  4049c8:	add	x9, x23, x24
  4049cc:	mov	x22, x0
  4049d0:	sub	x24, x9, x8
  4049d4:	b	404a04 <ferror@plt+0x2a44>
  4049d8:	ldr	x8, [x20, #56]
  4049dc:	add	x8, x8, #0x1
  4049e0:	cmp	x22, x8
  4049e4:	b.ls	404a6c <ferror@plt+0x2aac>  // b.plast
  4049e8:	mov	x0, x20
  4049ec:	mov	x1, x19
  4049f0:	mov	w2, wzr
  4049f4:	mov	x3, x22
  4049f8:	bl	404ad0 <ferror@plt+0x2b10>
  4049fc:	ldr	x8, [x20, #56]
  404a00:	mov	x22, x0
  404a04:	ldr	x9, [x19]
  404a08:	add	x10, x24, #0x1
  404a0c:	sub	x11, x9, x8
  404a10:	cmp	x10, x11
  404a14:	b.cc	40491c <ferror@plt+0x295c>  // b.lo, b.ul, b.last
  404a18:	mov	x0, x21
  404a1c:	bl	401e30 <free@plt>
  404a20:	ldr	x8, [x20, #56]
  404a24:	ldr	x9, [x19, #40]
  404a28:	movi	d0, #0xffffffff00000000
  404a2c:	str	d0, [x19, #56]
  404a30:	str	x8, [x19]
  404a34:	str	x9, [x19, #32]
  404a38:	ldp	x20, x19, [sp, #48]
  404a3c:	ldp	x22, x21, [sp, #32]
  404a40:	ldp	x24, x23, [sp, #16]
  404a44:	ldp	x29, x30, [sp], #64
  404a48:	ret
  404a4c:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404a50:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404a54:	adrp	x3, 40a000 <ferror@plt+0x8040>
  404a58:	add	x0, x0, #0xcf1
  404a5c:	add	x1, x1, #0xa4a
  404a60:	add	x3, x3, #0xd0e
  404a64:	mov	w2, #0xf2                  	// #242
  404a68:	bl	401f60 <__assert_fail@plt>
  404a6c:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404a70:	add	x1, x1, #0xac4
  404a74:	mov	w2, #0x5                   	// #5
  404a78:	mov	x0, xzr
  404a7c:	bl	401f00 <dcgettext@plt>
  404a80:	mov	x2, x0
  404a84:	mov	w0, #0x1                   	// #1
  404a88:	mov	w1, wzr
  404a8c:	bl	401b30 <error@plt>
  404a90:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404a94:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404a98:	adrp	x3, 40a000 <ferror@plt+0x8040>
  404a9c:	add	x0, x0, #0xa36
  404aa0:	add	x1, x1, #0xa4a
  404aa4:	add	x3, x3, #0xa55
  404aa8:	mov	w2, #0x105                 	// #261
  404aac:	bl	401f60 <__assert_fail@plt>
  404ab0:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404ab4:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404ab8:	adrp	x3, 40a000 <ferror@plt+0x8040>
  404abc:	add	x0, x0, #0xa99
  404ac0:	add	x1, x1, #0xa4a
  404ac4:	add	x3, x3, #0xa55
  404ac8:	mov	w2, #0x106                 	// #262
  404acc:	bl	401f60 <__assert_fail@plt>
  404ad0:	tbz	w2, #0, 404ae8 <ferror@plt+0x2b28>
  404ad4:	ldr	x8, [x1, #64]
  404ad8:	cmp	x8, x3
  404adc:	b.cs	404afc <ferror@plt+0x2b3c>  // b.hs, b.nlast
  404ae0:	str	x3, [x1, #64]
  404ae4:	b	404afc <ferror@plt+0x2b3c>
  404ae8:	ldr	x8, [x1, #72]
  404aec:	sub	x8, x8, #0x1
  404af0:	cmp	x8, x3
  404af4:	b.cc	404afc <ferror@plt+0x2b3c>  // b.lo, b.ul, b.last
  404af8:	str	x3, [x1, #72]
  404afc:	ldr	x8, [x1, #64]
  404b00:	cbz	x8, 404b24 <ferror@plt+0x2b64>
  404b04:	ldr	x9, [x1, #72]
  404b08:	subs	x8, x9, x8
  404b0c:	b.ls	404b24 <ferror@plt+0x2b64>  // b.plast
  404b10:	lsr	x8, x8, #1
  404b14:	tbz	w2, #0, 404b3c <ferror@plt+0x2b7c>
  404b18:	cbz	x8, 404b48 <ferror@plt+0x2b88>
  404b1c:	add	x8, x8, x3
  404b20:	b	404b54 <ferror@plt+0x2b94>
  404b24:	tbz	w2, #0, 404b34 <ferror@plt+0x2b74>
  404b28:	adds	x8, x3, #0x1
  404b2c:	csinv	x8, x8, xzr, cc  // cc = lo, ul, last
  404b30:	b	404b54 <ferror@plt+0x2b94>
  404b34:	lsr	x8, x3, #1
  404b38:	b	404b54 <ferror@plt+0x2b94>
  404b3c:	cbz	x8, 404b50 <ferror@plt+0x2b90>
  404b40:	sub	x8, x3, x8
  404b44:	b	404b54 <ferror@plt+0x2b94>
  404b48:	add	x8, x3, #0x1
  404b4c:	b	404b54 <ferror@plt+0x2b94>
  404b50:	sub	x8, x3, #0x1
  404b54:	ldr	x9, [x0, #56]
  404b58:	add	x10, x9, #0x1
  404b5c:	cmp	x8, x10
  404b60:	ccmp	x9, #0x0, #0x4, ls  // ls = plast
  404b64:	csinc	x8, x8, x9, eq  // eq = none
  404b68:	cmp	x8, #0x0
  404b6c:	csinc	x0, x8, xzr, ne  // ne = any
  404b70:	ret
  404b74:	ldr	x8, [x0, #56]
  404b78:	ldr	x9, [x1, #40]
  404b7c:	movi	d0, #0xffffffff00000000
  404b80:	str	d0, [x1, #56]
  404b84:	str	x8, [x1]
  404b88:	str	x9, [x1, #32]
  404b8c:	ret
  404b90:	stp	x29, x30, [sp, #-16]!
  404b94:	mov	w0, wzr
  404b98:	mov	x29, sp
  404b9c:	bl	401ef0 <sysconf@plt>
  404ba0:	cmp	x0, #0x0
  404ba4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404ba8:	csel	x0, x0, x8, gt
  404bac:	ldp	x29, x30, [sp], #16
  404bb0:	ret
  404bb4:	stp	x29, x30, [sp, #-32]!
  404bb8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  404bbc:	ldr	x9, [x8, #824]
  404bc0:	stp	x20, x19, [sp, #16]
  404bc4:	mov	x29, sp
  404bc8:	ldr	x8, [x9]
  404bcc:	cbz	x8, 404bf4 <ferror@plt+0x2c34>
  404bd0:	mov	x19, xzr
  404bd4:	add	x20, x9, #0x8
  404bd8:	mov	x0, x8
  404bdc:	bl	401b00 <strlen@plt>
  404be0:	ldr	x8, [x20], #8
  404be4:	add	x9, x19, x0
  404be8:	add	x19, x9, #0x1
  404bec:	cbnz	x8, 404bd8 <ferror@plt+0x2c18>
  404bf0:	b	404bf8 <ferror@plt+0x2c38>
  404bf4:	mov	x19, xzr
  404bf8:	mov	x0, x19
  404bfc:	ldp	x20, x19, [sp, #16]
  404c00:	ldp	x29, x30, [sp], #32
  404c04:	ret
  404c08:	stp	x29, x30, [sp, #-48]!
  404c0c:	str	x21, [sp, #16]
  404c10:	stp	x20, x19, [sp, #32]
  404c14:	mov	x29, sp
  404c18:	mov	x20, x1
  404c1c:	mov	x19, x0
  404c20:	bl	404bb4 <ferror@plt+0x2bf4>
  404c24:	mov	x21, x0
  404c28:	mov	w8, #0x1000                	// #4096
  404c2c:	mov	w0, wzr
  404c30:	str	x8, [x19, #16]
  404c34:	bl	401ef0 <sysconf@plt>
  404c38:	cmp	x0, #0x0
  404c3c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404c40:	csel	x8, x0, x8, gt
  404c44:	subs	x9, x8, x21
  404c48:	str	x8, [x19, #8]
  404c4c:	str	wzr, [x19]
  404c50:	b.cs	404c5c <ferror@plt+0x2c9c>  // b.hs, b.nlast
  404c54:	mov	w0, #0x1                   	// #1
  404c58:	b	404ca4 <ferror@plt+0x2ce4>
  404c5c:	add	x10, x21, x20
  404c60:	cmp	x10, x8
  404c64:	b.cs	404ca0 <ferror@plt+0x2ce0>  // b.hs, b.nlast
  404c68:	sub	x8, x9, x20
  404c6c:	lsr	x9, x8, #3
  404c70:	subs	x9, x9, #0x2
  404c74:	str	x8, [x19, #8]
  404c78:	str	x9, [x19, #32]
  404c7c:	b.eq	404cb4 <ferror@plt+0x2cf4>  // b.none
  404c80:	adrp	x9, 404000 <ferror@plt+0x2040>
  404c84:	mov	w0, wzr
  404c88:	add	x9, x9, #0xcd4
  404c8c:	stp	xzr, xzr, [x19, #40]
  404c90:	stp	xzr, xzr, [x19, #72]
  404c94:	stp	xzr, x9, [x19, #56]
  404c98:	str	x8, [x19, #24]
  404c9c:	b	404ca4 <ferror@plt+0x2ce4>
  404ca0:	mov	w0, #0x2                   	// #2
  404ca4:	ldp	x20, x19, [sp, #32]
  404ca8:	ldr	x21, [sp, #16]
  404cac:	ldp	x29, x30, [sp], #48
  404cb0:	ret
  404cb4:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404cb8:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404cbc:	adrp	x3, 40a000 <ferror@plt+0x8040>
  404cc0:	add	x0, x0, #0xbcc
  404cc4:	add	x1, x1, #0xa4a
  404cc8:	add	x3, x3, #0xbe3
  404ccc:	mov	w2, #0x206                 	// #518
  404cd0:	bl	401f60 <__assert_fail@plt>
  404cd4:	mov	w0, wzr
  404cd8:	ret
  404cdc:	ldr	x8, [x0, #8]
  404ce0:	lsr	x9, x8, #17
  404ce4:	cbz	x9, 404cf8 <ferror@plt+0x2d38>
  404ce8:	ldr	x8, [x0, #16]
  404cec:	cmp	x8, #0x20, lsl #12
  404cf0:	b.hi	404cf8 <ferror@plt+0x2d38>  // b.pmore
  404cf4:	mov	w8, #0x20000               	// #131072
  404cf8:	str	x8, [x0, #24]
  404cfc:	ret
  404d00:	stp	x29, x30, [sp, #-48]!
  404d04:	str	x21, [sp, #16]
  404d08:	mov	x21, x1
  404d0c:	stp	x20, x19, [sp, #32]
  404d10:	str	xzr, [x21, #32]!
  404d14:	stp	xzr, xzr, [x1, #8]
  404d18:	str	xzr, [x1]
  404d1c:	stp	xzr, xzr, [x1, #64]
  404d20:	ldr	x8, [x0, #24]
  404d24:	mov	x9, #0x7ffffffffffff800    	// #9223372036854773760
  404d28:	mov	x29, sp
  404d2c:	cmp	x8, x9
  404d30:	b.cs	404d68 <ferror@plt+0x2da8>  // b.hs, b.nlast
  404d34:	add	x0, x8, #0x1
  404d38:	mov	x19, x1
  404d3c:	mov	x20, x2
  404d40:	bl	4082a4 <ferror@plt+0x62e4>
  404d44:	mov	w8, #0xffffffff            	// #-1
  404d48:	str	x0, [x19, #24]
  404d4c:	stp	xzr, xzr, [x21]
  404d50:	stp	wzr, w8, [x19, #56]
  404d54:	str	x20, [x19, #48]
  404d58:	ldp	x20, x19, [sp, #32]
  404d5c:	ldr	x21, [sp, #16]
  404d60:	ldp	x29, x30, [sp], #48
  404d64:	ret
  404d68:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404d6c:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404d70:	adrp	x3, 40a000 <ferror@plt+0x8040>
  404d74:	add	x0, x0, #0xc2e
  404d78:	add	x1, x1, #0xa4a
  404d7c:	add	x3, x3, #0xc51
  404d80:	mov	w2, #0x23c                 	// #572
  404d84:	bl	401f60 <__assert_fail@plt>
  404d88:	stp	x29, x30, [sp, #-48]!
  404d8c:	stp	x22, x21, [sp, #16]
  404d90:	stp	x20, x19, [sp, #32]
  404d94:	mov	x8, x0
  404d98:	ldr	x0, [x0]
  404d9c:	mov	x29, sp
  404da0:	cbz	x0, 404dd0 <ferror@plt+0x2e10>
  404da4:	mov	x22, xzr
  404da8:	mov	x19, xzr
  404dac:	add	x21, x8, #0x8
  404db0:	add	x20, x22, #0x1
  404db4:	bl	401b00 <strlen@plt>
  404db8:	mov	x8, x0
  404dbc:	ldr	x0, [x21, x22, lsl #3]
  404dc0:	add	x19, x8, x19
  404dc4:	mov	x22, x20
  404dc8:	cbnz	x0, 404db0 <ferror@plt+0x2df0>
  404dcc:	b	404dd8 <ferror@plt+0x2e18>
  404dd0:	mov	x19, xzr
  404dd4:	mov	x20, xzr
  404dd8:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404ddc:	add	x0, x0, #0xca6
  404de0:	mov	x1, x20
  404de4:	bl	404e1c <ferror@plt+0x2e5c>
  404de8:	cbz	w0, 404df4 <ferror@plt+0x2e34>
  404dec:	mov	w0, #0x1                   	// #1
  404df0:	b	404e0c <ferror@plt+0x2e4c>
  404df4:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404df8:	add	x0, x0, #0xccb
  404dfc:	mov	x1, x19
  404e00:	bl	404e1c <ferror@plt+0x2e5c>
  404e04:	cmp	w0, #0x0
  404e08:	cset	w0, ne  // ne = any
  404e0c:	ldp	x20, x19, [sp, #32]
  404e10:	ldp	x22, x21, [sp, #16]
  404e14:	ldp	x29, x30, [sp], #48
  404e18:	ret
  404e1c:	sub	sp, sp, #0x30
  404e20:	stp	x29, x30, [sp, #16]
  404e24:	stp	x20, x19, [sp, #32]
  404e28:	add	x29, sp, #0x10
  404e2c:	mov	x20, x1
  404e30:	mov	x19, x0
  404e34:	bl	401f80 <getenv@plt>
  404e38:	cbz	x0, 404e68 <ferror@plt+0x2ea8>
  404e3c:	add	x1, sp, #0x8
  404e40:	mov	x3, sp
  404e44:	mov	w2, #0xa                   	// #10
  404e48:	mov	x4, xzr
  404e4c:	bl	4084f0 <ferror@plt+0x6530>
  404e50:	cbnz	w0, 404e7c <ferror@plt+0x2ebc>
  404e54:	ldr	x8, [sp]
  404e58:	cmp	x8, x20
  404e5c:	b.cs	404e68 <ferror@plt+0x2ea8>  // b.hs, b.nlast
  404e60:	mov	w0, #0x1                   	// #1
  404e64:	b	404e6c <ferror@plt+0x2eac>
  404e68:	mov	w0, wzr
  404e6c:	ldp	x20, x19, [sp, #32]
  404e70:	ldp	x29, x30, [sp, #16]
  404e74:	add	sp, sp, #0x30
  404e78:	ret
  404e7c:	bl	401f70 <__errno_location@plt>
  404e80:	ldr	w20, [x0]
  404e84:	adrp	x1, 40a000 <ferror@plt+0x8040>
  404e88:	add	x1, x1, #0xd78
  404e8c:	mov	w2, #0x5                   	// #5
  404e90:	mov	x0, xzr
  404e94:	bl	401f00 <dcgettext@plt>
  404e98:	mov	x2, x0
  404e9c:	mov	w0, #0x1                   	// #1
  404ea0:	mov	w1, w20
  404ea4:	mov	x3, x19
  404ea8:	bl	401b30 <error@plt>
  404eac:	sub	sp, sp, #0x30
  404eb0:	stp	x29, x30, [sp, #32]
  404eb4:	add	x29, sp, #0x20
  404eb8:	bl	404f00 <ferror@plt+0x2f40>
  404ebc:	mov	w8, #0x7fffffff            	// #2147483647
  404ec0:	cmp	w0, w8
  404ec4:	adrp	x1, 405000 <ferror@plt+0x3040>
  404ec8:	cinc	w0, w0, ne  // ne = any
  404ecc:	add	x1, x1, #0x134
  404ed0:	add	x2, sp, #0x8
  404ed4:	stp	xzr, xzr, [sp, #8]
  404ed8:	str	xzr, [sp, #24]
  404edc:	bl	405030 <ferror@plt+0x3070>
  404ee0:	ldp	x8, x9, [sp, #8]
  404ee4:	ldp	x29, x30, [sp, #32]
  404ee8:	adrp	x10, 41c000 <ferror@plt+0x1a040>
  404eec:	adrp	x11, 41c000 <ferror@plt+0x1a040>
  404ef0:	str	x8, [x10, #1168]
  404ef4:	str	x9, [x11, #1176]
  404ef8:	add	sp, sp, #0x30
  404efc:	ret
  404f00:	sub	sp, sp, #0x40
  404f04:	adrp	x0, 40a000 <ferror@plt+0x8040>
  404f08:	add	x0, x0, #0xe9f
  404f0c:	stp	x29, x30, [sp, #16]
  404f10:	stp	x22, x21, [sp, #32]
  404f14:	stp	x20, x19, [sp, #48]
  404f18:	add	x29, sp, #0x10
  404f1c:	bl	405a40 <ferror@plt+0x3a80>
  404f20:	cbz	x0, 404fd4 <ferror@plt+0x3014>
  404f24:	mov	x19, x0
  404f28:	bl	401f70 <__errno_location@plt>
  404f2c:	mov	x21, x0
  404f30:	str	wzr, [x0]
  404f34:	mov	x0, x19
  404f38:	bl	401d00 <readdir@plt>
  404f3c:	mov	w22, wzr
  404f40:	mov	w20, #0xffffffff            	// #-1
  404f44:	cbz	x0, 404f98 <ferror@plt+0x2fd8>
  404f48:	mov	x8, x0
  404f4c:	ldrb	w9, [x8, #19]!
  404f50:	cmp	w9, #0x2e
  404f54:	b.ne	404f70 <ferror@plt+0x2fb0>  // b.any
  404f58:	ldrb	w9, [x0, #20]
  404f5c:	cbz	w9, 404f88 <ferror@plt+0x2fc8>
  404f60:	cmp	w9, #0x2e
  404f64:	b.ne	404f70 <ferror@plt+0x2fb0>  // b.any
  404f68:	ldrb	w9, [x0, #21]
  404f6c:	cbz	w9, 404f88 <ferror@plt+0x2fc8>
  404f70:	mov	x0, x8
  404f74:	mov	w1, wzr
  404f78:	bl	405514 <ferror@plt+0x3554>
  404f7c:	cmp	w0, w20
  404f80:	csel	w20, w0, w20, gt
  404f84:	mov	w22, #0x1                   	// #1
  404f88:	mov	x0, x19
  404f8c:	str	wzr, [x21]
  404f90:	bl	401d00 <readdir@plt>
  404f94:	cbnz	x0, 404f48 <ferror@plt+0x2f88>
  404f98:	ldr	w21, [x21]
  404f9c:	cbz	w21, 405008 <ferror@plt+0x3048>
  404fa0:	adrp	x2, 40a000 <ferror@plt+0x8040>
  404fa4:	add	x2, x2, #0xe9f
  404fa8:	mov	w1, #0x8                   	// #8
  404fac:	mov	w0, wzr
  404fb0:	bl	407848 <ferror@plt+0x5888>
  404fb4:	adrp	x2, 40a000 <ferror@plt+0x8040>
  404fb8:	mov	x3, x0
  404fbc:	add	x2, x2, #0xf1c
  404fc0:	mov	w0, wzr
  404fc4:	mov	w1, w21
  404fc8:	bl	401b30 <error@plt>
  404fcc:	mov	x0, x19
  404fd0:	bl	401d30 <closedir@plt>
  404fd4:	mov	w0, #0x4                   	// #4
  404fd8:	bl	401ef0 <sysconf@plt>
  404fdc:	cmn	x0, #0x1
  404fe0:	mov	w8, #0x14                  	// #20
  404fe4:	csel	x20, x8, x0, eq  // eq = none
  404fe8:	mov	x1, sp
  404fec:	mov	w0, #0x7                   	// #7
  404ff0:	bl	401ea0 <getrlimit@plt>
  404ff4:	cbnz	w0, 405018 <ferror@plt+0x3058>
  404ff8:	ldr	x8, [sp]
  404ffc:	cmn	x8, #0x1
  405000:	csel	w20, w20, w8, eq  // eq = none
  405004:	b	405018 <ferror@plt+0x3058>
  405008:	mov	x0, x19
  40500c:	bl	401d30 <closedir@plt>
  405010:	cbz	w22, 404fd4 <ferror@plt+0x3014>
  405014:	tbnz	w20, #31, 404fd4 <ferror@plt+0x3014>
  405018:	mov	w0, w20
  40501c:	ldp	x20, x19, [sp, #48]
  405020:	ldp	x22, x21, [sp, #32]
  405024:	ldp	x29, x30, [sp, #16]
  405028:	add	sp, sp, #0x40
  40502c:	ret
  405030:	stp	x29, x30, [sp, #-96]!
  405034:	stp	x28, x27, [sp, #16]
  405038:	stp	x26, x25, [sp, #32]
  40503c:	stp	x24, x23, [sp, #48]
  405040:	stp	x22, x21, [sp, #64]
  405044:	stp	x20, x19, [sp, #80]
  405048:	mov	x29, sp
  40504c:	sub	sp, sp, #0x210
  405050:	cmp	w0, #0x1
  405054:	b.lt	405114 <ferror@plt+0x3154>  // b.tstop
  405058:	add	x8, sp, #0x8
  40505c:	mov	x19, x2
  405060:	mov	w20, w0
  405064:	mov	x21, x1
  405068:	mov	w23, wzr
  40506c:	mov	w24, #0x40                  	// #64
  405070:	orr	x25, x8, #0x4
  405074:	mov	w26, #0x5                   	// #5
  405078:	sub	w27, w20, w23
  40507c:	cmp	w27, #0x40
  405080:	csel	w8, w27, w24, lt  // lt = tstop
  405084:	cmp	w27, #0x1
  405088:	sxtw	x22, w8
  40508c:	b.lt	4050b4 <ferror@plt+0x30f4>  // b.tstop
  405090:	mov	x8, xzr
  405094:	mov	w9, w23
  405098:	mov	x10, x25
  40509c:	add	w11, w9, w8
  4050a0:	add	x8, x8, #0x1
  4050a4:	stp	w11, w26, [x10, #-4]
  4050a8:	cmp	x8, x22
  4050ac:	add	x10, x10, #0x8
  4050b0:	b.lt	40509c <ferror@plt+0x30dc>  // b.tstop
  4050b4:	add	x0, sp, #0x8
  4050b8:	mov	x1, x22
  4050bc:	mov	w2, wzr
  4050c0:	bl	401c70 <poll@plt>
  4050c4:	cmn	w0, #0x1
  4050c8:	b.eq	405114 <ferror@plt+0x3154>  // b.none
  4050cc:	cmp	w27, #0x1
  4050d0:	b.lt	405108 <ferror@plt+0x3148>  // b.tstop
  4050d4:	mov	x27, xzr
  4050d8:	add	x28, sp, #0x8
  4050dc:	ldrh	w8, [x28, #6]
  4050e0:	cmp	w8, #0x20
  4050e4:	b.eq	4050f8 <ferror@plt+0x3138>  // b.none
  4050e8:	ldr	w0, [x28]
  4050ec:	mov	x1, x19
  4050f0:	blr	x21
  4050f4:	cbnz	w0, 405114 <ferror@plt+0x3154>
  4050f8:	add	x27, x27, #0x1
  4050fc:	cmp	x27, x22
  405100:	add	x28, x28, #0x8
  405104:	b.lt	4050dc <ferror@plt+0x311c>  // b.tstop
  405108:	add	w23, w22, w23
  40510c:	cmp	w23, w20
  405110:	b.lt	405078 <ferror@plt+0x30b8>  // b.tstop
  405114:	add	sp, sp, #0x210
  405118:	ldp	x20, x19, [sp, #80]
  40511c:	ldp	x22, x21, [sp, #64]
  405120:	ldp	x24, x23, [sp, #48]
  405124:	ldp	x26, x25, [sp, #32]
  405128:	ldp	x28, x27, [sp, #16]
  40512c:	ldp	x29, x30, [sp], #96
  405130:	ret
  405134:	stp	x29, x30, [sp, #-32]!
  405138:	stp	x20, x19, [sp, #16]
  40513c:	mov	x19, x1
  405140:	mov	w1, #0x1                   	// #1
  405144:	mov	x29, sp
  405148:	mov	w20, w0
  40514c:	bl	4088bc <ferror@plt+0x68fc>
  405150:	tbnz	w0, #0, 40518c <ferror@plt+0x31cc>
  405154:	ldp	x0, x8, [x19]
  405158:	add	x2, x19, #0x10
  40515c:	lsl	x8, x8, #2
  405160:	add	x1, x8, #0x4
  405164:	bl	4056bc <ferror@plt+0x36fc>
  405168:	cbz	x0, 405194 <ferror@plt+0x31d4>
  40516c:	ldr	x9, [x19, #8]
  405170:	mov	x8, x0
  405174:	mov	w0, wzr
  405178:	str	x8, [x19]
  40517c:	str	w20, [x8, x9, lsl #2]
  405180:	add	x8, x9, #0x1
  405184:	str	x8, [x19, #8]
  405188:	b	405198 <ferror@plt+0x31d8>
  40518c:	mov	w0, wzr
  405190:	b	405198 <ferror@plt+0x31d8>
  405194:	mov	w0, #0xffffffff            	// #-1
  405198:	ldp	x20, x19, [sp, #16]
  40519c:	ldp	x29, x30, [sp], #32
  4051a0:	ret
  4051a4:	sub	sp, sp, #0x120
  4051a8:	stp	x29, x30, [sp, #208]
  4051ac:	stp	x20, x19, [sp, #272]
  4051b0:	add	x29, sp, #0xd0
  4051b4:	mov	w20, w1
  4051b8:	mov	x19, x0
  4051bc:	stp	x28, x25, [sp, #224]
  4051c0:	stp	x24, x23, [sp, #240]
  4051c4:	stp	x22, x21, [sp, #256]
  4051c8:	stp	x2, x3, [x29, #-80]
  4051cc:	stp	x4, x5, [x29, #-64]
  4051d0:	stp	x6, x7, [x29, #-48]
  4051d4:	stp	q1, q2, [sp, #16]
  4051d8:	stp	q3, q4, [sp, #48]
  4051dc:	str	q0, [sp]
  4051e0:	stp	q5, q6, [sp, #80]
  4051e4:	str	q7, [sp, #112]
  4051e8:	tbnz	w1, #6, 4051f4 <ferror@plt+0x3234>
  4051ec:	mov	w21, wzr
  4051f0:	b	40524c <ferror@plt+0x328c>
  4051f4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4051f8:	mov	x11, sp
  4051fc:	sub	x12, x29, #0x50
  405200:	movk	x9, #0xff80, lsl #32
  405204:	add	x10, x29, #0x50
  405208:	mov	x8, #0xffffffffffffffd0    	// #-48
  40520c:	add	x11, x11, #0x80
  405210:	add	x12, x12, #0x30
  405214:	stp	x11, x9, [x29, #-16]
  405218:	stp	x10, x12, [x29, #-32]
  40521c:	tbz	w8, #31, 40523c <ferror@plt+0x327c>
  405220:	add	w9, w8, #0x8
  405224:	cmn	w8, #0x8
  405228:	stur	w9, [x29, #-8]
  40522c:	b.gt	40523c <ferror@plt+0x327c>
  405230:	ldur	x9, [x29, #-24]
  405234:	add	x8, x9, x8
  405238:	b	405248 <ferror@plt+0x3288>
  40523c:	ldur	x8, [x29, #-32]
  405240:	add	x9, x8, #0x8
  405244:	stur	x9, [x29, #-32]
  405248:	ldr	w21, [x8]
  40524c:	adrp	x25, 41c000 <ferror@plt+0x1a040>
  405250:	ldrb	w8, [x25, #1185]
  405254:	adrp	x24, 41c000 <ferror@plt+0x1a040>
  405258:	tbnz	w8, #0, 4052a0 <ferror@plt+0x32e0>
  40525c:	adrp	x0, 40b000 <ferror@plt+0x9040>
  405260:	add	x0, x0, #0x18c
  405264:	mov	w1, #0x80000               	// #524288
  405268:	bl	405ae0 <ferror@plt+0x3b20>
  40526c:	tbnz	w0, #31, 405290 <ferror@plt+0x32d0>
  405270:	mov	w1, #0x1                   	// #1
  405274:	mov	w22, w0
  405278:	bl	4088bc <ferror@plt+0x68fc>
  40527c:	mov	w23, w0
  405280:	mov	w0, w22
  405284:	bl	401d40 <close@plt>
  405288:	and	w8, w23, #0x1
  40528c:	b	405294 <ferror@plt+0x32d4>
  405290:	mov	w8, wzr
  405294:	strb	w8, [x24, #1184]
  405298:	mov	w8, #0x1                   	// #1
  40529c:	strb	w8, [x25, #1185]
  4052a0:	orr	w1, w20, #0x80000
  4052a4:	mov	x0, x19
  4052a8:	mov	w2, w21
  4052ac:	bl	405ae0 <ferror@plt+0x3b20>
  4052b0:	mov	w19, w0
  4052b4:	tbnz	w0, #31, 4052cc <ferror@plt+0x330c>
  4052b8:	ldrb	w8, [x24, #1184]
  4052bc:	cbnz	w8, 4052cc <ferror@plt+0x330c>
  4052c0:	mov	w1, #0x1                   	// #1
  4052c4:	mov	w0, w19
  4052c8:	bl	4057e0 <ferror@plt+0x3820>
  4052cc:	mov	w0, w19
  4052d0:	ldp	x20, x19, [sp, #272]
  4052d4:	ldp	x22, x21, [sp, #256]
  4052d8:	ldp	x24, x23, [sp, #240]
  4052dc:	ldp	x28, x25, [sp, #224]
  4052e0:	ldp	x29, x30, [sp, #208]
  4052e4:	add	sp, sp, #0x120
  4052e8:	ret
  4052ec:	stp	x29, x30, [sp, #-32]!
  4052f0:	str	x19, [sp, #16]
  4052f4:	adrp	x19, 41c000 <ferror@plt+0x1a040>
  4052f8:	ldr	x0, [x19, #1168]
  4052fc:	mov	x29, sp
  405300:	bl	401e30 <free@plt>
  405304:	str	xzr, [x19, #1168]
  405308:	ldr	x19, [sp, #16]
  40530c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  405310:	str	xzr, [x8, #1176]
  405314:	ldp	x29, x30, [sp], #32
  405318:	ret
  40531c:	stp	x29, x30, [sp, #-16]!
  405320:	adrp	x0, 40a000 <ferror@plt+0x8040>
  405324:	add	x0, x0, #0xdb5
  405328:	mov	x29, sp
  40532c:	bl	401f80 <getenv@plt>
  405330:	cmp	x0, #0x0
  405334:	cset	w0, ne  // ne = any
  405338:	ldp	x29, x30, [sp], #16
  40533c:	ret
  405340:	sub	sp, sp, #0x40
  405344:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  405348:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  40534c:	stp	x20, x19, [sp, #48]
  405350:	ldr	x19, [x8, #1168]
  405354:	ldr	x20, [x9, #1176]
  405358:	stp	x29, x30, [sp, #32]
  40535c:	add	x29, sp, #0x20
  405360:	bl	404f00 <ferror@plt+0x2f40>
  405364:	mov	w8, #0x7fffffff            	// #2147483647
  405368:	cmp	w0, w8
  40536c:	adrp	x1, 405000 <ferror@plt+0x3040>
  405370:	mov	w9, #0xffffffff            	// #-1
  405374:	cinc	w0, w0, ne  // ne = any
  405378:	add	x1, x1, #0x3f0
  40537c:	mov	x2, sp
  405380:	stp	x19, x20, [sp]
  405384:	str	xzr, [sp, #16]
  405388:	str	w9, [sp, #24]
  40538c:	bl	405030 <ferror@plt+0x3070>
  405390:	ldr	w19, [sp, #24]
  405394:	tbz	w19, #31, 4053a8 <ferror@plt+0x33e8>
  405398:	ldp	x20, x19, [sp, #48]
  40539c:	ldp	x29, x30, [sp, #32]
  4053a0:	add	sp, sp, #0x40
  4053a4:	ret
  4053a8:	adrp	x1, 40a000 <ferror@plt+0x8040>
  4053ac:	add	x1, x1, #0xdd1
  4053b0:	mov	w2, #0x5                   	// #5
  4053b4:	mov	x0, xzr
  4053b8:	bl	401f00 <dcgettext@plt>
  4053bc:	mov	x2, x0
  4053c0:	mov	w0, wzr
  4053c4:	mov	w1, wzr
  4053c8:	mov	w3, w19
  4053cc:	bl	401b30 <error@plt>
  4053d0:	adrp	x0, 40a000 <ferror@plt+0x8040>
  4053d4:	adrp	x1, 40a000 <ferror@plt+0x8040>
  4053d8:	adrp	x3, 40a000 <ferror@plt+0x8040>
  4053dc:	add	x0, x0, #0xe69
  4053e0:	add	x1, x1, #0xe72
  4053e4:	add	x3, x3, #0xe7b
  4053e8:	mov	w2, #0x18c                 	// #396
  4053ec:	bl	401f60 <__assert_fail@plt>
  4053f0:	stp	x29, x30, [sp, #-32]!
  4053f4:	stp	x20, x19, [sp, #16]
  4053f8:	mov	x19, x1
  4053fc:	mov	w1, #0x1                   	// #1
  405400:	mov	x29, sp
  405404:	mov	w20, w0
  405408:	bl	4088bc <ferror@plt+0x68fc>
  40540c:	tbnz	w0, #0, 405444 <ferror@plt+0x3484>
  405410:	ldp	x9, x8, [x19, #8]
  405414:	cmp	x8, x9
  405418:	b.cs	40544c <ferror@plt+0x348c>  // b.hs, b.nlast
  40541c:	ldr	x10, [x19]
  405420:	ldr	w11, [x10, x8, lsl #2]
  405424:	cmp	w11, w20
  405428:	b.ge	405440 <ferror@plt+0x3480>  // b.tcont
  40542c:	add	x8, x8, #0x1
  405430:	cmp	x8, x9
  405434:	str	x8, [x19, #16]
  405438:	b.cc	405420 <ferror@plt+0x3460>  // b.lo, b.ul, b.last
  40543c:	b	40544c <ferror@plt+0x348c>
  405440:	b.ne	40544c <ferror@plt+0x348c>  // b.any
  405444:	mov	w0, wzr
  405448:	b	405454 <ferror@plt+0x3494>
  40544c:	mov	w0, #0xffffffff            	// #-1
  405450:	str	w20, [x19, #24]
  405454:	ldp	x20, x19, [sp, #16]
  405458:	ldp	x29, x30, [sp], #32
  40545c:	ret
  405460:	stp	x29, x30, [sp, #-64]!
  405464:	stp	x22, x21, [sp, #32]
  405468:	stp	x20, x19, [sp, #48]
  40546c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  405470:	ldr	x8, [x8, #784]
  405474:	mov	x19, x0
  405478:	str	x23, [sp, #16]
  40547c:	mov	x29, sp
  405480:	mov	x0, x8
  405484:	bl	408b68 <ferror@plt+0x6ba8>
  405488:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40548c:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  405490:	ldr	x20, [x8, #808]
  405494:	ldr	x21, [x9, #672]
  405498:	adrp	x1, 40a000 <ferror@plt+0x8040>
  40549c:	add	x1, x1, #0xec1
  4054a0:	mov	w2, #0x5                   	// #5
  4054a4:	mov	x0, xzr
  4054a8:	bl	401f00 <dcgettext@plt>
  4054ac:	adrp	x1, 40a000 <ferror@plt+0x8040>
  4054b0:	mov	x22, x0
  4054b4:	add	x1, x1, #0xed0
  4054b8:	mov	w2, #0x5                   	// #5
  4054bc:	mov	x0, xzr
  4054c0:	bl	401f00 <dcgettext@plt>
  4054c4:	adrp	x1, 40a000 <ferror@plt+0x8040>
  4054c8:	mov	x23, x0
  4054cc:	add	x1, x1, #0xedf
  4054d0:	mov	w2, #0x5                   	// #5
  4054d4:	mov	x0, xzr
  4054d8:	bl	401f00 <dcgettext@plt>
  4054dc:	mov	x6, x0
  4054e0:	mov	x0, x20
  4054e4:	mov	x1, x19
  4054e8:	mov	x3, x21
  4054ec:	mov	x4, x22
  4054f0:	mov	x5, x23
  4054f4:	ldp	x20, x19, [sp, #48]
  4054f8:	ldp	x22, x21, [sp, #32]
  4054fc:	ldr	x23, [sp, #16]
  405500:	adrp	x2, 40a000 <ferror@plt+0x8040>
  405504:	add	x2, x2, #0xeb3
  405508:	mov	x7, xzr
  40550c:	ldp	x29, x30, [sp], #64
  405510:	b	4081a8 <ferror@plt+0x61e8>
  405514:	stp	x29, x30, [sp, #-64]!
  405518:	str	x23, [sp, #16]
  40551c:	stp	x22, x21, [sp, #32]
  405520:	stp	x20, x19, [sp, #48]
  405524:	mov	x29, sp
  405528:	mov	w20, w1
  40552c:	mov	x19, x0
  405530:	bl	401f70 <__errno_location@plt>
  405534:	mov	x21, x0
  405538:	str	wzr, [x0]
  40553c:	add	x1, x29, #0x18
  405540:	mov	w2, #0xa                   	// #10
  405544:	mov	x0, x19
  405548:	bl	401e10 <strtol@plt>
  40554c:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  405550:	add	x8, x0, x8
  405554:	cmp	x8, #0x1
  405558:	b.ls	40558c <ferror@plt+0x35cc>  // b.plast
  40555c:	cmp	x0, w0, sxtw
  405560:	b.ne	4055a4 <ferror@plt+0x35e4>  // b.any
  405564:	ldr	x22, [x29, #24]
  405568:	ldrb	w8, [x22]
  40556c:	cbnz	w8, 4055c4 <ferror@plt+0x3604>
  405570:	cmp	x22, x19
  405574:	b.eq	40561c <ferror@plt+0x365c>  // b.none
  405578:	ldp	x20, x19, [sp, #48]
  40557c:	ldp	x22, x21, [sp, #32]
  405580:	ldr	x23, [sp, #16]
  405584:	ldp	x29, x30, [sp], #64
  405588:	ret
  40558c:	ldr	w1, [x21]
  405590:	adrp	x2, 40a000 <ferror@plt+0x8040>
  405594:	add	x2, x2, #0xf1c
  405598:	mov	w0, #0x1                   	// #1
  40559c:	mov	x3, x19
  4055a0:	bl	401b30 <error@plt>
  4055a4:	adrp	x2, 40a000 <ferror@plt+0x8040>
  4055a8:	mov	w8, #0x22                  	// #34
  4055ac:	add	x2, x2, #0xf1c
  4055b0:	mov	w0, #0x1                   	// #1
  4055b4:	mov	w1, #0x22                  	// #34
  4055b8:	mov	x3, x19
  4055bc:	str	w8, [x21]
  4055c0:	bl	401b30 <error@plt>
  4055c4:	ldr	w21, [x21]
  4055c8:	adrp	x1, 40a000 <ferror@plt+0x8040>
  4055cc:	add	x1, x1, #0xeec
  4055d0:	mov	w2, #0x5                   	// #5
  4055d4:	mov	x0, xzr
  4055d8:	bl	401f00 <dcgettext@plt>
  4055dc:	mov	x23, x0
  4055e0:	mov	w0, wzr
  4055e4:	mov	w1, w20
  4055e8:	mov	x2, x22
  4055ec:	bl	407848 <ferror@plt+0x5888>
  4055f0:	mov	x22, x0
  4055f4:	mov	w0, #0x1                   	// #1
  4055f8:	mov	w1, w20
  4055fc:	mov	x2, x19
  405600:	bl	407848 <ferror@plt+0x5888>
  405604:	mov	x4, x0
  405608:	mov	w0, #0x1                   	// #1
  40560c:	mov	w1, w21
  405610:	mov	x2, x23
  405614:	mov	x3, x22
  405618:	bl	401b30 <error@plt>
  40561c:	ldr	w21, [x21]
  405620:	adrp	x1, 40a000 <ferror@plt+0x8040>
  405624:	add	x1, x1, #0xf07
  405628:	mov	w2, #0x5                   	// #5
  40562c:	mov	x0, xzr
  405630:	bl	401f00 <dcgettext@plt>
  405634:	mov	x22, x0
  405638:	mov	w0, wzr
  40563c:	mov	w1, w20
  405640:	mov	x2, x19
  405644:	bl	407848 <ferror@plt+0x5888>
  405648:	mov	x3, x0
  40564c:	mov	w0, #0x1                   	// #1
  405650:	mov	w1, w21
  405654:	mov	x2, x22
  405658:	bl	401b30 <error@plt>
  40565c:	stp	x29, x30, [sp, #-32]!
  405660:	stp	x20, x19, [sp, #16]
  405664:	mov	x19, x1
  405668:	adrp	x1, 40a000 <ferror@plt+0x8040>
  40566c:	mov	x20, x0
  405670:	add	x1, x1, #0xf1f
  405674:	mov	w2, #0x5                   	// #5
  405678:	mov	x0, xzr
  40567c:	mov	x29, sp
  405680:	bl	401f00 <dcgettext@plt>
  405684:	mov	x1, x0
  405688:	mov	x0, x20
  40568c:	mov	x3, x19
  405690:	ldp	x20, x19, [sp, #16]
  405694:	adrp	x2, 40a000 <ferror@plt+0x8040>
  405698:	adrp	x4, 40a000 <ferror@plt+0x8040>
  40569c:	adrp	x5, 40b000 <ferror@plt+0x9040>
  4056a0:	adrp	x6, 40b000 <ferror@plt+0x9040>
  4056a4:	add	x2, x2, #0xfed
  4056a8:	add	x4, x4, #0xeb3
  4056ac:	add	x5, x5, #0x14
  4056b0:	add	x6, x6, #0x43
  4056b4:	ldp	x29, x30, [sp], #32
  4056b8:	b	401fa0 <fprintf@plt>
  4056bc:	stp	x29, x30, [sp, #-64]!
  4056c0:	str	x23, [sp, #16]
  4056c4:	stp	x22, x21, [sp, #32]
  4056c8:	stp	x20, x19, [sp, #48]
  4056cc:	mov	x29, sp
  4056d0:	mov	x21, x2
  4056d4:	mov	x22, x1
  4056d8:	mov	x20, x0
  4056dc:	bl	401f70 <__errno_location@plt>
  4056e0:	cbz	x22, 405770 <ferror@plt+0x37b0>
  4056e4:	ldr	x8, [x21]
  4056e8:	ldr	w23, [x0]
  4056ec:	mov	w9, #0x10                  	// #16
  4056f0:	mov	x19, x0
  4056f4:	cmp	x8, #0x0
  4056f8:	csel	x1, x9, x8, eq  // eq = none
  4056fc:	cmp	x1, x22
  405700:	b.cs	405718 <ferror@plt+0x3758>  // b.hs, b.nlast
  405704:	lsl	x9, x1, #1
  405708:	cmp	x9, x1
  40570c:	mov	x1, x9
  405710:	b.cs	4056fc <ferror@plt+0x373c>  // b.hs, b.nlast
  405714:	mov	x1, x22
  405718:	cbz	x8, 40573c <ferror@plt+0x377c>
  40571c:	cmp	x1, x8
  405720:	b.eq	405750 <ferror@plt+0x3790>  // b.none
  405724:	mov	x0, x20
  405728:	str	x1, [x21]
  40572c:	bl	401d10 <realloc@plt>
  405730:	mov	x20, x0
  405734:	cbnz	x0, 405754 <ferror@plt+0x3794>
  405738:	b	405758 <ferror@plt+0x3798>
  40573c:	cbnz	x20, 405790 <ferror@plt+0x37d0>
  405740:	mov	x0, x1
  405744:	str	x1, [x21]
  405748:	bl	401c40 <malloc@plt>
  40574c:	mov	x20, x0
  405750:	cbz	x20, 405758 <ferror@plt+0x3798>
  405754:	str	w23, [x19]
  405758:	mov	x0, x20
  40575c:	ldp	x20, x19, [sp, #48]
  405760:	ldp	x22, x21, [sp, #32]
  405764:	ldr	x23, [sp, #16]
  405768:	ldp	x29, x30, [sp], #64
  40576c:	ret
  405770:	adrp	x0, 40b000 <ferror@plt+0x9040>
  405774:	adrp	x1, 40b000 <ferror@plt+0x9040>
  405778:	adrp	x3, 40b000 <ferror@plt+0x9040>
  40577c:	add	x0, x0, #0x59
  405780:	add	x1, x1, #0x65
  405784:	add	x3, x3, #0x71
  405788:	mov	w2, #0x47                  	// #71
  40578c:	bl	401f60 <__assert_fail@plt>
  405790:	adrp	x0, 40b000 <ferror@plt+0x9040>
  405794:	adrp	x1, 40b000 <ferror@plt+0x9040>
  405798:	adrp	x3, 40b000 <ferror@plt+0x9040>
  40579c:	add	x0, x0, #0x9b
  4057a0:	add	x1, x1, #0x65
  4057a4:	add	x3, x3, #0x71
  4057a8:	mov	w2, #0x4f                  	// #79
  4057ac:	bl	401f60 <__assert_fail@plt>
  4057b0:	stp	x29, x30, [sp, #-32]!
  4057b4:	str	x19, [sp, #16]
  4057b8:	mov	x29, sp
  4057bc:	mov	x19, x0
  4057c0:	bl	4056bc <ferror@plt+0x36fc>
  4057c4:	cbz	x0, 4057d4 <ferror@plt+0x3814>
  4057c8:	ldr	x19, [sp, #16]
  4057cc:	ldp	x29, x30, [sp], #32
  4057d0:	ret
  4057d4:	mov	x0, x19
  4057d8:	bl	401e30 <free@plt>
  4057dc:	bl	4084ac <ferror@plt+0x64ec>
  4057e0:	stp	x29, x30, [sp, #-32]!
  4057e4:	stp	x20, x19, [sp, #16]
  4057e8:	mov	w20, w1
  4057ec:	mov	w1, #0x1                   	// #1
  4057f0:	mov	w2, wzr
  4057f4:	mov	x29, sp
  4057f8:	mov	w19, w0
  4057fc:	bl	4088bc <ferror@plt+0x68fc>
  405800:	tbnz	w0, #31, 405824 <ferror@plt+0x3864>
  405804:	orr	w8, w0, #0x1
  405808:	and	w9, w0, #0xfffffffe
  40580c:	tst	w20, #0x1
  405810:	csel	w2, w8, w9, ne  // ne = any
  405814:	cmp	w0, w2
  405818:	b.ne	40582c <ferror@plt+0x386c>  // b.any
  40581c:	mov	w0, wzr
  405820:	b	405840 <ferror@plt+0x3880>
  405824:	mov	w0, #0xffffffff            	// #-1
  405828:	b	405840 <ferror@plt+0x3880>
  40582c:	mov	w1, #0x2                   	// #2
  405830:	mov	w0, w19
  405834:	bl	4088bc <ferror@plt+0x68fc>
  405838:	cmn	w0, #0x1
  40583c:	csetm	w0, eq  // eq = none
  405840:	ldp	x20, x19, [sp, #16]
  405844:	ldp	x29, x30, [sp], #32
  405848:	ret
  40584c:	mov	w1, #0x406                 	// #1030
  405850:	mov	w2, wzr
  405854:	b	4088bc <ferror@plt+0x68fc>
  405858:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40585c:	str	x0, [x8, #1192]
  405860:	ret
  405864:	stp	x29, x30, [sp, #-48]!
  405868:	stp	x20, x19, [sp, #32]
  40586c:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  405870:	ldr	x19, [x20, #816]
  405874:	str	x21, [sp, #16]
  405878:	mov	x29, sp
  40587c:	mov	x0, x19
  405880:	bl	408bb0 <ferror@plt+0x6bf0>
  405884:	cbz	x0, 40589c <ferror@plt+0x38dc>
  405888:	mov	w2, #0x1                   	// #1
  40588c:	mov	x0, x19
  405890:	mov	x1, xzr
  405894:	bl	408bf0 <ferror@plt+0x6c30>
  405898:	cbz	w0, 4058a4 <ferror@plt+0x38e4>
  40589c:	mov	w19, wzr
  4058a0:	b	4058b4 <ferror@plt+0x38f4>
  4058a4:	ldr	x0, [x20, #816]
  4058a8:	bl	408b68 <ferror@plt+0x6ba8>
  4058ac:	cmp	w0, #0x0
  4058b0:	cset	w19, ne  // ne = any
  4058b4:	ldr	x0, [x20, #816]
  4058b8:	bl	408cfc <ferror@plt+0x6d3c>
  4058bc:	tbnz	w19, #0, 4058d4 <ferror@plt+0x3914>
  4058c0:	cbnz	w0, 4058d4 <ferror@plt+0x3914>
  4058c4:	ldp	x20, x19, [sp, #32]
  4058c8:	ldr	x21, [sp, #16]
  4058cc:	ldp	x29, x30, [sp], #48
  4058d0:	b	40596c <ferror@plt+0x39ac>
  4058d4:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4058d8:	add	x1, x1, #0xac
  4058dc:	mov	w2, #0x5                   	// #5
  4058e0:	mov	x0, xzr
  4058e4:	bl	401f00 <dcgettext@plt>
  4058e8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4058ec:	ldr	x21, [x8, #1192]
  4058f0:	mov	x19, x0
  4058f4:	bl	401f70 <__errno_location@plt>
  4058f8:	ldr	w20, [x0]
  4058fc:	cbnz	x21, 40591c <ferror@plt+0x395c>
  405900:	adrp	x2, 40a000 <ferror@plt+0x8040>
  405904:	add	x2, x2, #0xf1c
  405908:	mov	w0, wzr
  40590c:	mov	w1, w20
  405910:	mov	x3, x19
  405914:	bl	401b30 <error@plt>
  405918:	b	405940 <ferror@plt+0x3980>
  40591c:	mov	x0, x21
  405920:	bl	4079f4 <ferror@plt+0x5a34>
  405924:	adrp	x2, 40b000 <ferror@plt+0x9040>
  405928:	mov	x3, x0
  40592c:	add	x2, x2, #0xbf
  405930:	mov	w0, wzr
  405934:	mov	w1, w20
  405938:	mov	x4, x19
  40593c:	bl	401b30 <error@plt>
  405940:	bl	40596c <ferror@plt+0x39ac>
  405944:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  405948:	ldr	w0, [x8, #680]
  40594c:	bl	401ae0 <_exit@plt>
  405950:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  405954:	str	x0, [x8, #1200]
  405958:	ret
  40595c:	and	w8, w0, #0x1
  405960:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  405964:	strb	w8, [x9, #1208]
  405968:	ret
  40596c:	stp	x29, x30, [sp, #-48]!
  405970:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  405974:	ldr	x0, [x8, #808]
  405978:	str	x21, [sp, #16]
  40597c:	stp	x20, x19, [sp, #32]
  405980:	mov	x29, sp
  405984:	bl	408cfc <ferror@plt+0x6d3c>
  405988:	cbz	w0, 4059a8 <ferror@plt+0x39e8>
  40598c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  405990:	ldrb	w8, [x8, #1208]
  405994:	cbz	w8, 4059c8 <ferror@plt+0x3a08>
  405998:	bl	401f70 <__errno_location@plt>
  40599c:	ldr	w8, [x0]
  4059a0:	cmp	w8, #0x20
  4059a4:	b.ne	4059c8 <ferror@plt+0x3a08>  // b.any
  4059a8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4059ac:	ldr	x0, [x8, #784]
  4059b0:	bl	408cfc <ferror@plt+0x6d3c>
  4059b4:	cbnz	w0, 405a34 <ferror@plt+0x3a74>
  4059b8:	ldp	x20, x19, [sp, #32]
  4059bc:	ldr	x21, [sp, #16]
  4059c0:	ldp	x29, x30, [sp], #48
  4059c4:	ret
  4059c8:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4059cc:	add	x1, x1, #0xc6
  4059d0:	mov	w2, #0x5                   	// #5
  4059d4:	mov	x0, xzr
  4059d8:	bl	401f00 <dcgettext@plt>
  4059dc:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4059e0:	ldr	x21, [x8, #1200]
  4059e4:	mov	x19, x0
  4059e8:	bl	401f70 <__errno_location@plt>
  4059ec:	ldr	w20, [x0]
  4059f0:	cbnz	x21, 405a10 <ferror@plt+0x3a50>
  4059f4:	adrp	x2, 40a000 <ferror@plt+0x8040>
  4059f8:	add	x2, x2, #0xf1c
  4059fc:	mov	w0, wzr
  405a00:	mov	w1, w20
  405a04:	mov	x3, x19
  405a08:	bl	401b30 <error@plt>
  405a0c:	b	405a34 <ferror@plt+0x3a74>
  405a10:	mov	x0, x21
  405a14:	bl	4079f4 <ferror@plt+0x5a34>
  405a18:	adrp	x2, 40b000 <ferror@plt+0x9040>
  405a1c:	mov	x3, x0
  405a20:	add	x2, x2, #0xbf
  405a24:	mov	w0, wzr
  405a28:	mov	w1, w20
  405a2c:	mov	x4, x19
  405a30:	bl	401b30 <error@plt>
  405a34:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  405a38:	ldr	w0, [x8, #680]
  405a3c:	bl	401ae0 <_exit@plt>
  405a40:	stp	x29, x30, [sp, #-64]!
  405a44:	str	x23, [sp, #16]
  405a48:	stp	x22, x21, [sp, #32]
  405a4c:	stp	x20, x19, [sp, #48]
  405a50:	mov	x29, sp
  405a54:	bl	401b80 <opendir@plt>
  405a58:	mov	x19, x0
  405a5c:	cbz	x0, 405ac8 <ferror@plt+0x3b08>
  405a60:	mov	x0, x19
  405a64:	bl	401e90 <dirfd@plt>
  405a68:	cmp	w0, #0x2
  405a6c:	b.hi	405ac8 <ferror@plt+0x3b08>  // b.pmore
  405a70:	mov	w1, #0x406                 	// #1030
  405a74:	mov	w2, #0x3                   	// #3
  405a78:	bl	4088bc <ferror@plt+0x68fc>
  405a7c:	tbnz	w0, #31, 405aa8 <ferror@plt+0x3ae8>
  405a80:	mov	w22, w0
  405a84:	bl	401d80 <fdopendir@plt>
  405a88:	mov	x21, x0
  405a8c:	bl	401f70 <__errno_location@plt>
  405a90:	ldr	w23, [x0]
  405a94:	mov	x20, x0
  405a98:	cbnz	x21, 405ab8 <ferror@plt+0x3af8>
  405a9c:	mov	w0, w22
  405aa0:	bl	401d40 <close@plt>
  405aa4:	b	405ab8 <ferror@plt+0x3af8>
  405aa8:	bl	401f70 <__errno_location@plt>
  405aac:	ldr	w23, [x0]
  405ab0:	mov	x20, x0
  405ab4:	mov	x21, xzr
  405ab8:	mov	x0, x19
  405abc:	bl	401d30 <closedir@plt>
  405ac0:	mov	x19, x21
  405ac4:	str	w23, [x20]
  405ac8:	mov	x0, x19
  405acc:	ldp	x20, x19, [sp, #48]
  405ad0:	ldp	x22, x21, [sp, #32]
  405ad4:	ldr	x23, [sp, #16]
  405ad8:	ldp	x29, x30, [sp], #64
  405adc:	ret
  405ae0:	sub	sp, sp, #0xe0
  405ae4:	stp	x29, x30, [sp, #208]
  405ae8:	add	x29, sp, #0xd0
  405aec:	stp	x2, x3, [x29, #-80]
  405af0:	stp	x4, x5, [x29, #-64]
  405af4:	stp	x6, x7, [x29, #-48]
  405af8:	stp	q1, q2, [sp, #16]
  405afc:	stp	q3, q4, [sp, #48]
  405b00:	str	q0, [sp]
  405b04:	stp	q5, q6, [sp, #80]
  405b08:	str	q7, [sp, #112]
  405b0c:	tbnz	w1, #6, 405b18 <ferror@plt+0x3b58>
  405b10:	mov	w2, wzr
  405b14:	b	405b70 <ferror@plt+0x3bb0>
  405b18:	mov	x9, #0xffffffffffffffd0    	// #-48
  405b1c:	mov	x11, sp
  405b20:	sub	x12, x29, #0x50
  405b24:	movk	x9, #0xff80, lsl #32
  405b28:	add	x10, x29, #0x10
  405b2c:	mov	x8, #0xffffffffffffffd0    	// #-48
  405b30:	add	x11, x11, #0x80
  405b34:	add	x12, x12, #0x30
  405b38:	stp	x11, x9, [x29, #-16]
  405b3c:	stp	x10, x12, [x29, #-32]
  405b40:	tbz	w8, #31, 405b60 <ferror@plt+0x3ba0>
  405b44:	add	w9, w8, #0x8
  405b48:	cmn	w8, #0x8
  405b4c:	stur	w9, [x29, #-8]
  405b50:	b.gt	405b60 <ferror@plt+0x3ba0>
  405b54:	ldur	x9, [x29, #-24]
  405b58:	add	x8, x9, x8
  405b5c:	b	405b6c <ferror@plt+0x3bac>
  405b60:	ldur	x8, [x29, #-32]
  405b64:	add	x9, x8, #0x8
  405b68:	stur	x9, [x29, #-32]
  405b6c:	ldr	w2, [x8]
  405b70:	bl	401c60 <open@plt>
  405b74:	bl	407dec <ferror@plt+0x5e2c>
  405b78:	ldp	x29, x30, [sp, #208]
  405b7c:	add	sp, sp, #0xe0
  405b80:	ret
  405b84:	sub	sp, sp, #0x1a0
  405b88:	stp	x29, x30, [sp, #320]
  405b8c:	stp	x28, x27, [sp, #336]
  405b90:	stp	x26, x25, [sp, #352]
  405b94:	stp	x24, x23, [sp, #368]
  405b98:	stp	x22, x21, [sp, #384]
  405b9c:	stp	x20, x19, [sp, #400]
  405ba0:	add	x29, sp, #0x140
  405ba4:	mov	x20, x1
  405ba8:	mov	x19, x0
  405bac:	bl	401e40 <__ctype_get_mb_cur_max@plt>
  405bb0:	cmp	x0, #0x2
  405bb4:	b.cc	405e5c <ferror@plt+0x3e9c>  // b.lo, b.ul, b.last
  405bb8:	add	x21, sp, #0x80
  405bbc:	sub	x0, x29, #0x40
  405bc0:	stur	x20, [x29, #-48]
  405bc4:	sturb	wzr, [x29, #-64]
  405bc8:	stur	xzr, [x21, #132]
  405bcc:	sturb	wzr, [x29, #-52]
  405bd0:	bl	406450 <ferror@plt+0x4490>
  405bd4:	ldurb	w8, [x29, #-32]
  405bd8:	cbz	w8, 405be4 <ferror@plt+0x3c24>
  405bdc:	ldur	w8, [x29, #-28]
  405be0:	cbz	w8, 405f3c <ferror@plt+0x3f7c>
  405be4:	add	x0, sp, #0x80
  405be8:	stur	x20, [x29, #-112]
  405bec:	sturb	wzr, [x29, #-128]
  405bf0:	stur	xzr, [x21, #68]
  405bf4:	sturb	wzr, [x29, #-116]
  405bf8:	str	x19, [sp, #144]
  405bfc:	strb	wzr, [sp, #128]
  405c00:	stur	xzr, [x21, #4]
  405c04:	strb	wzr, [sp, #140]
  405c08:	bl	406450 <ferror@plt+0x4490>
  405c0c:	ldrb	w8, [sp, #160]
  405c10:	cbz	w8, 405c20 <ferror@plt+0x3c60>
  405c14:	ldr	w9, [sp, #164]
  405c18:	mov	x8, xzr
  405c1c:	cbz	w9, 405f38 <ferror@plt+0x3f78>
  405c20:	mov	x26, xzr
  405c24:	mov	x27, xzr
  405c28:	mov	x24, xzr
  405c2c:	mov	w25, #0x1                   	// #1
  405c30:	add	x8, x24, x24, lsl #2
  405c34:	mov	x21, x27
  405c38:	cmp	x27, x8
  405c3c:	b.cc	405cc0 <ferror@plt+0x3d00>  // b.lo, b.ul, b.last
  405c40:	tbz	w25, #0, 405cc0 <ferror@plt+0x3d00>
  405c44:	cmp	x24, #0xa
  405c48:	b.cc	405cc0 <ferror@plt+0x3d00>  // b.lo, b.ul, b.last
  405c4c:	cmp	x21, x26
  405c50:	b.eq	405c88 <ferror@plt+0x3cc8>  // b.none
  405c54:	sub	x22, x26, x21
  405c58:	sub	x0, x29, #0x80
  405c5c:	bl	406450 <ferror@plt+0x4490>
  405c60:	ldurb	w8, [x29, #-96]
  405c64:	cbz	w8, 405c70 <ferror@plt+0x3cb0>
  405c68:	ldur	w8, [x29, #-92]
  405c6c:	cbz	w8, 405c88 <ferror@plt+0x3cc8>
  405c70:	ldp	x9, x8, [x29, #-112]
  405c74:	adds	x22, x22, #0x1
  405c78:	sturb	wzr, [x29, #-116]
  405c7c:	add	x8, x9, x8
  405c80:	stur	x8, [x29, #-112]
  405c84:	b.cc	405c58 <ferror@plt+0x3c98>  // b.lo, b.ul, b.last
  405c88:	sub	x0, x29, #0x80
  405c8c:	bl	406450 <ferror@plt+0x4490>
  405c90:	ldurb	w8, [x29, #-96]
  405c94:	cbz	w8, 405cbc <ferror@plt+0x3cfc>
  405c98:	ldur	w8, [x29, #-92]
  405c9c:	mov	x26, x21
  405ca0:	cbnz	w8, 405cc0 <ferror@plt+0x3d00>
  405ca4:	add	x2, sp, #0x40
  405ca8:	mov	x0, x19
  405cac:	mov	x1, x20
  405cb0:	bl	405f74 <ferror@plt+0x3fb4>
  405cb4:	tbnz	w0, #0, 405f68 <ferror@plt+0x3fa8>
  405cb8:	mov	w25, wzr
  405cbc:	mov	x26, x21
  405cc0:	ldrb	w8, [sp, #160]
  405cc4:	add	x27, x21, #0x1
  405cc8:	cbz	w8, 405ce8 <ferror@plt+0x3d28>
  405ccc:	ldurb	w8, [x29, #-32]
  405cd0:	cbz	w8, 405ce8 <ferror@plt+0x3d28>
  405cd4:	ldr	w8, [sp, #164]
  405cd8:	ldur	w9, [x29, #-28]
  405cdc:	cmp	w8, w9
  405ce0:	b.ne	405d08 <ferror@plt+0x3d48>  // b.any
  405ce4:	b	405d38 <ferror@plt+0x3d78>
  405ce8:	ldr	x2, [sp, #152]
  405cec:	ldur	x8, [x29, #-40]
  405cf0:	cmp	x2, x8
  405cf4:	b.ne	405d08 <ferror@plt+0x3d48>  // b.any
  405cf8:	ldr	x0, [sp, #144]
  405cfc:	ldur	x1, [x29, #-48]
  405d00:	bl	401cf0 <bcmp@plt>
  405d04:	cbz	w0, 405d38 <ferror@plt+0x3d78>
  405d08:	ldp	x9, x8, [sp, #144]
  405d0c:	add	x0, sp, #0x80
  405d10:	add	x24, x24, #0x1
  405d14:	strb	wzr, [sp, #140]
  405d18:	add	x8, x9, x8
  405d1c:	str	x8, [sp, #144]
  405d20:	bl	406450 <ferror@plt+0x4490>
  405d24:	ldrb	w8, [sp, #160]
  405d28:	cbz	w8, 405c30 <ferror@plt+0x3c70>
  405d2c:	ldr	w8, [sp, #164]
  405d30:	cbnz	w8, 405c30 <ferror@plt+0x3c70>
  405d34:	b	405f34 <ferror@plt+0x3f74>
  405d38:	ldp	q0, q1, [sp, #144]
  405d3c:	ldr	q2, [sp, #128]
  405d40:	mov	x0, sp
  405d44:	str	x20, [sp, #16]
  405d48:	stp	q0, q1, [sp, #80]
  405d4c:	ldp	x9, x8, [sp, #80]
  405d50:	ldr	q0, [sp, #176]
  405d54:	strb	wzr, [sp]
  405d58:	stur	xzr, [sp, #4]
  405d5c:	add	x8, x9, x8
  405d60:	str	q2, [sp, #64]
  405d64:	str	q0, [sp, #112]
  405d68:	strb	wzr, [sp, #76]
  405d6c:	str	x8, [sp, #80]
  405d70:	strb	wzr, [sp, #12]
  405d74:	bl	406450 <ferror@plt+0x4490>
  405d78:	ldrb	w8, [sp, #32]
  405d7c:	cbz	w8, 405d88 <ferror@plt+0x3dc8>
  405d80:	ldr	w8, [sp, #36]
  405d84:	cbz	w8, 405f70 <ferror@plt+0x3fb0>
  405d88:	ldp	x9, x8, [sp, #16]
  405d8c:	mov	x0, sp
  405d90:	strb	wzr, [sp, #12]
  405d94:	add	x8, x9, x8
  405d98:	str	x8, [sp, #16]
  405d9c:	bl	406450 <ferror@plt+0x4490>
  405da0:	ldrb	w8, [sp, #32]
  405da4:	cbz	w8, 405db0 <ferror@plt+0x3df0>
  405da8:	ldr	w8, [sp, #36]
  405dac:	cbz	w8, 405e54 <ferror@plt+0x3e94>
  405db0:	add	x27, x21, #0x2
  405db4:	add	x0, sp, #0x40
  405db8:	bl	406450 <ferror@plt+0x4490>
  405dbc:	ldrb	w9, [sp, #96]
  405dc0:	ldr	w8, [sp, #100]
  405dc4:	cbz	w9, 405dcc <ferror@plt+0x3e0c>
  405dc8:	cbz	w8, 405f34 <ferror@plt+0x3f74>
  405dcc:	ldrb	w10, [sp, #32]
  405dd0:	cbz	w10, 405df0 <ferror@plt+0x3e30>
  405dd4:	cbz	w9, 405df0 <ferror@plt+0x3e30>
  405dd8:	ldr	w9, [sp, #36]
  405ddc:	cmp	w8, w9
  405de0:	b.ne	405d08 <ferror@plt+0x3d48>  // b.any
  405de4:	ldp	x22, x8, [sp, #80]
  405de8:	ldp	x23, x21, [sp, #16]
  405dec:	b	405e20 <ferror@plt+0x3e60>
  405df0:	ldr	x21, [sp, #88]
  405df4:	ldr	x8, [sp, #24]
  405df8:	cmp	x21, x8
  405dfc:	b.ne	405d08 <ferror@plt+0x3d48>  // b.any
  405e00:	ldr	x22, [sp, #80]
  405e04:	ldr	x23, [sp, #16]
  405e08:	mov	x2, x21
  405e0c:	mov	x0, x22
  405e10:	mov	x1, x23
  405e14:	bl	401cf0 <bcmp@plt>
  405e18:	cbnz	w0, 405d08 <ferror@plt+0x3d48>
  405e1c:	mov	x8, x21
  405e20:	add	x8, x22, x8
  405e24:	add	x9, x23, x21
  405e28:	mov	x0, sp
  405e2c:	strb	wzr, [sp, #76]
  405e30:	str	x8, [sp, #80]
  405e34:	str	x9, [sp, #16]
  405e38:	strb	wzr, [sp, #12]
  405e3c:	bl	406450 <ferror@plt+0x4490>
  405e40:	ldrb	w8, [sp, #32]
  405e44:	add	x27, x27, #0x1
  405e48:	cbz	w8, 405db4 <ferror@plt+0x3df4>
  405e4c:	ldr	w8, [sp, #36]
  405e50:	cbnz	w8, 405db4 <ferror@plt+0x3df4>
  405e54:	ldr	x8, [sp, #144]
  405e58:	b	405f38 <ferror@plt+0x3f78>
  405e5c:	ldrb	w22, [x20]
  405e60:	cbz	w22, 405f3c <ferror@plt+0x3f7c>
  405e64:	ldrb	w27, [x19]
  405e68:	cbz	w27, 405f2c <ferror@plt+0x3f6c>
  405e6c:	mov	x25, xzr
  405e70:	mov	x23, xzr
  405e74:	mov	x24, xzr
  405e78:	mov	w26, #0x1                   	// #1
  405e7c:	mov	x21, x20
  405e80:	add	x8, x24, x24, lsl #2
  405e84:	cmp	x23, x8
  405e88:	b.cc	405ee4 <ferror@plt+0x3f24>  // b.lo, b.ul, b.last
  405e8c:	tbz	w26, #0, 405ee4 <ferror@plt+0x3f24>
  405e90:	cmp	x24, #0xa
  405e94:	b.cc	405ee4 <ferror@plt+0x3f24>  // b.lo, b.ul, b.last
  405e98:	cbz	x21, 405eb8 <ferror@plt+0x3ef8>
  405e9c:	sub	x1, x23, x25
  405ea0:	mov	x0, x21
  405ea4:	bl	401b40 <strnlen@plt>
  405ea8:	add	x21, x21, x0
  405eac:	ldrb	w8, [x21]
  405eb0:	mov	x25, x23
  405eb4:	cbnz	w8, 405ee4 <ferror@plt+0x3f24>
  405eb8:	mov	x0, x20
  405ebc:	bl	401b00 <strlen@plt>
  405ec0:	mov	x2, x0
  405ec4:	sub	x3, x29, #0x40
  405ec8:	mov	x0, x19
  405ecc:	mov	x1, x20
  405ed0:	bl	406314 <ferror@plt+0x4354>
  405ed4:	tbnz	w0, #0, 405f60 <ferror@plt+0x3fa0>
  405ed8:	ldrb	w27, [x19]
  405edc:	mov	w26, wzr
  405ee0:	mov	x21, xzr
  405ee4:	cmp	w22, w27, uxtb
  405ee8:	b.ne	405f14 <ferror@plt+0x3f54>  // b.any
  405eec:	mov	w8, #0x1                   	// #1
  405ef0:	ldrb	w9, [x20, x8]
  405ef4:	cbz	w9, 405f3c <ferror@plt+0x3f7c>
  405ef8:	ldrb	w10, [x19, x8]
  405efc:	cbz	w10, 405f2c <ferror@plt+0x3f6c>
  405f00:	cmp	w10, w9
  405f04:	add	x8, x8, #0x1
  405f08:	b.eq	405ef0 <ferror@plt+0x3f30>  // b.none
  405f0c:	add	x23, x23, x8
  405f10:	b	405f18 <ferror@plt+0x3f58>
  405f14:	add	x23, x23, #0x1
  405f18:	ldrb	w27, [x19, #1]!
  405f1c:	mov	x0, xzr
  405f20:	add	x24, x24, #0x1
  405f24:	cbnz	w27, 405e80 <ferror@plt+0x3ec0>
  405f28:	b	405f40 <ferror@plt+0x3f80>
  405f2c:	mov	x0, xzr
  405f30:	b	405f40 <ferror@plt+0x3f80>
  405f34:	mov	x8, xzr
  405f38:	mov	x19, x8
  405f3c:	mov	x0, x19
  405f40:	ldp	x20, x19, [sp, #400]
  405f44:	ldp	x22, x21, [sp, #384]
  405f48:	ldp	x24, x23, [sp, #368]
  405f4c:	ldp	x26, x25, [sp, #352]
  405f50:	ldp	x28, x27, [sp, #336]
  405f54:	ldp	x29, x30, [sp, #320]
  405f58:	add	sp, sp, #0x1a0
  405f5c:	ret
  405f60:	ldur	x0, [x29, #-64]
  405f64:	b	405f40 <ferror@plt+0x3f80>
  405f68:	ldr	x8, [sp, #64]
  405f6c:	b	405f38 <ferror@plt+0x3f78>
  405f70:	bl	401da0 <abort@plt>
  405f74:	stp	x29, x30, [sp, #-96]!
  405f78:	stp	x28, x27, [sp, #16]
  405f7c:	stp	x26, x25, [sp, #32]
  405f80:	stp	x24, x23, [sp, #48]
  405f84:	stp	x22, x21, [sp, #64]
  405f88:	stp	x20, x19, [sp, #80]
  405f8c:	mov	x29, sp
  405f90:	sub	sp, sp, #0x90
  405f94:	mov	x19, x0
  405f98:	mov	x0, x1
  405f9c:	mov	x22, x2
  405fa0:	mov	x23, x1
  405fa4:	bl	408f40 <ferror@plt+0x6f80>
  405fa8:	mov	x8, #0x9249                	// #37449
  405fac:	movk	x8, #0x4924, lsl #16
  405fb0:	movk	x8, #0x2492, lsl #32
  405fb4:	movk	x8, #0x249, lsl #48
  405fb8:	cmp	x0, x8
  405fbc:	b.hi	4062d4 <ferror@plt+0x4314>  // b.pmore
  405fc0:	mov	w8, #0x38                  	// #56
  405fc4:	mov	x20, x0
  405fc8:	mul	x0, x0, x8
  405fcc:	cmp	x0, #0xfa0
  405fd0:	b.hi	4062c8 <ferror@plt+0x4308>  // b.pmore
  405fd4:	add	x9, x0, #0x2e
  405fd8:	mov	x8, sp
  405fdc:	and	x9, x9, #0xfffffffffffffff0
  405fe0:	sub	x8, x8, x9
  405fe4:	mov	sp, x8
  405fe8:	add	x8, x8, #0x1f
  405fec:	and	x21, x8, #0xffffffffffffffe0
  405ff0:	cbz	x21, 4062d4 <ferror@plt+0x4314>
  405ff4:	mov	w8, #0x30                  	// #48
  405ff8:	sub	x0, x29, #0x40
  405ffc:	stur	x19, [x29, #-144]
  406000:	stur	x23, [x29, #-48]
  406004:	sturb	wzr, [x29, #-64]
  406008:	stur	xzr, [x29, #-60]
  40600c:	madd	x25, x20, x8, x21
  406010:	sturb	wzr, [x29, #-52]
  406014:	sub	x19, x29, #0x40
  406018:	bl	406450 <ferror@plt+0x4490>
  40601c:	ldurb	w8, [x29, #-32]
  406020:	cbz	w8, 40602c <ferror@plt+0x406c>
  406024:	ldur	w8, [x29, #-28]
  406028:	cbz	w8, 4060a0 <ferror@plt+0x40e0>
  40602c:	add	x23, x19, #0x28
  406030:	add	x24, x21, #0x18
  406034:	ldur	x8, [x29, #-48]
  406038:	cmp	x8, x23
  40603c:	b.ne	406054 <ferror@plt+0x4094>  // b.any
  406040:	ldur	x2, [x29, #-40]
  406044:	mov	x0, x24
  406048:	mov	x1, x23
  40604c:	bl	401ad0 <memcpy@plt>
  406050:	mov	x8, x24
  406054:	stur	x8, [x24, #-24]
  406058:	ldur	x8, [x29, #-40]
  40605c:	stur	x8, [x24, #-16]
  406060:	ldurb	w8, [x29, #-32]
  406064:	sturb	w8, [x24, #-8]
  406068:	cbz	w8, 406074 <ferror@plt+0x40b4>
  40606c:	ldur	w8, [x29, #-28]
  406070:	stur	w8, [x24, #-4]
  406074:	ldp	x9, x8, [x29, #-48]
  406078:	sub	x0, x29, #0x40
  40607c:	sturb	wzr, [x29, #-52]
  406080:	add	x8, x9, x8
  406084:	stur	x8, [x29, #-48]
  406088:	bl	406450 <ferror@plt+0x4490>
  40608c:	ldurb	w9, [x29, #-32]
  406090:	ldur	w8, [x29, #-28]
  406094:	add	x24, x24, #0x30
  406098:	cbz	w9, 406034 <ferror@plt+0x4074>
  40609c:	cbnz	w8, 406034 <ferror@plt+0x4074>
  4060a0:	mov	w8, #0x30                  	// #48
  4060a4:	mov	w9, #0x1                   	// #1
  4060a8:	madd	x8, x20, x8, x21
  4060ac:	cmp	x20, #0x3
  4060b0:	stur	x22, [x29, #-136]
  4060b4:	str	x9, [x8, #8]
  4060b8:	b.cc	406160 <ferror@plt+0x41a0>  // b.lo, b.ul, b.last
  4060bc:	mov	x23, xzr
  4060c0:	mov	w24, #0x2                   	// #2
  4060c4:	mov	w26, #0x30                  	// #48
  4060c8:	madd	x8, x24, x26, x21
  4060cc:	ldurb	w27, [x8, #-32]
  4060d0:	sub	x28, x8, #0x30
  4060d4:	sub	x19, x8, #0x1c
  4060d8:	sub	x22, x8, #0x28
  4060dc:	cbz	w27, 406104 <ferror@plt+0x4144>
  4060e0:	madd	x8, x23, x26, x21
  4060e4:	ldrb	w8, [x8, #16]
  4060e8:	cbz	w8, 406104 <ferror@plt+0x4144>
  4060ec:	madd	x9, x23, x26, x21
  4060f0:	ldr	w8, [x19]
  4060f4:	ldr	w9, [x9, #20]
  4060f8:	cmp	w8, w9
  4060fc:	b.ne	40612c <ferror@plt+0x416c>  // b.any
  406100:	b	406148 <ferror@plt+0x4188>
  406104:	madd	x8, x23, x26, x21
  406108:	ldr	x2, [x22]
  40610c:	ldr	x8, [x8, #8]
  406110:	cmp	x2, x8
  406114:	b.ne	40612c <ferror@plt+0x416c>  // b.any
  406118:	mul	x8, x23, x26
  40611c:	ldr	x0, [x28]
  406120:	ldr	x1, [x21, x8]
  406124:	bl	401cf0 <bcmp@plt>
  406128:	cbz	w0, 406148 <ferror@plt+0x4188>
  40612c:	cbz	x23, 406140 <ferror@plt+0x4180>
  406130:	ldr	x8, [x25, x23, lsl #3]
  406134:	sub	x23, x23, x8
  406138:	cbnz	w27, 4060e0 <ferror@plt+0x4120>
  40613c:	b	406104 <ferror@plt+0x4144>
  406140:	mov	x8, x24
  406144:	b	406150 <ferror@plt+0x4190>
  406148:	add	x23, x23, #0x1
  40614c:	sub	x8, x24, x23
  406150:	str	x8, [x25, x24, lsl #3]
  406154:	add	x24, x24, #0x1
  406158:	cmp	x24, x20
  40615c:	b.ne	4060c8 <ferror@plt+0x4108>  // b.any
  406160:	ldp	x8, x27, [x29, #-144]
  406164:	sub	x0, x29, #0x80
  406168:	str	xzr, [x27]
  40616c:	stur	x8, [x29, #-48]
  406170:	sturb	wzr, [x29, #-64]
  406174:	stur	xzr, [x29, #-60]
  406178:	sturb	wzr, [x29, #-52]
  40617c:	stur	x8, [x29, #-112]
  406180:	sturb	wzr, [x29, #-128]
  406184:	stur	xzr, [x29, #-124]
  406188:	sturb	wzr, [x29, #-116]
  40618c:	bl	406450 <ferror@plt+0x4490>
  406190:	ldurb	w10, [x29, #-96]
  406194:	ldur	w8, [x29, #-92]
  406198:	cmp	w10, #0x0
  40619c:	cset	w9, ne  // ne = any
  4061a0:	cbz	w10, 4061a8 <ferror@plt+0x41e8>
  4061a4:	cbz	w8, 4062e4 <ferror@plt+0x4324>
  4061a8:	mov	x26, xzr
  4061ac:	mov	w24, #0x30                  	// #48
  4061b0:	madd	x10, x26, x24, x21
  4061b4:	ldrb	w10, [x10, #16]
  4061b8:	cbz	w10, 4061d8 <ferror@plt+0x4218>
  4061bc:	tbz	w9, #0, 4061d8 <ferror@plt+0x4218>
  4061c0:	madd	x9, x26, x24, x21
  4061c4:	ldr	w9, [x9, #20]
  4061c8:	cmp	w9, w8
  4061cc:	b.ne	406208 <ferror@plt+0x4248>  // b.any
  4061d0:	ldp	x23, x22, [x29, #-112]
  4061d4:	b	40624c <ferror@plt+0x428c>
  4061d8:	madd	x8, x26, x24, x21
  4061dc:	ldr	x22, [x8, #8]
  4061e0:	ldur	x8, [x29, #-104]
  4061e4:	cmp	x22, x8
  4061e8:	b.ne	406208 <ferror@plt+0x4248>  // b.any
  4061ec:	mul	x8, x26, x24
  4061f0:	ldur	x23, [x29, #-112]
  4061f4:	ldr	x0, [x21, x8]
  4061f8:	mov	x2, x22
  4061fc:	mov	x1, x23
  406200:	bl	401cf0 <bcmp@plt>
  406204:	cbz	w0, 40624c <ferror@plt+0x428c>
  406208:	cbz	x26, 406268 <ferror@plt+0x42a8>
  40620c:	ldr	x19, [x25, x26, lsl #3]
  406210:	sub	x26, x26, x19
  406214:	cbz	x19, 4062a4 <ferror@plt+0x42e4>
  406218:	sub	x0, x29, #0x40
  40621c:	bl	406450 <ferror@plt+0x4490>
  406220:	ldurb	w8, [x29, #-32]
  406224:	cbz	w8, 406230 <ferror@plt+0x4270>
  406228:	ldur	w8, [x29, #-28]
  40622c:	cbz	w8, 406310 <ferror@plt+0x4350>
  406230:	ldp	x9, x8, [x29, #-48]
  406234:	subs	x19, x19, #0x1
  406238:	sturb	wzr, [x29, #-52]
  40623c:	add	x8, x9, x8
  406240:	stur	x8, [x29, #-48]
  406244:	b.ne	406218 <ferror@plt+0x4258>  // b.any
  406248:	b	4062a4 <ferror@plt+0x42e4>
  40624c:	add	x26, x26, #0x1
  406250:	add	x8, x23, x22
  406254:	cmp	x26, x20
  406258:	stur	x8, [x29, #-112]
  40625c:	sturb	wzr, [x29, #-116]
  406260:	b.ne	4062a4 <ferror@plt+0x42e4>  // b.any
  406264:	b	4062dc <ferror@plt+0x431c>
  406268:	sub	x0, x29, #0x40
  40626c:	bl	406450 <ferror@plt+0x4490>
  406270:	ldurb	w8, [x29, #-32]
  406274:	cbz	w8, 406280 <ferror@plt+0x42c0>
  406278:	ldur	w8, [x29, #-28]
  40627c:	cbz	w8, 406310 <ferror@plt+0x4350>
  406280:	ldp	x9, x8, [x29, #-48]
  406284:	ldp	x11, x10, [x29, #-112]
  406288:	mov	x26, xzr
  40628c:	sturb	wzr, [x29, #-52]
  406290:	add	x8, x9, x8
  406294:	add	x9, x11, x10
  406298:	stur	x8, [x29, #-48]
  40629c:	stur	x9, [x29, #-112]
  4062a0:	sturb	wzr, [x29, #-116]
  4062a4:	sub	x0, x29, #0x80
  4062a8:	bl	406450 <ferror@plt+0x4490>
  4062ac:	ldurb	w10, [x29, #-96]
  4062b0:	ldur	w8, [x29, #-92]
  4062b4:	cmp	w10, #0x0
  4062b8:	cset	w9, ne  // ne = any
  4062bc:	cbz	w10, 4061b0 <ferror@plt+0x41f0>
  4062c0:	cbnz	w8, 4061b0 <ferror@plt+0x41f0>
  4062c4:	b	4062e4 <ferror@plt+0x4324>
  4062c8:	bl	408e0c <ferror@plt+0x6e4c>
  4062cc:	mov	x21, x0
  4062d0:	cbnz	x21, 405ff4 <ferror@plt+0x4034>
  4062d4:	mov	w0, wzr
  4062d8:	b	4062f0 <ferror@plt+0x4330>
  4062dc:	ldur	x8, [x29, #-48]
  4062e0:	str	x8, [x27]
  4062e4:	mov	x0, x21
  4062e8:	bl	408e50 <ferror@plt+0x6e90>
  4062ec:	mov	w0, #0x1                   	// #1
  4062f0:	mov	sp, x29
  4062f4:	ldp	x20, x19, [sp, #80]
  4062f8:	ldp	x22, x21, [sp, #64]
  4062fc:	ldp	x24, x23, [sp, #48]
  406300:	ldp	x26, x25, [sp, #32]
  406304:	ldp	x28, x27, [sp, #16]
  406308:	ldp	x29, x30, [sp], #96
  40630c:	ret
  406310:	bl	401da0 <abort@plt>
  406314:	stp	x29, x30, [sp, #-48]!
  406318:	lsr	x8, x2, #60
  40631c:	stp	x22, x21, [sp, #16]
  406320:	stp	x20, x19, [sp, #32]
  406324:	mov	x29, sp
  406328:	cbz	x8, 406334 <ferror@plt+0x4374>
  40632c:	mov	w0, wzr
  406330:	b	40643c <ferror@plt+0x447c>
  406334:	mov	x19, x3
  406338:	mov	x20, x2
  40633c:	mov	x21, x1
  406340:	mov	x22, x0
  406344:	cmp	x2, #0x1f4
  406348:	lsl	x0, x2, #3
  40634c:	b.hi	406374 <ferror@plt+0x43b4>  // b.pmore
  406350:	add	x9, x0, #0x2e
  406354:	mov	x8, sp
  406358:	and	x9, x9, #0xfffffffffffffff0
  40635c:	sub	x8, x8, x9
  406360:	mov	sp, x8
  406364:	add	x8, x8, #0x1f
  406368:	and	x0, x8, #0xffffffffffffffe0
  40636c:	cbnz	x0, 40637c <ferror@plt+0x43bc>
  406370:	b	40643c <ferror@plt+0x447c>
  406374:	bl	408e0c <ferror@plt+0x6e4c>
  406378:	cbz	x0, 40643c <ferror@plt+0x447c>
  40637c:	mov	w8, #0x1                   	// #1
  406380:	cmp	x20, #0x3
  406384:	str	x8, [x0, #8]
  406388:	b.cc	4063d8 <ferror@plt+0x4418>  // b.lo, b.ul, b.last
  40638c:	mov	x8, xzr
  406390:	mov	w9, #0x2                   	// #2
  406394:	add	x10, x9, x21
  406398:	ldurb	w10, [x10, #-1]
  40639c:	ldrb	w11, [x21, x8]
  4063a0:	cmp	w10, w11
  4063a4:	b.eq	4063b8 <ferror@plt+0x43f8>  // b.none
  4063a8:	cbz	x8, 4063c4 <ferror@plt+0x4404>
  4063ac:	ldr	x11, [x0, x8, lsl #3]
  4063b0:	sub	x8, x8, x11
  4063b4:	b	40639c <ferror@plt+0x43dc>
  4063b8:	add	x8, x8, #0x1
  4063bc:	sub	x10, x9, x8
  4063c0:	b	4063c8 <ferror@plt+0x4408>
  4063c4:	mov	x10, x9
  4063c8:	str	x10, [x0, x9, lsl #3]
  4063cc:	add	x9, x9, #0x1
  4063d0:	cmp	x9, x20
  4063d4:	b.ne	406394 <ferror@plt+0x43d4>  // b.any
  4063d8:	str	xzr, [x19]
  4063dc:	ldrb	w10, [x22]
  4063e0:	cbz	w10, 406434 <ferror@plt+0x4474>
  4063e4:	mov	x8, xzr
  4063e8:	mov	x9, x22
  4063ec:	ldrb	w11, [x21, x8]
  4063f0:	cmp	w11, w10, uxtb
  4063f4:	b.ne	406408 <ferror@plt+0x4448>  // b.any
  4063f8:	add	x8, x8, #0x1
  4063fc:	cmp	x8, x20
  406400:	b.ne	406420 <ferror@plt+0x4460>  // b.any
  406404:	b	406430 <ferror@plt+0x4470>
  406408:	cbz	x8, 40641c <ferror@plt+0x445c>
  40640c:	ldr	x10, [x0, x8, lsl #3]
  406410:	add	x9, x9, x10
  406414:	sub	x8, x8, x10
  406418:	b	406424 <ferror@plt+0x4464>
  40641c:	add	x9, x9, #0x1
  406420:	add	x22, x22, #0x1
  406424:	ldrb	w10, [x22]
  406428:	cbnz	w10, 4063ec <ferror@plt+0x442c>
  40642c:	b	406434 <ferror@plt+0x4474>
  406430:	str	x9, [x19]
  406434:	bl	408e50 <ferror@plt+0x6e90>
  406438:	mov	w0, #0x1                   	// #1
  40643c:	mov	sp, x29
  406440:	ldp	x20, x19, [sp, #32]
  406444:	ldp	x22, x21, [sp, #16]
  406448:	ldp	x29, x30, [sp], #48
  40644c:	ret
  406450:	stp	x29, x30, [sp, #-48]!
  406454:	stp	x22, x21, [sp, #16]
  406458:	stp	x20, x19, [sp, #32]
  40645c:	ldrb	w8, [x0, #12]
  406460:	mov	x29, sp
  406464:	cbnz	w8, 406550 <ferror@plt+0x4590>
  406468:	ldrb	w8, [x0]
  40646c:	ldr	x20, [x0, #16]
  406470:	mov	x19, x0
  406474:	cbz	w8, 4064c8 <ferror@plt+0x4508>
  406478:	add	x22, x19, #0x24
  40647c:	bl	401e40 <__ctype_get_mb_cur_max@plt>
  406480:	mov	x1, x0
  406484:	mov	x0, x20
  406488:	bl	407db4 <ferror@plt+0x5df4>
  40648c:	add	x21, x19, #0x4
  406490:	mov	x2, x0
  406494:	mov	x0, x22
  406498:	mov	x1, x20
  40649c:	mov	x3, x21
  4064a0:	bl	408c8c <ferror@plt+0x6ccc>
  4064a4:	cmn	x0, #0x2
  4064a8:	str	x0, [x19, #24]
  4064ac:	b.eq	406538 <ferror@plt+0x4578>  // b.none
  4064b0:	cbz	x0, 406500 <ferror@plt+0x4540>
  4064b4:	cmn	x0, #0x1
  4064b8:	b.ne	40651c <ferror@plt+0x455c>  // b.any
  4064bc:	mov	w8, #0x1                   	// #1
  4064c0:	str	x8, [x19, #24]
  4064c4:	b	406544 <ferror@plt+0x4584>
  4064c8:	ldrb	w8, [x20]
  4064cc:	adrp	x10, 40b000 <ferror@plt+0x9040>
  4064d0:	add	x10, x10, #0x6c8
  4064d4:	lsr	w9, w8, #3
  4064d8:	and	x9, x9, #0x1c
  4064dc:	ldr	w9, [x10, x9]
  4064e0:	lsr	w8, w9, w8
  4064e4:	tbz	w8, #0, 406560 <ferror@plt+0x45a0>
  4064e8:	mov	w8, #0x1                   	// #1
  4064ec:	str	x8, [x19, #24]
  4064f0:	ldrb	w9, [x20]
  4064f4:	strb	w8, [x19, #32]
  4064f8:	str	w9, [x19, #36]
  4064fc:	b	406548 <ferror@plt+0x4588>
  406500:	ldr	x8, [x19, #16]
  406504:	mov	w9, #0x1                   	// #1
  406508:	str	x9, [x19, #24]
  40650c:	ldrb	w8, [x8]
  406510:	cbnz	w8, 406578 <ferror@plt+0x45b8>
  406514:	ldr	w8, [x22]
  406518:	cbnz	w8, 406598 <ferror@plt+0x45d8>
  40651c:	mov	w8, #0x1                   	// #1
  406520:	mov	x0, x21
  406524:	strb	w8, [x19, #32]
  406528:	bl	401db0 <mbsinit@plt>
  40652c:	cbz	w0, 406548 <ferror@plt+0x4588>
  406530:	strb	wzr, [x19]
  406534:	b	406548 <ferror@plt+0x4588>
  406538:	ldr	x0, [x19, #16]
  40653c:	bl	401b00 <strlen@plt>
  406540:	str	x0, [x19, #24]
  406544:	strb	wzr, [x19, #32]
  406548:	mov	w8, #0x1                   	// #1
  40654c:	strb	w8, [x19, #12]
  406550:	ldp	x20, x19, [sp, #32]
  406554:	ldp	x22, x21, [sp, #16]
  406558:	ldp	x29, x30, [sp], #48
  40655c:	ret
  406560:	add	x0, x19, #0x4
  406564:	bl	401db0 <mbsinit@plt>
  406568:	cbz	w0, 4065b8 <ferror@plt+0x45f8>
  40656c:	mov	w8, #0x1                   	// #1
  406570:	strb	w8, [x19]
  406574:	b	406478 <ferror@plt+0x44b8>
  406578:	adrp	x0, 40b000 <ferror@plt+0x9040>
  40657c:	adrp	x1, 40b000 <ferror@plt+0x9040>
  406580:	adrp	x3, 40b000 <ferror@plt+0x9040>
  406584:	add	x0, x0, #0x125
  406588:	add	x1, x1, #0xe9
  40658c:	add	x3, x3, #0xf5
  406590:	mov	w2, #0xb2                  	// #178
  406594:	bl	401f60 <__assert_fail@plt>
  406598:	adrp	x0, 40b000 <ferror@plt+0x9040>
  40659c:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4065a0:	adrp	x3, 40b000 <ferror@plt+0x9040>
  4065a4:	add	x0, x0, #0x13c
  4065a8:	add	x1, x1, #0xe9
  4065ac:	add	x3, x3, #0xf5
  4065b0:	mov	w2, #0xb3                  	// #179
  4065b4:	bl	401f60 <__assert_fail@plt>
  4065b8:	adrp	x0, 40b000 <ferror@plt+0x9040>
  4065bc:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4065c0:	adrp	x3, 40b000 <ferror@plt+0x9040>
  4065c4:	add	x0, x0, #0xd2
  4065c8:	add	x1, x1, #0xe9
  4065cc:	add	x3, x3, #0xf5
  4065d0:	mov	w2, #0x96                  	// #150
  4065d4:	bl	401f60 <__assert_fail@plt>
  4065d8:	ldr	x8, [x0, #16]
  4065dc:	add	x8, x8, x1
  4065e0:	str	x8, [x0, #16]
  4065e4:	ret
  4065e8:	stp	x29, x30, [sp, #-48]!
  4065ec:	stp	x20, x19, [sp, #32]
  4065f0:	ldrb	w8, [x1]
  4065f4:	mov	x19, x1
  4065f8:	mov	x20, x0
  4065fc:	str	x21, [sp, #16]
  406600:	mov	x29, sp
  406604:	strb	w8, [x0]
  406608:	cbz	w8, 406618 <ferror@plt+0x4658>
  40660c:	ldur	x8, [x19, #4]
  406610:	stur	x8, [x20, #4]
  406614:	b	40661c <ferror@plt+0x465c>
  406618:	stur	xzr, [x20, #4]
  40661c:	ldrb	w8, [x19, #12]
  406620:	strb	w8, [x20, #12]
  406624:	ldr	x1, [x19, #16]
  406628:	add	x8, x19, #0x28
  40662c:	cmp	x1, x8
  406630:	b.ne	406648 <ferror@plt+0x4688>  // b.any
  406634:	ldr	x2, [x19, #24]
  406638:	add	x21, x20, #0x28
  40663c:	mov	x0, x21
  406640:	bl	401ad0 <memcpy@plt>
  406644:	mov	x1, x21
  406648:	str	x1, [x20, #16]
  40664c:	ldr	x8, [x19, #24]
  406650:	str	x8, [x20, #24]
  406654:	ldrb	w8, [x19, #32]
  406658:	strb	w8, [x20, #32]
  40665c:	cbz	w8, 406668 <ferror@plt+0x46a8>
  406660:	ldr	w8, [x19, #36]
  406664:	str	w8, [x20, #36]
  406668:	ldp	x20, x19, [sp, #32]
  40666c:	ldr	x21, [sp, #16]
  406670:	ldp	x29, x30, [sp], #48
  406674:	ret
  406678:	stp	x29, x30, [sp, #-32]!
  40667c:	stp	x20, x19, [sp, #16]
  406680:	mov	x29, sp
  406684:	cbz	x0, 406704 <ferror@plt+0x4744>
  406688:	mov	w1, #0x2f                  	// #47
  40668c:	mov	x19, x0
  406690:	bl	401d60 <strrchr@plt>
  406694:	cmp	x0, #0x0
  406698:	csinc	x20, x19, x0, eq  // eq = none
  40669c:	sub	x8, x20, x19
  4066a0:	cmp	x8, #0x7
  4066a4:	b.lt	4066e8 <ferror@plt+0x4728>  // b.tstop
  4066a8:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4066ac:	sub	x0, x20, #0x7
  4066b0:	add	x1, x1, #0x186
  4066b4:	mov	w2, #0x7                   	// #7
  4066b8:	bl	401c90 <strncmp@plt>
  4066bc:	cbnz	w0, 4066e8 <ferror@plt+0x4728>
  4066c0:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4066c4:	add	x1, x1, #0x18e
  4066c8:	mov	w2, #0x3                   	// #3
  4066cc:	mov	x0, x20
  4066d0:	bl	401c90 <strncmp@plt>
  4066d4:	mov	x19, x20
  4066d8:	cbnz	w0, 4066e8 <ferror@plt+0x4728>
  4066dc:	add	x19, x20, #0x3
  4066e0:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4066e4:	str	x19, [x8, #832]
  4066e8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4066ec:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  4066f0:	str	x19, [x8, #1216]
  4066f4:	str	x19, [x9, #776]
  4066f8:	ldp	x20, x19, [sp, #16]
  4066fc:	ldp	x29, x30, [sp], #32
  406700:	ret
  406704:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  406708:	ldr	x1, [x8, #784]
  40670c:	adrp	x0, 40b000 <ferror@plt+0x9040>
  406710:	add	x0, x0, #0x14e
  406714:	bl	401b10 <fputs@plt>
  406718:	bl	401da0 <abort@plt>
  40671c:	stp	x29, x30, [sp, #-48]!
  406720:	str	x21, [sp, #16]
  406724:	stp	x20, x19, [sp, #32]
  406728:	mov	x29, sp
  40672c:	mov	x19, x0
  406730:	bl	401f70 <__errno_location@plt>
  406734:	ldr	w21, [x0]
  406738:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40673c:	add	x8, x8, #0x4c8
  406740:	cmp	x19, #0x0
  406744:	mov	x20, x0
  406748:	csel	x0, x8, x19, eq  // eq = none
  40674c:	mov	w1, #0x38                  	// #56
  406750:	bl	408448 <ferror@plt+0x6488>
  406754:	str	w21, [x20]
  406758:	ldp	x20, x19, [sp, #32]
  40675c:	ldr	x21, [sp, #16]
  406760:	ldp	x29, x30, [sp], #48
  406764:	ret
  406768:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40676c:	add	x8, x8, #0x4c8
  406770:	cmp	x0, #0x0
  406774:	csel	x8, x8, x0, eq  // eq = none
  406778:	ldr	w0, [x8]
  40677c:	ret
  406780:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  406784:	add	x8, x8, #0x4c8
  406788:	cmp	x0, #0x0
  40678c:	csel	x8, x8, x0, eq  // eq = none
  406790:	str	w1, [x8]
  406794:	ret
  406798:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40679c:	add	x8, x8, #0x4c8
  4067a0:	cmp	x0, #0x0
  4067a4:	ubfx	w9, w1, #5, #3
  4067a8:	csel	x8, x8, x0, eq  // eq = none
  4067ac:	add	x8, x8, w9, uxtw #2
  4067b0:	ldr	w9, [x8, #8]
  4067b4:	lsr	w10, w9, w1
  4067b8:	and	w0, w10, #0x1
  4067bc:	and	w10, w2, #0x1
  4067c0:	eor	w10, w0, w10
  4067c4:	lsl	w10, w10, w1
  4067c8:	eor	w9, w10, w9
  4067cc:	str	w9, [x8, #8]
  4067d0:	ret
  4067d4:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4067d8:	add	x8, x8, #0x4c8
  4067dc:	cmp	x0, #0x0
  4067e0:	csel	x8, x8, x0, eq  // eq = none
  4067e4:	ldr	w0, [x8, #4]
  4067e8:	str	w1, [x8, #4]
  4067ec:	ret
  4067f0:	stp	x29, x30, [sp, #-16]!
  4067f4:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4067f8:	add	x8, x8, #0x4c8
  4067fc:	cmp	x0, #0x0
  406800:	csel	x8, x8, x0, eq  // eq = none
  406804:	mov	w9, #0xa                   	// #10
  406808:	mov	x29, sp
  40680c:	str	w9, [x8]
  406810:	cbz	x1, 406824 <ferror@plt+0x4864>
  406814:	cbz	x2, 406824 <ferror@plt+0x4864>
  406818:	stp	x1, x2, [x8, #40]
  40681c:	ldp	x29, x30, [sp], #16
  406820:	ret
  406824:	bl	401da0 <abort@plt>
  406828:	sub	sp, sp, #0x60
  40682c:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  406830:	add	x8, x8, #0x4c8
  406834:	cmp	x4, #0x0
  406838:	stp	x29, x30, [sp, #16]
  40683c:	str	x25, [sp, #32]
  406840:	stp	x24, x23, [sp, #48]
  406844:	stp	x22, x21, [sp, #64]
  406848:	stp	x20, x19, [sp, #80]
  40684c:	add	x29, sp, #0x10
  406850:	mov	x19, x3
  406854:	mov	x20, x2
  406858:	mov	x21, x1
  40685c:	mov	x22, x0
  406860:	csel	x24, x8, x4, eq  // eq = none
  406864:	bl	401f70 <__errno_location@plt>
  406868:	ldp	w4, w5, [x24]
  40686c:	ldp	x7, x8, [x24, #40]
  406870:	ldr	w25, [x0]
  406874:	mov	x23, x0
  406878:	add	x6, x24, #0x8
  40687c:	mov	x0, x22
  406880:	mov	x1, x21
  406884:	mov	x2, x20
  406888:	mov	x3, x19
  40688c:	str	x8, [sp]
  406890:	bl	4068b4 <ferror@plt+0x48f4>
  406894:	str	w25, [x23]
  406898:	ldp	x20, x19, [sp, #80]
  40689c:	ldp	x22, x21, [sp, #64]
  4068a0:	ldp	x24, x23, [sp, #48]
  4068a4:	ldr	x25, [sp, #32]
  4068a8:	ldp	x29, x30, [sp, #16]
  4068ac:	add	sp, sp, #0x60
  4068b0:	ret
  4068b4:	sub	sp, sp, #0x120
  4068b8:	stp	x29, x30, [sp, #192]
  4068bc:	add	x29, sp, #0xc0
  4068c0:	ldr	x8, [x29, #96]
  4068c4:	stp	x28, x27, [sp, #208]
  4068c8:	stp	x26, x25, [sp, #224]
  4068cc:	stp	x24, x23, [sp, #240]
  4068d0:	stp	x22, x21, [sp, #256]
  4068d4:	stp	x20, x19, [sp, #272]
  4068d8:	str	x7, [sp, #88]
  4068dc:	stur	x6, [x29, #-40]
  4068e0:	mov	w19, w5
  4068e4:	mov	w22, w4
  4068e8:	mov	x28, x3
  4068ec:	mov	x20, x2
  4068f0:	mov	x24, x1
  4068f4:	stur	x8, [x29, #-88]
  4068f8:	mov	x21, x0
  4068fc:	bl	401e40 <__ctype_get_mb_cur_max@plt>
  406900:	mov	w4, w22
  406904:	mov	w8, wzr
  406908:	mov	w14, wzr
  40690c:	str	w19, [sp, #80]
  406910:	ubfx	w19, w19, #1, #1
  406914:	add	x9, x20, #0x1
  406918:	mov	w25, #0x1                   	// #1
  40691c:	str	x0, [sp, #48]
  406920:	str	xzr, [sp, #64]
  406924:	stur	xzr, [x29, #-64]
  406928:	stur	xzr, [x29, #-32]
  40692c:	str	wzr, [sp, #72]
  406930:	stur	x20, [x29, #-80]
  406934:	str	x9, [sp, #96]
  406938:	cmp	w4, #0xa
  40693c:	b.hi	4074d4 <ferror@plt+0x5514>  // b.pmore
  406940:	adrp	x12, 40b000 <ferror@plt+0x9040>
  406944:	mov	w9, w4
  406948:	add	x12, x12, #0x198
  40694c:	mov	x22, x24
  406950:	adr	x10, 406970 <ferror@plt+0x49b0>
  406954:	ldrb	w11, [x12, x9]
  406958:	add	x10, x10, x11, lsl #2
  40695c:	ldur	x24, [x29, #-80]
  406960:	mov	x20, xzr
  406964:	mov	w16, wzr
  406968:	mov	w9, #0x1                   	// #1
  40696c:	br	x10
  406970:	adrp	x0, 40b000 <ferror@plt+0x9040>
  406974:	add	x0, x0, #0x2f6
  406978:	mov	w1, w4
  40697c:	mov	w20, w4
  406980:	mov	w23, w14
  406984:	bl	407c00 <ferror@plt+0x5c40>
  406988:	str	x0, [sp, #88]
  40698c:	adrp	x0, 40b000 <ferror@plt+0x9040>
  406990:	add	x0, x0, #0x13a
  406994:	mov	w1, w20
  406998:	bl	407c00 <ferror@plt+0x5c40>
  40699c:	mov	w14, w23
  4069a0:	mov	w4, w20
  4069a4:	stur	x0, [x29, #-88]
  4069a8:	tbnz	w19, #0, 4069e8 <ferror@plt+0x4a28>
  4069ac:	ldr	x8, [sp, #88]
  4069b0:	ldrb	w9, [x8]
  4069b4:	cbz	w9, 4069e8 <ferror@plt+0x4a28>
  4069b8:	mov	w27, w14
  4069bc:	mov	w26, w4
  4069c0:	mov	x10, xzr
  4069c4:	add	x8, x8, #0x1
  4069c8:	cmp	x10, x22
  4069cc:	b.cs	4069d4 <ferror@plt+0x4a14>  // b.hs, b.nlast
  4069d0:	strb	w9, [x21, x10]
  4069d4:	ldrb	w9, [x8, x10]
  4069d8:	add	x20, x10, #0x1
  4069dc:	mov	x10, x20
  4069e0:	cbnz	w9, 4069c8 <ferror@plt+0x4a08>
  4069e4:	b	4069f4 <ferror@plt+0x4a34>
  4069e8:	mov	w27, w14
  4069ec:	mov	w26, w4
  4069f0:	mov	x20, xzr
  4069f4:	ldur	x23, [x29, #-88]
  4069f8:	mov	x0, x23
  4069fc:	bl	401b00 <strlen@plt>
  406a00:	stur	x0, [x29, #-32]
  406a04:	stur	x23, [x29, #-64]
  406a08:	mov	w9, #0x1                   	// #1
  406a0c:	mov	w16, w19
  406a10:	mov	w4, w26
  406a14:	mov	w14, w27
  406a18:	b	406a94 <ferror@plt+0x4ad4>
  406a1c:	mov	w8, #0x1                   	// #1
  406a20:	b	406a70 <ferror@plt+0x4ab0>
  406a24:	mov	w4, wzr
  406a28:	mov	x20, xzr
  406a2c:	mov	w16, wzr
  406a30:	mov	w9, w8
  406a34:	b	406a94 <ferror@plt+0x4ad4>
  406a38:	tbnz	w19, #0, 406a70 <ferror@plt+0x4ab0>
  406a3c:	mov	w9, w8
  406a40:	b	407388 <ferror@plt+0x53c8>
  406a44:	tbz	w19, #0, 407350 <ferror@plt+0x5390>
  406a48:	mov	w8, #0x1                   	// #1
  406a4c:	stur	x8, [x29, #-32]
  406a50:	adrp	x8, 40b000 <ferror@plt+0x9040>
  406a54:	add	x8, x8, #0x2f4
  406a58:	mov	x20, xzr
  406a5c:	mov	w4, #0x5                   	// #5
  406a60:	stur	x8, [x29, #-64]
  406a64:	mov	w9, #0x1                   	// #1
  406a68:	b	406a90 <ferror@plt+0x4ad0>
  406a6c:	tbz	w19, #0, 407384 <ferror@plt+0x53c4>
  406a70:	mov	w9, #0x1                   	// #1
  406a74:	stur	x9, [x29, #-32]
  406a78:	adrp	x9, 40b000 <ferror@plt+0x9040>
  406a7c:	add	x9, x9, #0x13a
  406a80:	mov	x20, xzr
  406a84:	mov	w4, #0x2                   	// #2
  406a88:	stur	x9, [x29, #-64]
  406a8c:	mov	w9, w8
  406a90:	mov	w16, #0x1                   	// #1
  406a94:	mov	w15, w9
  406a98:	ldp	x8, x9, [x29, #-40]
  406a9c:	eor	w17, w16, #0x1
  406aa0:	stur	w17, [x29, #-68]
  406aa4:	mov	x23, xzr
  406aa8:	cmp	x8, #0x0
  406aac:	cset	w8, eq  // eq = none
  406ab0:	cmp	x9, #0x0
  406ab4:	cset	w9, ne  // ne = any
  406ab8:	cmp	w4, #0x2
  406abc:	cset	w10, ne  // ne = any
  406ac0:	and	w13, w10, w15
  406ac4:	and	w12, w9, w16
  406ac8:	orr	w10, w10, w17
  406acc:	and	w17, w9, w13
  406ad0:	orr	w9, w13, w16
  406ad4:	eor	w9, w9, #0x1
  406ad8:	cset	w11, eq  // eq = none
  406adc:	orr	w8, w8, w9
  406ae0:	and	w12, w15, w12
  406ae4:	str	w10, [sp, #84]
  406ae8:	and	w10, w11, w16
  406aec:	stur	w8, [x29, #-24]
  406af0:	eor	w8, w15, #0x1
  406af4:	str	w12, [sp, #56]
  406af8:	str	w10, [sp, #76]
  406afc:	stur	w15, [x29, #-72]
  406b00:	str	w8, [sp, #60]
  406b04:	stp	w16, w4, [x29, #-48]
  406b08:	stur	w17, [x29, #-52]
  406b0c:	cmn	x28, #0x1
  406b10:	b.eq	406b20 <ferror@plt+0x4b60>  // b.none
  406b14:	cmp	x23, x28
  406b18:	b.ne	406b28 <ferror@plt+0x4b68>  // b.any
  406b1c:	b	4072e0 <ferror@plt+0x5320>
  406b20:	ldrb	w8, [x24, x23]
  406b24:	cbz	w8, 4072e8 <ferror@plt+0x5328>
  406b28:	cbz	w17, 406b68 <ferror@plt+0x4ba8>
  406b2c:	ldur	x8, [x29, #-32]
  406b30:	cmp	x8, #0x2
  406b34:	add	x19, x23, x8
  406b38:	b.cc	406b60 <ferror@plt+0x4ba0>  // b.lo, b.ul, b.last
  406b3c:	cmn	x28, #0x1
  406b40:	b.ne	406b60 <ferror@plt+0x4ba0>  // b.any
  406b44:	mov	x0, x24
  406b48:	mov	w26, w14
  406b4c:	bl	401b00 <strlen@plt>
  406b50:	ldp	w17, w16, [x29, #-52]
  406b54:	ldur	w4, [x29, #-44]
  406b58:	mov	w14, w26
  406b5c:	mov	x28, x0
  406b60:	cmp	x19, x28
  406b64:	b.ls	406b70 <ferror@plt+0x4bb0>  // b.plast
  406b68:	mov	w27, wzr
  406b6c:	b	406ba8 <ferror@plt+0x4be8>
  406b70:	ldur	x1, [x29, #-64]
  406b74:	ldur	x2, [x29, #-32]
  406b78:	add	x0, x24, x23
  406b7c:	mov	w19, w14
  406b80:	bl	401cf0 <bcmp@plt>
  406b84:	ldur	w9, [x29, #-68]
  406b88:	cmp	w0, #0x0
  406b8c:	cset	w8, ne  // ne = any
  406b90:	cset	w27, eq  // eq = none
  406b94:	orr	w8, w8, w9
  406b98:	tbz	w8, #0, 4073e0 <ferror@plt+0x5420>
  406b9c:	ldp	w16, w4, [x29, #-48]
  406ba0:	ldur	w17, [x29, #-52]
  406ba4:	mov	w14, w19
  406ba8:	ldrb	w19, [x24, x23]
  406bac:	cmp	w19, #0x7e
  406bb0:	b.hi	406dc8 <ferror@plt+0x4e08>  // b.pmore
  406bb4:	adrp	x13, 40b000 <ferror@plt+0x9040>
  406bb8:	add	x13, x13, #0x1a3
  406bbc:	adr	x12, 406be0 <ferror@plt+0x4c20>
  406bc0:	ldrb	w9, [x13, x19]
  406bc4:	add	x12, x12, x9, lsl #2
  406bc8:	mov	w10, wzr
  406bcc:	mov	w8, wzr
  406bd0:	mov	w26, #0x1                   	// #1
  406bd4:	mov	w11, #0x6e                  	// #110
  406bd8:	mov	w9, #0x61                  	// #97
  406bdc:	br	x12
  406be0:	ldur	w9, [x29, #-24]
  406be4:	tbnz	w9, #0, 406c04 <ferror@plt+0x4c44>
  406be8:	ldur	x10, [x29, #-40]
  406bec:	lsr	w9, w19, #5
  406bf0:	ldr	w9, [x10, w9, uxtw #2]
  406bf4:	lsr	w9, w9, w19
  406bf8:	tbz	w9, #0, 406c04 <ferror@plt+0x4c44>
  406bfc:	mov	w9, w19
  406c00:	b	406c0c <ferror@plt+0x4c4c>
  406c04:	mov	w9, w19
  406c08:	cbz	w27, 406e2c <ferror@plt+0x4e6c>
  406c0c:	tbnz	w16, #0, 4073b8 <ferror@plt+0x53f8>
  406c10:	cmp	w4, #0x2
  406c14:	cset	w8, ne  // ne = any
  406c18:	orr	w8, w8, w14
  406c1c:	tbnz	w8, #0, 406c60 <ferror@plt+0x4ca0>
  406c20:	cmp	x20, x22
  406c24:	b.cs	406c30 <ferror@plt+0x4c70>  // b.hs, b.nlast
  406c28:	mov	w8, #0x27                  	// #39
  406c2c:	strb	w8, [x21, x20]
  406c30:	add	x8, x20, #0x1
  406c34:	cmp	x8, x22
  406c38:	b.cs	406c44 <ferror@plt+0x4c84>  // b.hs, b.nlast
  406c3c:	mov	w10, #0x24                  	// #36
  406c40:	strb	w10, [x21, x8]
  406c44:	add	x8, x20, #0x2
  406c48:	cmp	x8, x22
  406c4c:	b.cs	406c58 <ferror@plt+0x4c98>  // b.hs, b.nlast
  406c50:	mov	w10, #0x27                  	// #39
  406c54:	strb	w10, [x21, x8]
  406c58:	add	x20, x20, #0x3
  406c5c:	mov	w14, #0x1                   	// #1
  406c60:	cmp	x20, x22
  406c64:	b.cs	406c70 <ferror@plt+0x4cb0>  // b.hs, b.nlast
  406c68:	mov	w8, #0x5c                  	// #92
  406c6c:	strb	w8, [x21, x20]
  406c70:	add	x20, x20, #0x1
  406c74:	b	406e64 <ferror@plt+0x4ea4>
  406c78:	cmp	x28, #0x1
  406c7c:	b.eq	406ca0 <ferror@plt+0x4ce0>  // b.none
  406c80:	cmn	x28, #0x1
  406c84:	b.ne	406ca4 <ferror@plt+0x4ce4>  // b.any
  406c88:	ldrb	w8, [x24, #1]
  406c8c:	cbz	w8, 406ca0 <ferror@plt+0x4ce0>
  406c90:	mov	w8, wzr
  406c94:	mov	w26, wzr
  406c98:	mov	x28, #0xffffffffffffffff    	// #-1
  406c9c:	b	406be0 <ferror@plt+0x4c20>
  406ca0:	cbz	x23, 406cb0 <ferror@plt+0x4cf0>
  406ca4:	mov	w8, wzr
  406ca8:	mov	w26, wzr
  406cac:	b	406be0 <ferror@plt+0x4c20>
  406cb0:	mov	w10, #0x1                   	// #1
  406cb4:	cmp	w4, #0x2
  406cb8:	b.ne	406cc0 <ferror@plt+0x4d00>  // b.any
  406cbc:	tbnz	w16, #0, 4073b8 <ferror@plt+0x53f8>
  406cc0:	mov	w8, wzr
  406cc4:	mov	w26, w10
  406cc8:	b	406be0 <ferror@plt+0x4c20>
  406ccc:	cmp	w4, #0x2
  406cd0:	b.ne	406e14 <ferror@plt+0x4e54>  // b.any
  406cd4:	tbz	w16, #0, 406e20 <ferror@plt+0x4e60>
  406cd8:	b	4073b8 <ferror@plt+0x53f8>
  406cdc:	mov	w9, #0x66                  	// #102
  406ce0:	b	406e80 <ferror@plt+0x4ec0>
  406ce4:	mov	w11, #0x74                  	// #116
  406ce8:	b	406cf8 <ferror@plt+0x4d38>
  406cec:	mov	w9, #0x62                  	// #98
  406cf0:	b	406e80 <ferror@plt+0x4ec0>
  406cf4:	mov	w11, #0x72                  	// #114
  406cf8:	ldr	w8, [sp, #84]
  406cfc:	mov	w9, w11
  406d00:	tbnz	w8, #0, 406e80 <ferror@plt+0x4ec0>
  406d04:	b	4073b8 <ferror@plt+0x53f8>
  406d08:	ldur	w8, [x29, #-72]
  406d0c:	tbz	w8, #0, 406e94 <ferror@plt+0x4ed4>
  406d10:	cmp	w4, #0x2
  406d14:	tbnz	w16, #0, 4074c8 <ferror@plt+0x5508>
  406d18:	cset	w8, ne  // ne = any
  406d1c:	orr	w8, w8, w14
  406d20:	tbz	w8, #0, 4071c8 <ferror@plt+0x5208>
  406d24:	mov	x8, x20
  406d28:	b	407208 <ferror@plt+0x5248>
  406d2c:	cmp	w4, #0x5
  406d30:	b.eq	406fb8 <ferror@plt+0x4ff8>  // b.none
  406d34:	cmp	w4, #0x2
  406d38:	b.ne	407068 <ferror@plt+0x50a8>  // b.any
  406d3c:	tbz	w16, #0, 407068 <ferror@plt+0x50a8>
  406d40:	b	4073b8 <ferror@plt+0x53f8>
  406d44:	mov	w9, #0x76                  	// #118
  406d48:	b	406e80 <ferror@plt+0x4ec0>
  406d4c:	cmp	w4, #0x2
  406d50:	b.ne	406ea4 <ferror@plt+0x4ee4>  // b.any
  406d54:	tbnz	w16, #0, 4073b8 <ferror@plt+0x53f8>
  406d58:	ldr	x10, [sp, #64]
  406d5c:	cmp	x22, #0x0
  406d60:	cset	w8, eq  // eq = none
  406d64:	cmp	x10, #0x0
  406d68:	cset	w9, ne  // ne = any
  406d6c:	orr	w8, w9, w8
  406d70:	cmp	w8, #0x0
  406d74:	csel	x10, x10, x22, ne  // ne = any
  406d78:	csel	x22, x22, xzr, ne  // ne = any
  406d7c:	cmp	x20, x22
  406d80:	str	x10, [sp, #64]
  406d84:	b.cs	406d90 <ferror@plt+0x4dd0>  // b.hs, b.nlast
  406d88:	mov	w8, #0x27                  	// #39
  406d8c:	strb	w8, [x21, x20]
  406d90:	add	x8, x20, #0x1
  406d94:	cmp	x8, x22
  406d98:	b.cs	406da4 <ferror@plt+0x4de4>  // b.hs, b.nlast
  406d9c:	mov	w9, #0x5c                  	// #92
  406da0:	strb	w9, [x21, x8]
  406da4:	add	x8, x20, #0x2
  406da8:	cmp	x8, x22
  406dac:	b.cs	406db8 <ferror@plt+0x4df8>  // b.hs, b.nlast
  406db0:	mov	w9, #0x27                  	// #39
  406db4:	strb	w9, [x21, x8]
  406db8:	mov	w14, wzr
  406dbc:	mov	w8, wzr
  406dc0:	add	x20, x20, #0x3
  406dc4:	b	406ea8 <ferror@plt+0x4ee8>
  406dc8:	ldr	x8, [sp, #48]
  406dcc:	str	w14, [sp, #28]
  406dd0:	cmp	x8, #0x1
  406dd4:	b.ne	406ebc <ferror@plt+0x4efc>  // b.any
  406dd8:	bl	401e00 <__ctype_b_loc@plt>
  406ddc:	ldr	x8, [x0]
  406de0:	mov	w11, #0x1                   	// #1
  406de4:	ldrh	w8, [x8, x19, lsl #1]
  406de8:	ubfx	w26, w8, #14, #1
  406dec:	ldr	w8, [sp, #60]
  406df0:	ldp	w16, w4, [x29, #-48]
  406df4:	ldr	w14, [sp, #28]
  406df8:	ldur	w17, [x29, #-52]
  406dfc:	cmp	x11, #0x1
  406e00:	orr	w8, w26, w8
  406e04:	b.hi	407078 <ferror@plt+0x50b8>  // b.pmore
  406e08:	tbz	w8, #0, 407078 <ferror@plt+0x50b8>
  406e0c:	mov	w8, wzr
  406e10:	b	406be0 <ferror@plt+0x4c20>
  406e14:	ldr	w8, [sp, #56]
  406e18:	mov	w9, #0x5c                  	// #92
  406e1c:	tbz	w8, #0, 406e80 <ferror@plt+0x4ec0>
  406e20:	mov	w8, wzr
  406e24:	mov	w26, wzr
  406e28:	mov	w19, #0x5c                  	// #92
  406e2c:	tbnz	w8, #0, 406e60 <ferror@plt+0x4ea0>
  406e30:	tbz	w14, #0, 406e60 <ferror@plt+0x4ea0>
  406e34:	cmp	x20, x22
  406e38:	b.cs	406e44 <ferror@plt+0x4e84>  // b.hs, b.nlast
  406e3c:	mov	w8, #0x27                  	// #39
  406e40:	strb	w8, [x21, x20]
  406e44:	add	x8, x20, #0x1
  406e48:	cmp	x8, x22
  406e4c:	b.cs	406e58 <ferror@plt+0x4e98>  // b.hs, b.nlast
  406e50:	mov	w9, #0x27                  	// #39
  406e54:	strb	w9, [x21, x8]
  406e58:	mov	w14, wzr
  406e5c:	add	x20, x20, #0x2
  406e60:	mov	w9, w19
  406e64:	cmp	x20, x22
  406e68:	b.cs	406e70 <ferror@plt+0x4eb0>  // b.hs, b.nlast
  406e6c:	strb	w9, [x21, x20]
  406e70:	add	x20, x20, #0x1
  406e74:	and	w25, w25, w26
  406e78:	add	x23, x23, #0x1
  406e7c:	b	406b0c <ferror@plt+0x4b4c>
  406e80:	ldur	w10, [x29, #-72]
  406e84:	mov	w8, wzr
  406e88:	mov	w26, wzr
  406e8c:	tbz	w10, #0, 406be0 <ferror@plt+0x4c20>
  406e90:	b	406c0c <ferror@plt+0x4c4c>
  406e94:	ldr	w8, [sp, #80]
  406e98:	tbnz	w8, #0, 406e78 <ferror@plt+0x4eb8>
  406e9c:	mov	w19, wzr
  406ea0:	b	406ca4 <ferror@plt+0x4ce4>
  406ea4:	mov	w8, wzr
  406ea8:	mov	w9, #0x1                   	// #1
  406eac:	mov	w19, #0x27                  	// #39
  406eb0:	str	w9, [sp, #72]
  406eb4:	mov	w26, #0x1                   	// #1
  406eb8:	b	406be0 <ferror@plt+0x4c20>
  406ebc:	cmn	x28, #0x1
  406ec0:	stur	xzr, [x29, #-16]
  406ec4:	b.ne	406ed4 <ferror@plt+0x4f14>  // b.any
  406ec8:	mov	x0, x24
  406ecc:	bl	401b00 <strlen@plt>
  406ed0:	mov	x28, x0
  406ed4:	ldr	x8, [sp, #96]
  406ed8:	mov	x11, xzr
  406edc:	mov	w26, #0x1                   	// #1
  406ee0:	str	x21, [sp, #32]
  406ee4:	add	x8, x8, x23
  406ee8:	str	x8, [sp, #16]
  406eec:	add	x21, x11, x23
  406ef0:	add	x1, x24, x21
  406ef4:	sub	x2, x28, x21
  406ef8:	sub	x0, x29, #0x14
  406efc:	sub	x3, x29, #0x10
  406f00:	str	x11, [sp, #40]
  406f04:	bl	408c8c <ferror@plt+0x6ccc>
  406f08:	cbz	x0, 4072c0 <ferror@plt+0x5300>
  406f0c:	mov	x24, x0
  406f10:	cmn	x0, #0x1
  406f14:	b.eq	4072bc <ferror@plt+0x52fc>  // b.none
  406f18:	cmn	x24, #0x2
  406f1c:	b.eq	407280 <ferror@plt+0x52c0>  // b.none
  406f20:	ldr	w9, [sp, #76]
  406f24:	ldr	x21, [sp, #32]
  406f28:	cmp	x24, #0x2
  406f2c:	cset	w8, cc  // cc = lo, ul, last
  406f30:	eor	w9, w9, #0x1
  406f34:	mov	x12, #0x2b                  	// #43
  406f38:	orr	w8, w9, w8
  406f3c:	mov	w11, #0x1                   	// #1
  406f40:	movk	x12, #0x2, lsl #32
  406f44:	tbnz	w8, #0, 406f80 <ferror@plt+0x4fc0>
  406f48:	ldr	x9, [sp, #40]
  406f4c:	ldr	x10, [sp, #16]
  406f50:	sub	x8, x24, #0x1
  406f54:	add	x9, x10, x9
  406f58:	ldrb	w10, [x9]
  406f5c:	sub	w10, w10, #0x5b
  406f60:	cmp	w10, #0x21
  406f64:	b.hi	406f74 <ferror@plt+0x4fb4>  // b.pmore
  406f68:	lsl	x10, x11, x10
  406f6c:	tst	x10, x12
  406f70:	b.ne	4073ec <ferror@plt+0x542c>  // b.any
  406f74:	subs	x8, x8, #0x1
  406f78:	add	x9, x9, #0x1
  406f7c:	b.ne	406f58 <ferror@plt+0x4f98>  // b.any
  406f80:	ldur	w0, [x29, #-20]
  406f84:	bl	401f40 <iswprint@plt>
  406f88:	ldr	x21, [sp, #40]
  406f8c:	cmp	w0, #0x0
  406f90:	cset	w8, ne  // ne = any
  406f94:	sub	x0, x29, #0x10
  406f98:	and	w26, w26, w8
  406f9c:	add	x21, x24, x21
  406fa0:	bl	401db0 <mbsinit@plt>
  406fa4:	mov	x11, x21
  406fa8:	ldr	x21, [sp, #32]
  406fac:	ldur	x24, [x29, #-80]
  406fb0:	cbz	w0, 406eec <ferror@plt+0x4f2c>
  406fb4:	b	406dec <ferror@plt+0x4e2c>
  406fb8:	ldr	w8, [sp, #80]
  406fbc:	tbz	w8, #2, 407068 <ferror@plt+0x50a8>
  406fc0:	add	x9, x23, #0x2
  406fc4:	cmp	x9, x28
  406fc8:	b.cs	407068 <ferror@plt+0x50a8>  // b.hs, b.nlast
  406fcc:	add	x8, x23, x24
  406fd0:	ldrb	w8, [x8, #1]
  406fd4:	cmp	w8, #0x3f
  406fd8:	b.ne	407068 <ferror@plt+0x50a8>  // b.any
  406fdc:	ldrb	w19, [x24, x9]
  406fe0:	mov	w8, wzr
  406fe4:	cmp	w19, #0x3e
  406fe8:	b.hi	4072d4 <ferror@plt+0x5314>  // b.pmore
  406fec:	mov	w10, #0x1                   	// #1
  406ff0:	mov	x11, #0xa38200000000        	// #179778741075968
  406ff4:	lsl	x10, x10, x19
  406ff8:	movk	x11, #0x7000, lsl #48
  406ffc:	tst	x10, x11
  407000:	b.eq	4072d4 <ferror@plt+0x5314>  // b.none
  407004:	tbnz	w16, #0, 4073b8 <ferror@plt+0x53f8>
  407008:	cmp	x20, x22
  40700c:	b.cs	407018 <ferror@plt+0x5058>  // b.hs, b.nlast
  407010:	mov	w8, #0x3f                  	// #63
  407014:	strb	w8, [x21, x20]
  407018:	add	x8, x20, #0x1
  40701c:	cmp	x8, x22
  407020:	b.cs	40702c <ferror@plt+0x506c>  // b.hs, b.nlast
  407024:	mov	w10, #0x22                  	// #34
  407028:	strb	w10, [x21, x8]
  40702c:	add	x8, x20, #0x2
  407030:	cmp	x8, x22
  407034:	b.cs	407040 <ferror@plt+0x5080>  // b.hs, b.nlast
  407038:	mov	w10, #0x22                  	// #34
  40703c:	strb	w10, [x21, x8]
  407040:	add	x8, x20, #0x3
  407044:	cmp	x8, x22
  407048:	b.cs	407054 <ferror@plt+0x5094>  // b.hs, b.nlast
  40704c:	mov	w10, #0x3f                  	// #63
  407050:	strb	w10, [x21, x8]
  407054:	mov	w8, wzr
  407058:	mov	w26, wzr
  40705c:	add	x20, x20, #0x4
  407060:	mov	x23, x9
  407064:	b	406be0 <ferror@plt+0x4c20>
  407068:	mov	w8, wzr
  40706c:	mov	w26, wzr
  407070:	mov	w19, #0x3f                  	// #63
  407074:	b	406be0 <ferror@plt+0x4c20>
  407078:	mov	w10, wzr
  40707c:	add	x9, x11, x23
  407080:	tbz	w8, #0, 4070e0 <ferror@plt+0x5120>
  407084:	b	40718c <ferror@plt+0x51cc>
  407088:	and	w12, w10, #0x1
  40708c:	orn	w12, w12, w14
  407090:	tbnz	w12, #0, 4070c0 <ferror@plt+0x5100>
  407094:	cmp	x20, x22
  407098:	b.cs	4070a4 <ferror@plt+0x50e4>  // b.hs, b.nlast
  40709c:	mov	w12, #0x27                  	// #39
  4070a0:	strb	w12, [x21, x20]
  4070a4:	add	x12, x20, #0x1
  4070a8:	cmp	x12, x22
  4070ac:	b.cs	4070b8 <ferror@plt+0x50f8>  // b.hs, b.nlast
  4070b0:	mov	w13, #0x27                  	// #39
  4070b4:	strb	w13, [x21, x12]
  4070b8:	mov	w14, wzr
  4070bc:	add	x20, x20, #0x2
  4070c0:	cmp	x20, x22
  4070c4:	b.cs	4070cc <ferror@plt+0x510c>  // b.hs, b.nlast
  4070c8:	strb	w19, [x21, x20]
  4070cc:	ldr	x12, [sp, #96]
  4070d0:	add	x20, x20, #0x1
  4070d4:	ldrb	w19, [x12, x23]
  4070d8:	mov	x23, x11
  4070dc:	tbnz	w8, #0, 40718c <ferror@plt+0x51cc>
  4070e0:	tbnz	w16, #0, 4073b8 <ferror@plt+0x53f8>
  4070e4:	cmp	w4, #0x2
  4070e8:	cset	w10, ne  // ne = any
  4070ec:	orr	w10, w10, w14
  4070f0:	tbnz	w10, #0, 407134 <ferror@plt+0x5174>
  4070f4:	cmp	x20, x22
  4070f8:	b.cs	407104 <ferror@plt+0x5144>  // b.hs, b.nlast
  4070fc:	mov	w10, #0x27                  	// #39
  407100:	strb	w10, [x21, x20]
  407104:	add	x10, x20, #0x1
  407108:	cmp	x10, x22
  40710c:	b.cs	407118 <ferror@plt+0x5158>  // b.hs, b.nlast
  407110:	mov	w11, #0x24                  	// #36
  407114:	strb	w11, [x21, x10]
  407118:	add	x10, x20, #0x2
  40711c:	cmp	x10, x22
  407120:	b.cs	40712c <ferror@plt+0x516c>  // b.hs, b.nlast
  407124:	mov	w11, #0x27                  	// #39
  407128:	strb	w11, [x21, x10]
  40712c:	add	x20, x20, #0x3
  407130:	mov	w14, #0x1                   	// #1
  407134:	cmp	x20, x22
  407138:	b.cs	407144 <ferror@plt+0x5184>  // b.hs, b.nlast
  40713c:	mov	w10, #0x5c                  	// #92
  407140:	strb	w10, [x21, x20]
  407144:	add	x10, x20, #0x1
  407148:	cmp	x10, x22
  40714c:	b.cs	40715c <ferror@plt+0x519c>  // b.hs, b.nlast
  407150:	mov	w11, #0x30                  	// #48
  407154:	bfxil	w11, w19, #6, #2
  407158:	strb	w11, [x21, x10]
  40715c:	add	x10, x20, #0x2
  407160:	cmp	x10, x22
  407164:	b.cs	407174 <ferror@plt+0x51b4>  // b.hs, b.nlast
  407168:	mov	w11, #0x30                  	// #48
  40716c:	bfxil	w11, w19, #3, #3
  407170:	strb	w11, [x21, x10]
  407174:	mov	w11, #0x30                  	// #48
  407178:	bfxil	w11, w19, #0, #3
  40717c:	add	x20, x20, #0x3
  407180:	mov	w10, #0x1                   	// #1
  407184:	mov	w19, w11
  407188:	b	4071b0 <ferror@plt+0x51f0>
  40718c:	tbz	w27, #0, 4071ac <ferror@plt+0x51ec>
  407190:	cmp	x20, x22
  407194:	b.cs	4071a0 <ferror@plt+0x51e0>  // b.hs, b.nlast
  407198:	mov	w11, #0x5c                  	// #92
  40719c:	strb	w11, [x21, x20]
  4071a0:	mov	w27, wzr
  4071a4:	add	x20, x20, #0x1
  4071a8:	b	4071b0 <ferror@plt+0x51f0>
  4071ac:	mov	w27, wzr
  4071b0:	add	x11, x23, #0x1
  4071b4:	cmp	x9, x11
  4071b8:	b.hi	407088 <ferror@plt+0x50c8>  // b.pmore
  4071bc:	and	w8, w10, #0x1
  4071c0:	tbz	w8, #0, 406e30 <ferror@plt+0x4e70>
  4071c4:	b	406e60 <ferror@plt+0x4ea0>
  4071c8:	cmp	x20, x22
  4071cc:	b.cs	4071d8 <ferror@plt+0x5218>  // b.hs, b.nlast
  4071d0:	mov	w8, #0x27                  	// #39
  4071d4:	strb	w8, [x21, x20]
  4071d8:	add	x8, x20, #0x1
  4071dc:	cmp	x8, x22
  4071e0:	b.cs	4071ec <ferror@plt+0x522c>  // b.hs, b.nlast
  4071e4:	mov	w9, #0x24                  	// #36
  4071e8:	strb	w9, [x21, x8]
  4071ec:	add	x8, x20, #0x2
  4071f0:	cmp	x8, x22
  4071f4:	b.cs	407200 <ferror@plt+0x5240>  // b.hs, b.nlast
  4071f8:	mov	w9, #0x27                  	// #39
  4071fc:	strb	w9, [x21, x8]
  407200:	add	x8, x20, #0x3
  407204:	mov	w14, #0x1                   	// #1
  407208:	cmp	x8, x22
  40720c:	b.cs	407218 <ferror@plt+0x5258>  // b.hs, b.nlast
  407210:	mov	w9, #0x5c                  	// #92
  407214:	strb	w9, [x21, x8]
  407218:	cmp	w4, #0x2
  40721c:	add	x20, x8, #0x1
  407220:	b.eq	407270 <ferror@plt+0x52b0>  // b.none
  407224:	add	x9, x23, #0x1
  407228:	cmp	x9, x28
  40722c:	b.cs	407270 <ferror@plt+0x52b0>  // b.hs, b.nlast
  407230:	ldrb	w9, [x24, x9]
  407234:	sub	w9, w9, #0x30
  407238:	cmp	w9, #0x9
  40723c:	b.hi	407270 <ferror@plt+0x52b0>  // b.pmore
  407240:	cmp	x20, x22
  407244:	b.cs	407250 <ferror@plt+0x5290>  // b.hs, b.nlast
  407248:	mov	w9, #0x30                  	// #48
  40724c:	strb	w9, [x21, x20]
  407250:	add	x9, x8, #0x2
  407254:	cmp	x9, x22
  407258:	b.cs	407264 <ferror@plt+0x52a4>  // b.hs, b.nlast
  40725c:	mov	w10, #0x30                  	// #48
  407260:	strb	w10, [x21, x9]
  407264:	mov	w26, wzr
  407268:	add	x20, x8, #0x3
  40726c:	b	407274 <ferror@plt+0x52b4>
  407270:	mov	w26, wzr
  407274:	mov	w8, #0x1                   	// #1
  407278:	mov	w19, #0x30                  	// #48
  40727c:	b	406be0 <ferror@plt+0x4c20>
  407280:	cmp	x28, x21
  407284:	b.ls	4072bc <ferror@plt+0x52fc>  // b.plast
  407288:	ldur	x24, [x29, #-80]
  40728c:	ldp	x21, x11, [sp, #32]
  407290:	sub	x8, x28, x23
  407294:	add	x9, x24, x23
  407298:	ldrb	w10, [x9, x11]
  40729c:	cbz	w10, 4072cc <ferror@plt+0x530c>
  4072a0:	add	x11, x11, #0x1
  4072a4:	add	x10, x23, x11
  4072a8:	cmp	x10, x28
  4072ac:	b.cc	407298 <ferror@plt+0x52d8>  // b.lo, b.ul, b.last
  4072b0:	mov	w26, wzr
  4072b4:	mov	x11, x8
  4072b8:	b	406dec <ferror@plt+0x4e2c>
  4072bc:	mov	w26, wzr
  4072c0:	ldp	x21, x11, [sp, #32]
  4072c4:	ldur	x24, [x29, #-80]
  4072c8:	b	406dec <ferror@plt+0x4e2c>
  4072cc:	mov	w26, wzr
  4072d0:	b	406dec <ferror@plt+0x4e2c>
  4072d4:	mov	w19, #0x3f                  	// #63
  4072d8:	mov	w26, w8
  4072dc:	b	406be0 <ferror@plt+0x4c20>
  4072e0:	mov	x28, x23
  4072e4:	b	4072ec <ferror@plt+0x532c>
  4072e8:	mov	x28, #0xffffffffffffffff    	// #-1
  4072ec:	cmp	w4, #0x2
  4072f0:	ldur	w10, [x29, #-72]
  4072f4:	cset	w8, eq  // eq = none
  4072f8:	cmp	x20, #0x0
  4072fc:	cset	w9, eq  // eq = none
  407300:	and	w8, w8, w9
  407304:	and	w8, w16, w8
  407308:	tbnz	w8, #0, 4073bc <ferror@plt+0x53fc>
  40730c:	cmp	w4, #0x2
  407310:	cset	w8, ne  // ne = any
  407314:	orr	w8, w16, w8
  407318:	tbnz	w8, #0, 407488 <ferror@plt+0x54c8>
  40731c:	ldr	w8, [sp, #72]
  407320:	eor	w8, w8, #0x1
  407324:	tbnz	w8, #0, 407488 <ferror@plt+0x54c8>
  407328:	tbnz	w25, #0, 407458 <ferror@plt+0x5498>
  40732c:	ldr	x24, [sp, #64]
  407330:	mov	w19, wzr
  407334:	cbz	x24, 407484 <ferror@plt+0x54c4>
  407338:	mov	w4, #0x2                   	// #2
  40733c:	mov	w8, w10
  407340:	mov	w25, w19
  407344:	mov	w16, w19
  407348:	cbz	x22, 406938 <ferror@plt+0x4978>
  40734c:	b	407488 <ferror@plt+0x54c8>
  407350:	mov	w16, wzr
  407354:	cbz	x22, 407360 <ferror@plt+0x53a0>
  407358:	mov	w8, #0x22                  	// #34
  40735c:	strb	w8, [x21]
  407360:	adrp	x8, 40b000 <ferror@plt+0x9040>
  407364:	add	x8, x8, #0x2f4
  407368:	stur	x8, [x29, #-64]
  40736c:	mov	w8, #0x1                   	// #1
  407370:	mov	w20, #0x1                   	// #1
  407374:	mov	w4, #0x5                   	// #5
  407378:	stur	x8, [x29, #-32]
  40737c:	mov	w9, #0x1                   	// #1
  407380:	b	406a94 <ferror@plt+0x4ad4>
  407384:	mov	w9, #0x1                   	// #1
  407388:	mov	w16, wzr
  40738c:	cbz	x22, 407398 <ferror@plt+0x53d8>
  407390:	mov	w8, #0x27                  	// #39
  407394:	strb	w8, [x21]
  407398:	adrp	x8, 40b000 <ferror@plt+0x9040>
  40739c:	add	x8, x8, #0x13a
  4073a0:	stur	x8, [x29, #-64]
  4073a4:	mov	w8, #0x1                   	// #1
  4073a8:	mov	w4, #0x2                   	// #2
  4073ac:	mov	w20, #0x1                   	// #1
  4073b0:	stur	x8, [x29, #-32]
  4073b4:	b	406a94 <ferror@plt+0x4ad4>
  4073b8:	ldur	w10, [x29, #-72]
  4073bc:	tst	w10, #0x1
  4073c0:	mov	w8, #0x2                   	// #2
  4073c4:	mov	w9, #0x4                   	// #4
  4073c8:	csel	w8, w9, w8, ne  // ne = any
  4073cc:	cmp	w4, #0x2
  4073d0:	b.ne	4073d8 <ferror@plt+0x5418>  // b.any
  4073d4:	mov	w4, w8
  4073d8:	ldr	x7, [sp, #88]
  4073dc:	b	407408 <ferror@plt+0x5448>
  4073e0:	ldr	x7, [sp, #88]
  4073e4:	ldur	w4, [x29, #-44]
  4073e8:	b	407408 <ferror@plt+0x5448>
  4073ec:	ldur	w8, [x29, #-72]
  4073f0:	ldr	x7, [sp, #88]
  4073f4:	ldur	x24, [x29, #-80]
  4073f8:	mov	w9, #0x4                   	// #4
  4073fc:	tst	w8, #0x1
  407400:	mov	w8, #0x2                   	// #2
  407404:	csel	w4, w9, w8, ne  // ne = any
  407408:	ldr	w8, [sp, #80]
  40740c:	mov	x0, x21
  407410:	mov	x1, x22
  407414:	mov	x2, x24
  407418:	and	w5, w8, #0xfffffffd
  40741c:	ldur	x8, [x29, #-88]
  407420:	mov	x3, x28
  407424:	mov	x6, xzr
  407428:	str	x8, [sp]
  40742c:	bl	4068b4 <ferror@plt+0x48f4>
  407430:	mov	x20, x0
  407434:	mov	x0, x20
  407438:	ldp	x20, x19, [sp, #272]
  40743c:	ldp	x22, x21, [sp, #256]
  407440:	ldp	x24, x23, [sp, #240]
  407444:	ldp	x26, x25, [sp, #224]
  407448:	ldp	x28, x27, [sp, #208]
  40744c:	ldp	x29, x30, [sp, #192]
  407450:	add	sp, sp, #0x120
  407454:	ret
  407458:	ldur	x8, [x29, #-88]
  40745c:	ldr	x1, [sp, #64]
  407460:	ldur	x2, [x29, #-80]
  407464:	ldr	w5, [sp, #80]
  407468:	ldur	x6, [x29, #-40]
  40746c:	ldr	x7, [sp, #88]
  407470:	mov	w4, #0x5                   	// #5
  407474:	str	x8, [sp]
  407478:	mov	x0, x21
  40747c:	mov	x3, x28
  407480:	b	40742c <ferror@plt+0x546c>
  407484:	mov	w16, w19
  407488:	ldur	x8, [x29, #-64]
  40748c:	cbz	x8, 4074b8 <ferror@plt+0x54f8>
  407490:	tbnz	w16, #0, 4074b8 <ferror@plt+0x54f8>
  407494:	ldrb	w9, [x8]
  407498:	cbz	w9, 4074b8 <ferror@plt+0x54f8>
  40749c:	add	x8, x8, #0x1
  4074a0:	cmp	x20, x22
  4074a4:	b.cs	4074ac <ferror@plt+0x54ec>  // b.hs, b.nlast
  4074a8:	strb	w9, [x21, x20]
  4074ac:	ldrb	w9, [x8], #1
  4074b0:	add	x20, x20, #0x1
  4074b4:	cbnz	w9, 4074a0 <ferror@plt+0x54e0>
  4074b8:	cmp	x20, x22
  4074bc:	b.cs	407434 <ferror@plt+0x5474>  // b.hs, b.nlast
  4074c0:	strb	wzr, [x21, x20]
  4074c4:	b	407434 <ferror@plt+0x5474>
  4074c8:	b.ne	4073d8 <ferror@plt+0x5418>  // b.any
  4074cc:	mov	w4, #0x4                   	// #4
  4074d0:	b	4073d8 <ferror@plt+0x5418>
  4074d4:	bl	401da0 <abort@plt>
  4074d8:	mov	x3, x2
  4074dc:	mov	x2, xzr
  4074e0:	b	4074e4 <ferror@plt+0x5524>
  4074e4:	sub	sp, sp, #0x70
  4074e8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4074ec:	add	x8, x8, #0x4c8
  4074f0:	cmp	x3, #0x0
  4074f4:	stp	x29, x30, [sp, #16]
  4074f8:	stp	x28, x27, [sp, #32]
  4074fc:	stp	x26, x25, [sp, #48]
  407500:	stp	x24, x23, [sp, #64]
  407504:	stp	x22, x21, [sp, #80]
  407508:	stp	x20, x19, [sp, #96]
  40750c:	add	x29, sp, #0x10
  407510:	mov	x19, x2
  407514:	mov	x22, x1
  407518:	mov	x23, x0
  40751c:	csel	x21, x8, x3, eq  // eq = none
  407520:	bl	401f70 <__errno_location@plt>
  407524:	ldp	w4, w8, [x21]
  407528:	cmp	x19, #0x0
  40752c:	ldp	x7, x9, [x21, #40]
  407530:	ldr	w28, [x0]
  407534:	cset	w10, eq  // eq = none
  407538:	orr	w25, w8, w10
  40753c:	add	x26, x21, #0x8
  407540:	mov	x24, x0
  407544:	mov	x0, xzr
  407548:	mov	x1, xzr
  40754c:	mov	x2, x23
  407550:	mov	x3, x22
  407554:	mov	w5, w25
  407558:	mov	x6, x26
  40755c:	str	x9, [sp]
  407560:	bl	4068b4 <ferror@plt+0x48f4>
  407564:	add	x27, x0, #0x1
  407568:	mov	x20, x0
  40756c:	mov	x0, x27
  407570:	bl	4082a4 <ferror@plt+0x62e4>
  407574:	ldr	w4, [x21]
  407578:	ldp	x7, x8, [x21, #40]
  40757c:	mov	x1, x27
  407580:	mov	x2, x23
  407584:	mov	x3, x22
  407588:	mov	w5, w25
  40758c:	mov	x6, x26
  407590:	mov	x21, x0
  407594:	str	x8, [sp]
  407598:	bl	4068b4 <ferror@plt+0x48f4>
  40759c:	str	w28, [x24]
  4075a0:	cbz	x19, 4075a8 <ferror@plt+0x55e8>
  4075a4:	str	x20, [x19]
  4075a8:	mov	x0, x21
  4075ac:	ldp	x20, x19, [sp, #96]
  4075b0:	ldp	x22, x21, [sp, #80]
  4075b4:	ldp	x24, x23, [sp, #64]
  4075b8:	ldp	x26, x25, [sp, #48]
  4075bc:	ldp	x28, x27, [sp, #32]
  4075c0:	ldp	x29, x30, [sp, #16]
  4075c4:	add	sp, sp, #0x70
  4075c8:	ret
  4075cc:	stp	x29, x30, [sp, #-64]!
  4075d0:	stp	x20, x19, [sp, #48]
  4075d4:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  4075d8:	stp	x22, x21, [sp, #32]
  4075dc:	ldr	w8, [x20, #696]
  4075e0:	adrp	x21, 41c000 <ferror@plt+0x1a040>
  4075e4:	ldr	x19, [x21, #688]
  4075e8:	str	x23, [sp, #16]
  4075ec:	cmp	w8, #0x2
  4075f0:	mov	x29, sp
  4075f4:	b.lt	407618 <ferror@plt+0x5658>  // b.tstop
  4075f8:	add	x22, x19, #0x18
  4075fc:	mov	w23, #0x1                   	// #1
  407600:	ldr	x0, [x22], #16
  407604:	bl	401e30 <free@plt>
  407608:	ldrsw	x8, [x20, #696]
  40760c:	add	x23, x23, #0x1
  407610:	cmp	x23, x8
  407614:	b.lt	407600 <ferror@plt+0x5640>  // b.tstop
  407618:	ldr	x0, [x19, #8]
  40761c:	adrp	x23, 41c000 <ferror@plt+0x1a040>
  407620:	add	x23, x23, #0x500
  407624:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  407628:	cmp	x0, x23
  40762c:	add	x22, x22, #0x2c0
  407630:	b.eq	407640 <ferror@plt+0x5680>  // b.none
  407634:	bl	401e30 <free@plt>
  407638:	mov	w8, #0x100                 	// #256
  40763c:	stp	x8, x23, [x22]
  407640:	cmp	x19, x22
  407644:	b.eq	407654 <ferror@plt+0x5694>  // b.none
  407648:	mov	x0, x19
  40764c:	bl	401e30 <free@plt>
  407650:	str	x22, [x21, #688]
  407654:	mov	w8, #0x1                   	// #1
  407658:	str	w8, [x20, #696]
  40765c:	ldp	x20, x19, [sp, #48]
  407660:	ldp	x22, x21, [sp, #32]
  407664:	ldr	x23, [sp, #16]
  407668:	ldp	x29, x30, [sp], #64
  40766c:	ret
  407670:	adrp	x3, 41c000 <ferror@plt+0x1a040>
  407674:	add	x3, x3, #0x4c8
  407678:	mov	x2, #0xffffffffffffffff    	// #-1
  40767c:	b	407680 <ferror@plt+0x56c0>
  407680:	sub	sp, sp, #0x80
  407684:	stp	x29, x30, [sp, #32]
  407688:	add	x29, sp, #0x20
  40768c:	stp	x28, x27, [sp, #48]
  407690:	stp	x26, x25, [sp, #64]
  407694:	stp	x24, x23, [sp, #80]
  407698:	stp	x22, x21, [sp, #96]
  40769c:	stp	x20, x19, [sp, #112]
  4076a0:	mov	x22, x3
  4076a4:	stur	x2, [x29, #-8]
  4076a8:	mov	x21, x1
  4076ac:	mov	w23, w0
  4076b0:	bl	401f70 <__errno_location@plt>
  4076b4:	tbnz	w23, #31, 407804 <ferror@plt+0x5844>
  4076b8:	adrp	x25, 41c000 <ferror@plt+0x1a040>
  4076bc:	ldr	w8, [x25, #696]
  4076c0:	adrp	x28, 41c000 <ferror@plt+0x1a040>
  4076c4:	ldr	w20, [x0]
  4076c8:	ldr	x27, [x28, #688]
  4076cc:	mov	x19, x0
  4076d0:	cmp	w8, w23
  4076d4:	b.gt	407740 <ferror@plt+0x5780>
  4076d8:	mov	w8, #0x7fffffff            	// #2147483647
  4076dc:	cmp	w23, w8
  4076e0:	stur	w20, [x29, #-12]
  4076e4:	b.eq	407808 <ferror@plt+0x5848>  // b.none
  4076e8:	adrp	x20, 41c000 <ferror@plt+0x1a040>
  4076ec:	add	x20, x20, #0x2c0
  4076f0:	add	w26, w23, #0x1
  4076f4:	cmp	x27, x20
  4076f8:	csel	x0, xzr, x27, eq  // eq = none
  4076fc:	sbfiz	x1, x26, #4, #32
  407700:	bl	4082f4 <ferror@plt+0x6334>
  407704:	mov	x24, x0
  407708:	cmp	x27, x20
  40770c:	str	x0, [x28, #688]
  407710:	b.ne	40771c <ferror@plt+0x575c>  // b.any
  407714:	ldr	q0, [x20]
  407718:	str	q0, [x24]
  40771c:	ldrsw	x8, [x25, #696]
  407720:	mov	w1, wzr
  407724:	add	x0, x24, x8, lsl #4
  407728:	sub	w8, w26, w8
  40772c:	sbfiz	x2, x8, #4, #32
  407730:	bl	401cc0 <memset@plt>
  407734:	ldur	w20, [x29, #-12]
  407738:	mov	x27, x24
  40773c:	str	w26, [x25, #696]
  407740:	add	x28, x27, w23, uxtw #4
  407744:	mov	x27, x28
  407748:	ldr	x26, [x28]
  40774c:	ldr	x23, [x27, #8]!
  407750:	ldp	w4, w8, [x22]
  407754:	ldp	x7, x9, [x22, #40]
  407758:	ldur	x3, [x29, #-8]
  40775c:	add	x24, x22, #0x8
  407760:	orr	w25, w8, #0x1
  407764:	mov	x0, x23
  407768:	mov	x1, x26
  40776c:	mov	x2, x21
  407770:	mov	w5, w25
  407774:	mov	x6, x24
  407778:	str	x9, [sp]
  40777c:	bl	4068b4 <ferror@plt+0x48f4>
  407780:	cmp	x26, x0
  407784:	b.hi	4077dc <ferror@plt+0x581c>  // b.pmore
  407788:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  40778c:	add	x8, x8, #0x500
  407790:	add	x26, x0, #0x1
  407794:	cmp	x23, x8
  407798:	str	x26, [x28]
  40779c:	b.eq	4077a8 <ferror@plt+0x57e8>  // b.none
  4077a0:	mov	x0, x23
  4077a4:	bl	401e30 <free@plt>
  4077a8:	mov	x0, x26
  4077ac:	bl	4082a4 <ferror@plt+0x62e4>
  4077b0:	str	x0, [x27]
  4077b4:	ldr	w4, [x22]
  4077b8:	ldp	x7, x8, [x22, #40]
  4077bc:	ldur	x3, [x29, #-8]
  4077c0:	mov	x1, x26
  4077c4:	mov	x2, x21
  4077c8:	mov	w5, w25
  4077cc:	mov	x6, x24
  4077d0:	mov	x23, x0
  4077d4:	str	x8, [sp]
  4077d8:	bl	4068b4 <ferror@plt+0x48f4>
  4077dc:	str	w20, [x19]
  4077e0:	mov	x0, x23
  4077e4:	ldp	x20, x19, [sp, #112]
  4077e8:	ldp	x22, x21, [sp, #96]
  4077ec:	ldp	x24, x23, [sp, #80]
  4077f0:	ldp	x26, x25, [sp, #64]
  4077f4:	ldp	x28, x27, [sp, #48]
  4077f8:	ldp	x29, x30, [sp, #32]
  4077fc:	add	sp, sp, #0x80
  407800:	ret
  407804:	bl	401da0 <abort@plt>
  407808:	bl	4084ac <ferror@plt+0x64ec>
  40780c:	adrp	x3, 41c000 <ferror@plt+0x1a040>
  407810:	add	x3, x3, #0x4c8
  407814:	b	407680 <ferror@plt+0x56c0>
  407818:	adrp	x3, 41c000 <ferror@plt+0x1a040>
  40781c:	add	x3, x3, #0x4c8
  407820:	mov	x2, #0xffffffffffffffff    	// #-1
  407824:	mov	x1, x0
  407828:	mov	w0, wzr
  40782c:	b	407680 <ferror@plt+0x56c0>
  407830:	adrp	x3, 41c000 <ferror@plt+0x1a040>
  407834:	mov	x2, x1
  407838:	add	x3, x3, #0x4c8
  40783c:	mov	x1, x0
  407840:	mov	w0, wzr
  407844:	b	407680 <ferror@plt+0x56c0>
  407848:	sub	sp, sp, #0x50
  40784c:	movi	v0.2d, #0x0
  407850:	cmp	w1, #0xa
  407854:	stp	x29, x30, [sp, #64]
  407858:	add	x29, sp, #0x40
  40785c:	str	xzr, [sp, #48]
  407860:	stp	q0, q0, [sp, #16]
  407864:	str	q0, [sp]
  407868:	b.eq	407890 <ferror@plt+0x58d0>  // b.none
  40786c:	mov	x8, x2
  407870:	str	w1, [sp]
  407874:	mov	x3, sp
  407878:	mov	x2, #0xffffffffffffffff    	// #-1
  40787c:	mov	x1, x8
  407880:	bl	407680 <ferror@plt+0x56c0>
  407884:	ldp	x29, x30, [sp, #64]
  407888:	add	sp, sp, #0x50
  40788c:	ret
  407890:	bl	401da0 <abort@plt>
  407894:	sub	sp, sp, #0x50
  407898:	movi	v0.2d, #0x0
  40789c:	cmp	w1, #0xa
  4078a0:	stp	x29, x30, [sp, #64]
  4078a4:	add	x29, sp, #0x40
  4078a8:	str	xzr, [sp, #48]
  4078ac:	stp	q0, q0, [sp, #16]
  4078b0:	str	q0, [sp]
  4078b4:	b.eq	4078dc <ferror@plt+0x591c>  // b.none
  4078b8:	mov	x8, x3
  4078bc:	str	w1, [sp]
  4078c0:	mov	x3, sp
  4078c4:	mov	x1, x2
  4078c8:	mov	x2, x8
  4078cc:	bl	407680 <ferror@plt+0x56c0>
  4078d0:	ldp	x29, x30, [sp, #64]
  4078d4:	add	sp, sp, #0x50
  4078d8:	ret
  4078dc:	bl	401da0 <abort@plt>
  4078e0:	mov	x2, x1
  4078e4:	mov	w1, w0
  4078e8:	mov	w0, wzr
  4078ec:	b	407848 <ferror@plt+0x5888>
  4078f0:	mov	x3, x2
  4078f4:	mov	x2, x1
  4078f8:	mov	w1, w0
  4078fc:	mov	w0, wzr
  407900:	b	407894 <ferror@plt+0x58d4>
  407904:	sub	sp, sp, #0x50
  407908:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  40790c:	add	x9, x9, #0x4c8
  407910:	ldp	q0, q1, [x9]
  407914:	ubfx	w10, w2, #5, #3
  407918:	mov	x11, sp
  40791c:	mov	x8, x1
  407920:	stp	q0, q1, [sp]
  407924:	ldr	q0, [x9, #32]
  407928:	ldr	x9, [x9, #48]
  40792c:	mov	x1, x0
  407930:	mov	x3, sp
  407934:	str	q0, [sp, #32]
  407938:	str	x9, [sp, #48]
  40793c:	add	x9, x11, w10, uxtw #2
  407940:	ldr	w10, [x9, #8]
  407944:	mov	w0, wzr
  407948:	stp	x29, x30, [sp, #64]
  40794c:	add	x29, sp, #0x40
  407950:	lsr	w11, w10, w2
  407954:	mvn	w11, w11
  407958:	and	w11, w11, #0x1
  40795c:	lsl	w11, w11, w2
  407960:	eor	w10, w11, w10
  407964:	mov	x2, x8
  407968:	str	w10, [x9, #8]
  40796c:	bl	407680 <ferror@plt+0x56c0>
  407970:	ldp	x29, x30, [sp, #64]
  407974:	add	sp, sp, #0x50
  407978:	ret
  40797c:	sub	sp, sp, #0x50
  407980:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  407984:	add	x9, x9, #0x4c8
  407988:	ldp	q0, q1, [x9]
  40798c:	ubfx	w10, w1, #5, #3
  407990:	mov	x11, sp
  407994:	mov	x8, x0
  407998:	stp	q0, q1, [sp]
  40799c:	ldr	q0, [x9, #32]
  4079a0:	ldr	x9, [x9, #48]
  4079a4:	mov	x3, sp
  4079a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4079ac:	str	q0, [sp, #32]
  4079b0:	str	x9, [sp, #48]
  4079b4:	add	x9, x11, w10, uxtw #2
  4079b8:	ldr	w10, [x9, #8]
  4079bc:	mov	w0, wzr
  4079c0:	stp	x29, x30, [sp, #64]
  4079c4:	add	x29, sp, #0x40
  4079c8:	lsr	w11, w10, w1
  4079cc:	mvn	w11, w11
  4079d0:	and	w11, w11, #0x1
  4079d4:	lsl	w11, w11, w1
  4079d8:	eor	w10, w11, w10
  4079dc:	mov	x1, x8
  4079e0:	str	w10, [x9, #8]
  4079e4:	bl	407680 <ferror@plt+0x56c0>
  4079e8:	ldp	x29, x30, [sp, #64]
  4079ec:	add	sp, sp, #0x50
  4079f0:	ret
  4079f4:	sub	sp, sp, #0x50
  4079f8:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4079fc:	add	x8, x8, #0x4c8
  407a00:	ldp	q0, q1, [x8]
  407a04:	ldr	q2, [x8, #32]
  407a08:	ldr	x8, [x8, #48]
  407a0c:	mov	x1, x0
  407a10:	stp	q0, q1, [sp]
  407a14:	ldr	w9, [sp, #12]
  407a18:	str	x8, [sp, #48]
  407a1c:	mov	x3, sp
  407a20:	mov	x2, #0xffffffffffffffff    	// #-1
  407a24:	orr	w8, w9, #0x4000000
  407a28:	mov	w0, wzr
  407a2c:	stp	x29, x30, [sp, #64]
  407a30:	add	x29, sp, #0x40
  407a34:	str	q2, [sp, #32]
  407a38:	str	w8, [sp, #12]
  407a3c:	bl	407680 <ferror@plt+0x56c0>
  407a40:	ldp	x29, x30, [sp, #64]
  407a44:	add	sp, sp, #0x50
  407a48:	ret
  407a4c:	sub	sp, sp, #0x50
  407a50:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  407a54:	add	x8, x8, #0x4c8
  407a58:	ldp	q0, q1, [x8]
  407a5c:	ldr	q2, [x8, #32]
  407a60:	ldr	x8, [x8, #48]
  407a64:	mov	x2, x1
  407a68:	stp	q0, q1, [sp]
  407a6c:	ldr	w9, [sp, #12]
  407a70:	mov	x1, x0
  407a74:	str	x8, [sp, #48]
  407a78:	mov	x3, sp
  407a7c:	orr	w8, w9, #0x4000000
  407a80:	mov	w0, wzr
  407a84:	stp	x29, x30, [sp, #64]
  407a88:	add	x29, sp, #0x40
  407a8c:	str	q2, [sp, #32]
  407a90:	str	w8, [sp, #12]
  407a94:	bl	407680 <ferror@plt+0x56c0>
  407a98:	ldp	x29, x30, [sp, #64]
  407a9c:	add	sp, sp, #0x50
  407aa0:	ret
  407aa4:	sub	sp, sp, #0x80
  407aa8:	movi	v0.2d, #0x0
  407aac:	cmp	w1, #0xa
  407ab0:	stp	x29, x30, [sp, #112]
  407ab4:	add	x29, sp, #0x70
  407ab8:	str	wzr, [sp, #48]
  407abc:	stp	q0, q0, [sp, #16]
  407ac0:	str	q0, [sp]
  407ac4:	b.eq	407b14 <ferror@plt+0x5b54>  // b.none
  407ac8:	ldp	q0, q1, [sp]
  407acc:	ldr	w9, [sp, #48]
  407ad0:	ldr	q2, [sp, #32]
  407ad4:	mov	x8, x2
  407ad8:	stur	q0, [sp, #60]
  407adc:	ldr	w10, [sp, #68]
  407ae0:	str	w1, [sp, #56]
  407ae4:	str	w9, [sp, #108]
  407ae8:	add	x3, sp, #0x38
  407aec:	orr	w9, w10, #0x4000000
  407af0:	mov	x2, #0xffffffffffffffff    	// #-1
  407af4:	mov	x1, x8
  407af8:	stur	q1, [sp, #76]
  407afc:	stur	q2, [sp, #92]
  407b00:	str	w9, [sp, #68]
  407b04:	bl	407680 <ferror@plt+0x56c0>
  407b08:	ldp	x29, x30, [sp, #112]
  407b0c:	add	sp, sp, #0x80
  407b10:	ret
  407b14:	bl	401da0 <abort@plt>
  407b18:	mov	x4, #0xffffffffffffffff    	// #-1
  407b1c:	b	407b20 <ferror@plt+0x5b60>
  407b20:	sub	sp, sp, #0x50
  407b24:	adrp	x9, 41c000 <ferror@plt+0x1a040>
  407b28:	add	x9, x9, #0x4c8
  407b2c:	ldp	q0, q1, [x9]
  407b30:	ldr	x10, [x9, #48]
  407b34:	stp	x29, x30, [sp, #64]
  407b38:	add	x29, sp, #0x40
  407b3c:	stp	q0, q1, [sp]
  407b40:	ldr	q0, [x9, #32]
  407b44:	mov	w9, #0xa                   	// #10
  407b48:	str	x10, [sp, #48]
  407b4c:	str	w9, [sp]
  407b50:	str	q0, [sp, #32]
  407b54:	cbz	x1, 407b80 <ferror@plt+0x5bc0>
  407b58:	cbz	x2, 407b80 <ferror@plt+0x5bc0>
  407b5c:	mov	x8, x3
  407b60:	stp	x1, x2, [sp, #40]
  407b64:	mov	x3, sp
  407b68:	mov	x1, x8
  407b6c:	mov	x2, x4
  407b70:	bl	407680 <ferror@plt+0x56c0>
  407b74:	ldp	x29, x30, [sp, #64]
  407b78:	add	sp, sp, #0x50
  407b7c:	ret
  407b80:	bl	401da0 <abort@plt>
  407b84:	mov	x3, x2
  407b88:	mov	x2, x1
  407b8c:	mov	x4, #0xffffffffffffffff    	// #-1
  407b90:	mov	x1, x0
  407b94:	mov	w0, wzr
  407b98:	b	407b20 <ferror@plt+0x5b60>
  407b9c:	mov	x4, x3
  407ba0:	mov	x3, x2
  407ba4:	mov	x2, x1
  407ba8:	mov	x1, x0
  407bac:	mov	w0, wzr
  407bb0:	b	407b20 <ferror@plt+0x5b60>
  407bb4:	adrp	x3, 41c000 <ferror@plt+0x1a040>
  407bb8:	add	x3, x3, #0x2d0
  407bbc:	b	407680 <ferror@plt+0x56c0>
  407bc0:	adrp	x3, 41c000 <ferror@plt+0x1a040>
  407bc4:	mov	x2, x1
  407bc8:	add	x3, x3, #0x2d0
  407bcc:	mov	x1, x0
  407bd0:	mov	w0, wzr
  407bd4:	b	407680 <ferror@plt+0x56c0>
  407bd8:	adrp	x3, 41c000 <ferror@plt+0x1a040>
  407bdc:	add	x3, x3, #0x2d0
  407be0:	mov	x2, #0xffffffffffffffff    	// #-1
  407be4:	b	407680 <ferror@plt+0x56c0>
  407be8:	adrp	x3, 41c000 <ferror@plt+0x1a040>
  407bec:	add	x3, x3, #0x2d0
  407bf0:	mov	x2, #0xffffffffffffffff    	// #-1
  407bf4:	mov	x1, x0
  407bf8:	mov	w0, wzr
  407bfc:	b	407680 <ferror@plt+0x56c0>
  407c00:	stp	x29, x30, [sp, #-32]!
  407c04:	stp	x20, x19, [sp, #16]
  407c08:	mov	x20, x0
  407c0c:	mov	w19, w1
  407c10:	mov	w2, #0x5                   	// #5
  407c14:	mov	x0, xzr
  407c18:	mov	x1, x20
  407c1c:	mov	x29, sp
  407c20:	bl	401f00 <dcgettext@plt>
  407c24:	cmp	x0, x20
  407c28:	b.ne	407d0c <ferror@plt+0x5d4c>  // b.any
  407c2c:	bl	408dd0 <ferror@plt+0x6e10>
  407c30:	ldrb	w8, [x0]
  407c34:	and	w8, w8, #0xffffffdf
  407c38:	cmp	w8, #0x47
  407c3c:	b.eq	407ca0 <ferror@plt+0x5ce0>  // b.none
  407c40:	cmp	w8, #0x55
  407c44:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407c48:	ldrb	w8, [x0, #1]
  407c4c:	and	w8, w8, #0xffffffdf
  407c50:	cmp	w8, #0x54
  407c54:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407c58:	ldrb	w8, [x0, #2]
  407c5c:	and	w8, w8, #0xffffffdf
  407c60:	cmp	w8, #0x46
  407c64:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407c68:	ldrb	w8, [x0, #3]
  407c6c:	cmp	w8, #0x2d
  407c70:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407c74:	ldrb	w8, [x0, #4]
  407c78:	cmp	w8, #0x38
  407c7c:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407c80:	ldrb	w8, [x0, #5]
  407c84:	cbnz	w8, 407cf4 <ferror@plt+0x5d34>
  407c88:	ldrb	w8, [x20]
  407c8c:	adrp	x9, 40b000 <ferror@plt+0x9040>
  407c90:	adrp	x10, 40b000 <ferror@plt+0x9040>
  407c94:	add	x9, x9, #0x2fc
  407c98:	add	x10, x10, #0x2f8
  407c9c:	b	407d2c <ferror@plt+0x5d6c>
  407ca0:	ldrb	w8, [x0, #1]
  407ca4:	and	w8, w8, #0xffffffdf
  407ca8:	cmp	w8, #0x42
  407cac:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407cb0:	ldrb	w8, [x0, #2]
  407cb4:	cmp	w8, #0x31
  407cb8:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407cbc:	ldrb	w8, [x0, #3]
  407cc0:	cmp	w8, #0x38
  407cc4:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407cc8:	ldrb	w8, [x0, #4]
  407ccc:	cmp	w8, #0x30
  407cd0:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407cd4:	ldrb	w8, [x0, #5]
  407cd8:	cmp	w8, #0x33
  407cdc:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407ce0:	ldrb	w8, [x0, #6]
  407ce4:	cmp	w8, #0x30
  407ce8:	b.ne	407cf4 <ferror@plt+0x5d34>  // b.any
  407cec:	ldrb	w8, [x0, #7]
  407cf0:	cbz	w8, 407d18 <ferror@plt+0x5d58>
  407cf4:	adrp	x8, 40b000 <ferror@plt+0x9040>
  407cf8:	adrp	x9, 40b000 <ferror@plt+0x9040>
  407cfc:	add	x8, x8, #0x13a
  407d00:	add	x9, x9, #0x2f4
  407d04:	cmp	w19, #0x9
  407d08:	csel	x0, x9, x8, eq  // eq = none
  407d0c:	ldp	x20, x19, [sp, #16]
  407d10:	ldp	x29, x30, [sp], #32
  407d14:	ret
  407d18:	ldrb	w8, [x20]
  407d1c:	adrp	x9, 40b000 <ferror@plt+0x9040>
  407d20:	adrp	x10, 40b000 <ferror@plt+0x9040>
  407d24:	add	x9, x9, #0x304
  407d28:	add	x10, x10, #0x300
  407d2c:	cmp	w8, #0x60
  407d30:	csel	x0, x10, x9, eq  // eq = none
  407d34:	b	407d0c <ferror@plt+0x5d4c>
  407d38:	stp	x29, x30, [sp, #-64]!
  407d3c:	str	x23, [sp, #16]
  407d40:	mov	w23, #0x1                   	// #1
  407d44:	stp	x22, x21, [sp, #32]
  407d48:	stp	x20, x19, [sp, #48]
  407d4c:	mov	x21, x2
  407d50:	mov	x19, x1
  407d54:	mov	w20, w0
  407d58:	movk	w23, #0x7ff0, lsl #16
  407d5c:	mov	x29, sp
  407d60:	mov	w0, w20
  407d64:	mov	x1, x19
  407d68:	mov	x2, x21
  407d6c:	bl	401ec0 <read@plt>
  407d70:	mov	x22, x0
  407d74:	tbz	x0, #63, 407d9c <ferror@plt+0x5ddc>
  407d78:	bl	401f70 <__errno_location@plt>
  407d7c:	ldr	w8, [x0]
  407d80:	cmp	w8, #0x4
  407d84:	b.eq	407d60 <ferror@plt+0x5da0>  // b.none
  407d88:	cmp	x21, x23
  407d8c:	b.cc	407d9c <ferror@plt+0x5ddc>  // b.lo, b.ul, b.last
  407d90:	cmp	w8, #0x16
  407d94:	mov	w21, #0x7ff00000            	// #2146435072
  407d98:	b.eq	407d60 <ferror@plt+0x5da0>  // b.none
  407d9c:	mov	x0, x22
  407da0:	ldp	x20, x19, [sp, #48]
  407da4:	ldp	x22, x21, [sp, #32]
  407da8:	ldr	x23, [sp, #16]
  407dac:	ldp	x29, x30, [sp], #64
  407db0:	ret
  407db4:	stp	x29, x30, [sp, #-32]!
  407db8:	stp	x20, x19, [sp, #16]
  407dbc:	mov	x19, x1
  407dc0:	mov	w1, wzr
  407dc4:	mov	x2, x19
  407dc8:	mov	x29, sp
  407dcc:	mov	x20, x0
  407dd0:	bl	401ed0 <memchr@plt>
  407dd4:	sub	x8, x0, x20
  407dd8:	cmp	x0, #0x0
  407ddc:	csinc	x0, x19, x8, eq  // eq = none
  407de0:	ldp	x20, x19, [sp, #16]
  407de4:	ldp	x29, x30, [sp], #32
  407de8:	ret
  407dec:	stp	x29, x30, [sp, #-48]!
  407df0:	stp	x20, x19, [sp, #32]
  407df4:	mov	w19, w0
  407df8:	cmp	w0, #0x2
  407dfc:	stp	x22, x21, [sp, #16]
  407e00:	mov	x29, sp
  407e04:	b.hi	407e34 <ferror@plt+0x5e74>  // b.pmore
  407e08:	mov	w0, w19
  407e0c:	bl	408fe4 <ferror@plt+0x7024>
  407e10:	mov	w20, w0
  407e14:	bl	401f70 <__errno_location@plt>
  407e18:	ldr	w22, [x0]
  407e1c:	mov	x21, x0
  407e20:	mov	w0, w19
  407e24:	bl	401d40 <close@plt>
  407e28:	str	w22, [x21]
  407e2c:	mov	w0, w20
  407e30:	b	407e38 <ferror@plt+0x5e78>
  407e34:	mov	w0, w19
  407e38:	ldp	x20, x19, [sp, #32]
  407e3c:	ldp	x22, x21, [sp, #16]
  407e40:	ldp	x29, x30, [sp], #48
  407e44:	ret
  407e48:	sub	sp, sp, #0x50
  407e4c:	str	x21, [sp, #48]
  407e50:	stp	x20, x19, [sp, #64]
  407e54:	mov	x21, x5
  407e58:	mov	x20, x4
  407e5c:	mov	x4, x3
  407e60:	mov	x3, x2
  407e64:	mov	x19, x0
  407e68:	stp	x29, x30, [sp, #32]
  407e6c:	add	x29, sp, #0x20
  407e70:	cbz	x1, 407e8c <ferror@plt+0x5ecc>
  407e74:	mov	x2, x1
  407e78:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407e7c:	add	x1, x1, #0x311
  407e80:	mov	x0, x19
  407e84:	bl	401fa0 <fprintf@plt>
  407e88:	b	407ea4 <ferror@plt+0x5ee4>
  407e8c:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407e90:	add	x1, x1, #0x31d
  407e94:	mov	x0, x19
  407e98:	mov	x2, x3
  407e9c:	mov	x3, x4
  407ea0:	bl	401fa0 <fprintf@plt>
  407ea4:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407ea8:	add	x1, x1, #0x324
  407eac:	mov	w2, #0x5                   	// #5
  407eb0:	mov	x0, xzr
  407eb4:	bl	401f00 <dcgettext@plt>
  407eb8:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407ebc:	mov	x2, x0
  407ec0:	add	x1, x1, #0x5d9
  407ec4:	mov	w3, #0x7e3                 	// #2019
  407ec8:	mov	x0, x19
  407ecc:	bl	401fa0 <fprintf@plt>
  407ed0:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407ed4:	add	x1, x1, #0x328
  407ed8:	mov	w2, #0x5                   	// #5
  407edc:	mov	x0, xzr
  407ee0:	bl	401f00 <dcgettext@plt>
  407ee4:	mov	x1, x19
  407ee8:	bl	401b10 <fputs@plt>
  407eec:	cmp	x21, #0x9
  407ef0:	b.hi	407f40 <ferror@plt+0x5f80>  // b.pmore
  407ef4:	adrp	x8, 40b000 <ferror@plt+0x9040>
  407ef8:	add	x8, x8, #0x307
  407efc:	adr	x9, 407f0c <ferror@plt+0x5f4c>
  407f00:	ldrb	w10, [x8, x21]
  407f04:	add	x9, x9, x10, lsl #2
  407f08:	br	x9
  407f0c:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407f10:	add	x1, x1, #0x3f4
  407f14:	mov	w2, #0x5                   	// #5
  407f18:	mov	x0, xzr
  407f1c:	bl	401f00 <dcgettext@plt>
  407f20:	ldr	x2, [x20]
  407f24:	mov	x1, x0
  407f28:	mov	x0, x19
  407f2c:	ldp	x20, x19, [sp, #64]
  407f30:	ldr	x21, [sp, #48]
  407f34:	ldp	x29, x30, [sp, #32]
  407f38:	add	sp, sp, #0x50
  407f3c:	b	401fa0 <fprintf@plt>
  407f40:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407f44:	add	x1, x1, #0x533
  407f48:	b	40809c <ferror@plt+0x60dc>
  407f4c:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407f50:	add	x1, x1, #0x404
  407f54:	mov	w2, #0x5                   	// #5
  407f58:	mov	x0, xzr
  407f5c:	bl	401f00 <dcgettext@plt>
  407f60:	ldp	x2, x3, [x20]
  407f64:	mov	x1, x0
  407f68:	mov	x0, x19
  407f6c:	ldp	x20, x19, [sp, #64]
  407f70:	ldr	x21, [sp, #48]
  407f74:	ldp	x29, x30, [sp, #32]
  407f78:	add	sp, sp, #0x50
  407f7c:	b	401fa0 <fprintf@plt>
  407f80:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407f84:	add	x1, x1, #0x41b
  407f88:	mov	w2, #0x5                   	// #5
  407f8c:	mov	x0, xzr
  407f90:	bl	401f00 <dcgettext@plt>
  407f94:	ldp	x2, x3, [x20]
  407f98:	ldr	x4, [x20, #16]
  407f9c:	mov	x1, x0
  407fa0:	mov	x0, x19
  407fa4:	ldp	x20, x19, [sp, #64]
  407fa8:	ldr	x21, [sp, #48]
  407fac:	ldp	x29, x30, [sp, #32]
  407fb0:	add	sp, sp, #0x50
  407fb4:	b	401fa0 <fprintf@plt>
  407fb8:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407fbc:	add	x1, x1, #0x437
  407fc0:	mov	w2, #0x5                   	// #5
  407fc4:	mov	x0, xzr
  407fc8:	bl	401f00 <dcgettext@plt>
  407fcc:	ldp	x2, x3, [x20]
  407fd0:	ldp	x4, x5, [x20, #16]
  407fd4:	mov	x1, x0
  407fd8:	mov	x0, x19
  407fdc:	ldp	x20, x19, [sp, #64]
  407fe0:	ldr	x21, [sp, #48]
  407fe4:	ldp	x29, x30, [sp, #32]
  407fe8:	add	sp, sp, #0x50
  407fec:	b	401fa0 <fprintf@plt>
  407ff0:	adrp	x1, 40b000 <ferror@plt+0x9040>
  407ff4:	add	x1, x1, #0x457
  407ff8:	mov	w2, #0x5                   	// #5
  407ffc:	mov	x0, xzr
  408000:	bl	401f00 <dcgettext@plt>
  408004:	ldp	x2, x3, [x20]
  408008:	ldp	x4, x5, [x20, #16]
  40800c:	ldr	x6, [x20, #32]
  408010:	mov	x1, x0
  408014:	mov	x0, x19
  408018:	ldp	x20, x19, [sp, #64]
  40801c:	ldr	x21, [sp, #48]
  408020:	ldp	x29, x30, [sp, #32]
  408024:	add	sp, sp, #0x50
  408028:	b	401fa0 <fprintf@plt>
  40802c:	adrp	x1, 40b000 <ferror@plt+0x9040>
  408030:	add	x1, x1, #0x47b
  408034:	mov	w2, #0x5                   	// #5
  408038:	mov	x0, xzr
  40803c:	bl	401f00 <dcgettext@plt>
  408040:	ldp	x2, x3, [x20]
  408044:	ldp	x4, x5, [x20, #16]
  408048:	ldp	x6, x7, [x20, #32]
  40804c:	mov	x1, x0
  408050:	mov	x0, x19
  408054:	ldp	x20, x19, [sp, #64]
  408058:	ldr	x21, [sp, #48]
  40805c:	ldp	x29, x30, [sp, #32]
  408060:	add	sp, sp, #0x50
  408064:	b	401fa0 <fprintf@plt>
  408068:	adrp	x1, 40b000 <ferror@plt+0x9040>
  40806c:	add	x1, x1, #0x4a3
  408070:	mov	w2, #0x5                   	// #5
  408074:	mov	x0, xzr
  408078:	bl	401f00 <dcgettext@plt>
  40807c:	ldp	x2, x3, [x20]
  408080:	ldp	x4, x5, [x20, #16]
  408084:	ldp	x6, x7, [x20, #32]
  408088:	ldr	x8, [x20, #48]
  40808c:	mov	x1, x0
  408090:	b	4080f8 <ferror@plt+0x6138>
  408094:	adrp	x1, 40b000 <ferror@plt+0x9040>
  408098:	add	x1, x1, #0x4ff
  40809c:	mov	w2, #0x5                   	// #5
  4080a0:	mov	x0, xzr
  4080a4:	bl	401f00 <dcgettext@plt>
  4080a8:	ldr	q0, [x20, #48]
  4080ac:	ldr	x8, [x20, #64]
  4080b0:	ldp	x2, x3, [x20]
  4080b4:	ldp	x4, x5, [x20, #16]
  4080b8:	ldp	x6, x7, [x20, #32]
  4080bc:	mov	x1, x0
  4080c0:	str	x8, [sp, #16]
  4080c4:	str	q0, [sp]
  4080c8:	b	4080fc <ferror@plt+0x613c>
  4080cc:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4080d0:	add	x1, x1, #0x4cf
  4080d4:	mov	w2, #0x5                   	// #5
  4080d8:	mov	x0, xzr
  4080dc:	bl	401f00 <dcgettext@plt>
  4080e0:	ldp	x8, x9, [x20, #48]
  4080e4:	ldp	x2, x3, [x20]
  4080e8:	ldp	x4, x5, [x20, #16]
  4080ec:	ldp	x6, x7, [x20, #32]
  4080f0:	mov	x1, x0
  4080f4:	str	x9, [sp, #8]
  4080f8:	str	x8, [sp]
  4080fc:	mov	x0, x19
  408100:	bl	401fa0 <fprintf@plt>
  408104:	ldp	x20, x19, [sp, #64]
  408108:	ldr	x21, [sp, #48]
  40810c:	ldp	x29, x30, [sp, #32]
  408110:	add	sp, sp, #0x50
  408114:	ret
  408118:	mov	x8, xzr
  40811c:	ldr	x9, [x4, x8, lsl #3]
  408120:	add	x8, x8, #0x1
  408124:	cbnz	x9, 40811c <ferror@plt+0x615c>
  408128:	sub	x5, x8, #0x1
  40812c:	b	407e48 <ferror@plt+0x5e88>
  408130:	sub	sp, sp, #0x60
  408134:	stp	x29, x30, [sp, #80]
  408138:	ldr	w8, [x4, #24]
  40813c:	mov	x5, xzr
  408140:	mov	x9, sp
  408144:	add	x29, sp, #0x50
  408148:	tbz	w8, #31, 408170 <ferror@plt+0x61b0>
  40814c:	add	w11, w8, #0x8
  408150:	cmn	w8, #0x8
  408154:	str	w11, [x4, #24]
  408158:	b.gt	40816c <ferror@plt+0x61ac>
  40815c:	ldr	x10, [x4, #8]
  408160:	add	x10, x10, w8, sxtw
  408164:	mov	w8, w11
  408168:	b	40817c <ferror@plt+0x61bc>
  40816c:	mov	w8, w11
  408170:	ldr	x10, [x4]
  408174:	add	x11, x10, #0x8
  408178:	str	x11, [x4]
  40817c:	ldr	x10, [x10]
  408180:	str	x10, [x9, x5, lsl #3]
  408184:	cbz	x10, 408194 <ferror@plt+0x61d4>
  408188:	add	x5, x5, #0x1
  40818c:	cmp	x5, #0xa
  408190:	b.ne	408148 <ferror@plt+0x6188>  // b.any
  408194:	mov	x4, sp
  408198:	bl	407e48 <ferror@plt+0x5e88>
  40819c:	ldp	x29, x30, [sp, #80]
  4081a0:	add	sp, sp, #0x60
  4081a4:	ret
  4081a8:	sub	sp, sp, #0xf0
  4081ac:	stp	x29, x30, [sp, #224]
  4081b0:	add	x29, sp, #0xe0
  4081b4:	mov	x8, #0xffffffffffffffe0    	// #-32
  4081b8:	mov	x9, sp
  4081bc:	sub	x10, x29, #0x60
  4081c0:	movk	x8, #0xff80, lsl #32
  4081c4:	add	x11, x29, #0x10
  4081c8:	add	x9, x9, #0x80
  4081cc:	add	x10, x10, #0x20
  4081d0:	stp	x9, x8, [x29, #-16]
  4081d4:	stp	x11, x10, [x29, #-32]
  4081d8:	stp	x4, x5, [x29, #-96]
  4081dc:	stp	x6, x7, [x29, #-80]
  4081e0:	stp	q0, q1, [sp]
  4081e4:	ldp	q0, q1, [x29, #-32]
  4081e8:	sub	x4, x29, #0x40
  4081ec:	stp	q2, q3, [sp, #32]
  4081f0:	stp	q4, q5, [sp, #64]
  4081f4:	stp	q6, q7, [sp, #96]
  4081f8:	stp	q0, q1, [x29, #-64]
  4081fc:	bl	408130 <ferror@plt+0x6170>
  408200:	ldp	x29, x30, [sp, #224]
  408204:	add	sp, sp, #0xf0
  408208:	ret
  40820c:	stp	x29, x30, [sp, #-16]!
  408210:	adrp	x1, 40b000 <ferror@plt+0x9040>
  408214:	add	x1, x1, #0x56f
  408218:	mov	w2, #0x5                   	// #5
  40821c:	mov	x0, xzr
  408220:	mov	x29, sp
  408224:	bl	401f00 <dcgettext@plt>
  408228:	adrp	x1, 40b000 <ferror@plt+0x9040>
  40822c:	add	x1, x1, #0x43
  408230:	bl	401f50 <printf@plt>
  408234:	adrp	x1, 40b000 <ferror@plt+0x9040>
  408238:	add	x1, x1, #0x584
  40823c:	mov	w2, #0x5                   	// #5
  408240:	mov	x0, xzr
  408244:	bl	401f00 <dcgettext@plt>
  408248:	adrp	x1, 40a000 <ferror@plt+0x8040>
  40824c:	adrp	x2, 40a000 <ferror@plt+0x8040>
  408250:	add	x1, x1, #0xeb3
  408254:	add	x2, x2, #0xfed
  408258:	bl	401f50 <printf@plt>
  40825c:	adrp	x1, 40b000 <ferror@plt+0x9040>
  408260:	add	x1, x1, #0x598
  408264:	mov	w2, #0x5                   	// #5
  408268:	mov	x0, xzr
  40826c:	bl	401f00 <dcgettext@plt>
  408270:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  408274:	ldr	x1, [x8, #808]
  408278:	ldp	x29, x30, [sp], #16
  40827c:	b	401b10 <fputs@plt>
  408280:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408284:	udiv	x8, x8, x1
  408288:	cmp	x8, x0
  40828c:	b.cc	408298 <ferror@plt+0x62d8>  // b.lo, b.ul, b.last
  408290:	mul	x0, x1, x0
  408294:	b	4082a4 <ferror@plt+0x62e4>
  408298:	stp	x29, x30, [sp, #-16]!
  40829c:	mov	x29, sp
  4082a0:	bl	4084ac <ferror@plt+0x64ec>
  4082a4:	stp	x29, x30, [sp, #-32]!
  4082a8:	str	x19, [sp, #16]
  4082ac:	mov	x29, sp
  4082b0:	mov	x19, x0
  4082b4:	bl	401c40 <malloc@plt>
  4082b8:	cbz	x19, 4082c0 <ferror@plt+0x6300>
  4082bc:	cbz	x0, 4082cc <ferror@plt+0x630c>
  4082c0:	ldr	x19, [sp, #16]
  4082c4:	ldp	x29, x30, [sp], #32
  4082c8:	ret
  4082cc:	bl	4084ac <ferror@plt+0x64ec>
  4082d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4082d4:	udiv	x8, x8, x2
  4082d8:	cmp	x8, x1
  4082dc:	b.cc	4082e8 <ferror@plt+0x6328>  // b.lo, b.ul, b.last
  4082e0:	mul	x1, x2, x1
  4082e4:	b	4082f4 <ferror@plt+0x6334>
  4082e8:	stp	x29, x30, [sp, #-16]!
  4082ec:	mov	x29, sp
  4082f0:	bl	4084ac <ferror@plt+0x64ec>
  4082f4:	stp	x29, x30, [sp, #-32]!
  4082f8:	str	x19, [sp, #16]
  4082fc:	mov	x19, x1
  408300:	mov	x29, sp
  408304:	cbz	x0, 408318 <ferror@plt+0x6358>
  408308:	cbnz	x19, 408318 <ferror@plt+0x6358>
  40830c:	bl	401e30 <free@plt>
  408310:	mov	x0, xzr
  408314:	b	408328 <ferror@plt+0x6368>
  408318:	mov	x1, x19
  40831c:	bl	401d10 <realloc@plt>
  408320:	cbz	x19, 408328 <ferror@plt+0x6368>
  408324:	cbz	x0, 408334 <ferror@plt+0x6374>
  408328:	ldr	x19, [sp, #16]
  40832c:	ldp	x29, x30, [sp], #32
  408330:	ret
  408334:	bl	4084ac <ferror@plt+0x64ec>
  408338:	stp	x29, x30, [sp, #-16]!
  40833c:	ldr	x9, [x1]
  408340:	mov	x29, sp
  408344:	cbz	x0, 408368 <ferror@plt+0x63a8>
  408348:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40834c:	movk	x8, #0x5554
  408350:	udiv	x8, x8, x2
  408354:	cmp	x8, x9
  408358:	b.ls	4083a0 <ferror@plt+0x63e0>  // b.plast
  40835c:	add	x8, x9, x9, lsr #1
  408360:	add	x9, x8, #0x1
  408364:	b	40838c <ferror@plt+0x63cc>
  408368:	cbnz	x9, 40837c <ferror@plt+0x63bc>
  40836c:	mov	w8, #0x80                  	// #128
  408370:	udiv	x8, x8, x2
  408374:	cmp	x2, #0x80
  408378:	cinc	x9, x8, hi  // hi = pmore
  40837c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408380:	udiv	x8, x8, x2
  408384:	cmp	x8, x9
  408388:	b.cc	4083a0 <ferror@plt+0x63e0>  // b.lo, b.ul, b.last
  40838c:	mul	x8, x9, x2
  408390:	str	x9, [x1]
  408394:	mov	x1, x8
  408398:	ldp	x29, x30, [sp], #16
  40839c:	b	4082f4 <ferror@plt+0x6334>
  4083a0:	bl	4084ac <ferror@plt+0x64ec>
  4083a4:	b	4082a4 <ferror@plt+0x62e4>
  4083a8:	stp	x29, x30, [sp, #-16]!
  4083ac:	ldr	x8, [x1]
  4083b0:	mov	x29, sp
  4083b4:	cbz	x0, 4083d4 <ferror@plt+0x6414>
  4083b8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4083bc:	movk	x9, #0x5554
  4083c0:	cmp	x8, x9
  4083c4:	b.cs	4083dc <ferror@plt+0x641c>  // b.hs, b.nlast
  4083c8:	add	x8, x8, x8, lsr #1
  4083cc:	add	x8, x8, #0x1
  4083d0:	b	4083e4 <ferror@plt+0x6424>
  4083d4:	cbz	x8, 4083e0 <ferror@plt+0x6420>
  4083d8:	tbz	x8, #63, 4083e4 <ferror@plt+0x6424>
  4083dc:	bl	4084ac <ferror@plt+0x64ec>
  4083e0:	mov	w8, #0x80                  	// #128
  4083e4:	str	x8, [x1]
  4083e8:	mov	x1, x8
  4083ec:	ldp	x29, x30, [sp], #16
  4083f0:	b	4082f4 <ferror@plt+0x6334>
  4083f4:	stp	x29, x30, [sp, #-32]!
  4083f8:	str	x19, [sp, #16]
  4083fc:	mov	x29, sp
  408400:	mov	x19, x0
  408404:	bl	4082a4 <ferror@plt+0x62e4>
  408408:	mov	x2, x19
  40840c:	ldr	x19, [sp, #16]
  408410:	mov	w1, wzr
  408414:	ldp	x29, x30, [sp], #32
  408418:	b	401cc0 <memset@plt>
  40841c:	stp	x29, x30, [sp, #-16]!
  408420:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408424:	udiv	x8, x8, x1
  408428:	cmp	x8, x0
  40842c:	mov	x29, sp
  408430:	b.cc	408444 <ferror@plt+0x6484>  // b.lo, b.ul, b.last
  408434:	bl	401ce0 <calloc@plt>
  408438:	cbz	x0, 408444 <ferror@plt+0x6484>
  40843c:	ldp	x29, x30, [sp], #16
  408440:	ret
  408444:	bl	4084ac <ferror@plt+0x64ec>
  408448:	stp	x29, x30, [sp, #-32]!
  40844c:	stp	x20, x19, [sp, #16]
  408450:	mov	x20, x0
  408454:	mov	x0, x1
  408458:	mov	x29, sp
  40845c:	mov	x19, x1
  408460:	bl	4082a4 <ferror@plt+0x62e4>
  408464:	mov	x1, x20
  408468:	mov	x2, x19
  40846c:	ldp	x20, x19, [sp, #16]
  408470:	ldp	x29, x30, [sp], #32
  408474:	b	401ad0 <memcpy@plt>
  408478:	stp	x29, x30, [sp, #-32]!
  40847c:	stp	x20, x19, [sp, #16]
  408480:	mov	x29, sp
  408484:	mov	x19, x0
  408488:	bl	401b00 <strlen@plt>
  40848c:	add	x20, x0, #0x1
  408490:	mov	x0, x20
  408494:	bl	4082a4 <ferror@plt+0x62e4>
  408498:	mov	x1, x19
  40849c:	mov	x2, x20
  4084a0:	ldp	x20, x19, [sp, #16]
  4084a4:	ldp	x29, x30, [sp], #32
  4084a8:	b	401ad0 <memcpy@plt>
  4084ac:	stp	x29, x30, [sp, #-32]!
  4084b0:	str	x19, [sp, #16]
  4084b4:	adrp	x8, 41c000 <ferror@plt+0x1a040>
  4084b8:	ldr	w19, [x8, #680]
  4084bc:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4084c0:	add	x1, x1, #0x608
  4084c4:	mov	w2, #0x5                   	// #5
  4084c8:	mov	x0, xzr
  4084cc:	mov	x29, sp
  4084d0:	bl	401f00 <dcgettext@plt>
  4084d4:	adrp	x2, 40a000 <ferror@plt+0x8040>
  4084d8:	mov	x3, x0
  4084dc:	add	x2, x2, #0xf1c
  4084e0:	mov	w0, w19
  4084e4:	mov	w1, wzr
  4084e8:	bl	401b30 <error@plt>
  4084ec:	bl	401da0 <abort@plt>
  4084f0:	stp	x29, x30, [sp, #-80]!
  4084f4:	cmp	w2, #0x25
  4084f8:	str	x25, [sp, #16]
  4084fc:	stp	x24, x23, [sp, #32]
  408500:	stp	x22, x21, [sp, #48]
  408504:	stp	x20, x19, [sp, #64]
  408508:	mov	x29, sp
  40850c:	b.cs	40889c <ferror@plt+0x68dc>  // b.hs, b.nlast
  408510:	mov	x23, x4
  408514:	mov	x19, x3
  408518:	mov	w22, w2
  40851c:	mov	x21, x1
  408520:	mov	x20, x0
  408524:	bl	401f70 <__errno_location@plt>
  408528:	mov	x24, x0
  40852c:	str	wzr, [x0]
  408530:	bl	401e00 <__ctype_b_loc@plt>
  408534:	ldr	x8, [x0]
  408538:	mov	x10, x20
  40853c:	ldrb	w9, [x10], #1
  408540:	ldrh	w11, [x8, x9, lsl #1]
  408544:	tbnz	w11, #13, 40853c <ferror@plt+0x657c>
  408548:	cmp	x21, #0x0
  40854c:	add	x8, x29, #0x18
  408550:	csel	x21, x8, x21, eq  // eq = none
  408554:	cmp	w9, #0x2d
  408558:	b.ne	408564 <ferror@plt+0x65a4>  // b.any
  40855c:	mov	w20, #0x4                   	// #4
  408560:	b	408880 <ferror@plt+0x68c0>
  408564:	mov	x0, x20
  408568:	mov	x1, x21
  40856c:	mov	w2, w22
  408570:	bl	401af0 <strtoul@plt>
  408574:	ldr	x25, [x21]
  408578:	cmp	x25, x20
  40857c:	b.eq	4085a0 <ferror@plt+0x65e0>  // b.none
  408580:	ldr	w20, [x24]
  408584:	mov	x22, x0
  408588:	cbz	w20, 408598 <ferror@plt+0x65d8>
  40858c:	cmp	w20, #0x22
  408590:	b.ne	40855c <ferror@plt+0x659c>  // b.any
  408594:	mov	w20, #0x1                   	// #1
  408598:	cbnz	x23, 4085c0 <ferror@plt+0x6600>
  40859c:	b	40887c <ferror@plt+0x68bc>
  4085a0:	cbz	x23, 40855c <ferror@plt+0x659c>
  4085a4:	ldrb	w1, [x20]
  4085a8:	cbz	w1, 40855c <ferror@plt+0x659c>
  4085ac:	mov	x0, x23
  4085b0:	bl	401e50 <strchr@plt>
  4085b4:	cbz	x0, 40855c <ferror@plt+0x659c>
  4085b8:	mov	w20, wzr
  4085bc:	mov	w22, #0x1                   	// #1
  4085c0:	ldrb	w24, [x25]
  4085c4:	cbz	w24, 40887c <ferror@plt+0x68bc>
  4085c8:	mov	x0, x23
  4085cc:	mov	w1, w24
  4085d0:	bl	401e50 <strchr@plt>
  4085d4:	cbz	x0, 408800 <ferror@plt+0x6840>
  4085d8:	sub	w10, w24, #0x45
  4085dc:	mov	w8, #0x1                   	// #1
  4085e0:	cmp	w10, #0x2f
  4085e4:	mov	w9, #0x400                 	// #1024
  4085e8:	b.hi	40865c <ferror@plt+0x669c>  // b.pmore
  4085ec:	mov	w11, #0x1                   	// #1
  4085f0:	lsl	x10, x11, x10
  4085f4:	mov	x11, #0x8945                	// #35141
  4085f8:	movk	x11, #0x30, lsl #16
  4085fc:	movk	x11, #0x8144, lsl #32
  408600:	tst	x10, x11
  408604:	b.eq	40865c <ferror@plt+0x669c>  // b.none
  408608:	mov	w1, #0x30                  	// #48
  40860c:	mov	x0, x23
  408610:	bl	401e50 <strchr@plt>
  408614:	cbz	x0, 408648 <ferror@plt+0x6688>
  408618:	ldrb	w8, [x25, #1]
  40861c:	cmp	w8, #0x42
  408620:	b.eq	408654 <ferror@plt+0x6694>  // b.none
  408624:	cmp	w8, #0x44
  408628:	b.eq	408654 <ferror@plt+0x6694>  // b.none
  40862c:	cmp	w8, #0x69
  408630:	b.ne	408648 <ferror@plt+0x6688>  // b.any
  408634:	ldrb	w8, [x25, #2]
  408638:	mov	w9, #0x3                   	// #3
  40863c:	cmp	w8, #0x42
  408640:	csinc	x8, x9, xzr, eq  // eq = none
  408644:	b	40864c <ferror@plt+0x668c>
  408648:	mov	w8, #0x1                   	// #1
  40864c:	mov	w9, #0x400                 	// #1024
  408650:	b	40865c <ferror@plt+0x669c>
  408654:	mov	w8, #0x2                   	// #2
  408658:	mov	w9, #0x3e8                 	// #1000
  40865c:	cmp	w24, #0x59
  408660:	b.gt	408694 <ferror@plt+0x66d4>
  408664:	sub	w10, w24, #0x42
  408668:	cmp	w10, #0xe
  40866c:	b.hi	4086d0 <ferror@plt+0x6710>  // b.pmore
  408670:	adrp	x11, 40b000 <ferror@plt+0x9040>
  408674:	add	x11, x11, #0x619
  408678:	adr	x12, 408688 <ferror@plt+0x66c8>
  40867c:	ldrb	w13, [x11, x10]
  408680:	add	x12, x12, x13, lsl #2
  408684:	br	x12
  408688:	cmp	xzr, x22, lsr #54
  40868c:	lsl	x9, x22, #10
  408690:	b	408768 <ferror@plt+0x67a8>
  408694:	cmp	w24, #0x73
  408698:	b.gt	40870c <ferror@plt+0x674c>
  40869c:	sub	w10, w24, #0x62
  4086a0:	cmp	w10, #0xb
  4086a4:	b.hi	4087cc <ferror@plt+0x680c>  // b.pmore
  4086a8:	adrp	x11, 40b000 <ferror@plt+0x9040>
  4086ac:	add	x11, x11, #0x628
  4086b0:	adr	x12, 4086c4 <ferror@plt+0x6704>
  4086b4:	ldrb	w13, [x11, x10]
  4086b8:	add	x12, x12, x13, lsl #2
  4086bc:	mov	w10, wzr
  4086c0:	br	x12
  4086c4:	cmp	xzr, x22, lsr #55
  4086c8:	lsl	x9, x22, #9
  4086cc:	b	408768 <ferror@plt+0x67a8>
  4086d0:	cmp	w24, #0x54
  4086d4:	b.eq	4087a0 <ferror@plt+0x67e0>  // b.none
  4086d8:	cmp	w24, #0x59
  4086dc:	b.ne	408800 <ferror@plt+0x6840>  // b.any
  4086e0:	mov	w10, wzr
  4086e4:	mov	w11, #0xfffffff8            	// #-8
  4086e8:	umulh	x12, x9, x22
  4086ec:	cmp	xzr, x12
  4086f0:	mul	x13, x22, x9
  4086f4:	cset	w12, ne  // ne = any
  4086f8:	csinv	x22, x13, xzr, eq  // eq = none
  4086fc:	adds	w11, w11, #0x1
  408700:	orr	w10, w10, w12
  408704:	b.cc	4086e8 <ferror@plt+0x6728>  // b.lo, b.ul, b.last
  408708:	b	408860 <ferror@plt+0x68a0>
  40870c:	cmp	w24, #0x74
  408710:	b.eq	4087a0 <ferror@plt+0x67e0>  // b.none
  408714:	cmp	w24, #0x77
  408718:	b.ne	408800 <ferror@plt+0x6840>  // b.any
  40871c:	cmn	x22, x22
  408720:	lsl	x9, x22, #1
  408724:	cset	w10, cs  // cs = hs, nlast
  408728:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  40872c:	b	408860 <ferror@plt+0x68a0>
  408730:	mov	w10, wzr
  408734:	mov	w11, #0xfffffffd            	// #-3
  408738:	umulh	x12, x9, x22
  40873c:	cmp	xzr, x12
  408740:	mul	x13, x22, x9
  408744:	cset	w12, ne  // ne = any
  408748:	csinv	x22, x13, xzr, eq  // eq = none
  40874c:	adds	w11, w11, #0x1
  408750:	orr	w10, w10, w12
  408754:	b.cc	408738 <ferror@plt+0x6778>  // b.lo, b.ul, b.last
  408758:	b	408860 <ferror@plt+0x68a0>
  40875c:	umulh	x10, x9, x22
  408760:	mul	x9, x22, x9
  408764:	cmp	xzr, x10
  408768:	cset	w10, ne  // ne = any
  40876c:	csinv	x22, x9, xzr, eq  // eq = none
  408770:	b	408860 <ferror@plt+0x68a0>
  408774:	mov	w10, wzr
  408778:	mov	w11, #0xfffffffe            	// #-2
  40877c:	umulh	x12, x9, x22
  408780:	cmp	xzr, x12
  408784:	mul	x13, x22, x9
  408788:	cset	w12, ne  // ne = any
  40878c:	csinv	x22, x13, xzr, eq  // eq = none
  408790:	adds	w11, w11, #0x1
  408794:	orr	w10, w10, w12
  408798:	b.cc	40877c <ferror@plt+0x67bc>  // b.lo, b.ul, b.last
  40879c:	b	408860 <ferror@plt+0x68a0>
  4087a0:	mov	w10, wzr
  4087a4:	mov	w11, #0xfffffffc            	// #-4
  4087a8:	umulh	x12, x9, x22
  4087ac:	cmp	xzr, x12
  4087b0:	mul	x13, x22, x9
  4087b4:	cset	w12, ne  // ne = any
  4087b8:	csinv	x22, x13, xzr, eq  // eq = none
  4087bc:	adds	w11, w11, #0x1
  4087c0:	orr	w10, w10, w12
  4087c4:	b.cc	4087a8 <ferror@plt+0x67e8>  // b.lo, b.ul, b.last
  4087c8:	b	408860 <ferror@plt+0x68a0>
  4087cc:	cmp	w24, #0x5a
  4087d0:	b.ne	408800 <ferror@plt+0x6840>  // b.any
  4087d4:	mov	w10, wzr
  4087d8:	mov	w11, #0xfffffff9            	// #-7
  4087dc:	umulh	x12, x9, x22
  4087e0:	cmp	xzr, x12
  4087e4:	mul	x13, x22, x9
  4087e8:	cset	w12, ne  // ne = any
  4087ec:	csinv	x22, x13, xzr, eq  // eq = none
  4087f0:	adds	w11, w11, #0x1
  4087f4:	orr	w10, w10, w12
  4087f8:	b.cc	4087dc <ferror@plt+0x681c>  // b.lo, b.ul, b.last
  4087fc:	b	408860 <ferror@plt+0x68a0>
  408800:	str	x22, [x19]
  408804:	orr	w20, w20, #0x2
  408808:	b	408880 <ferror@plt+0x68c0>
  40880c:	mov	w10, wzr
  408810:	mov	w11, #0xfffffffa            	// #-6
  408814:	umulh	x12, x9, x22
  408818:	cmp	xzr, x12
  40881c:	mul	x13, x22, x9
  408820:	cset	w12, ne  // ne = any
  408824:	csinv	x22, x13, xzr, eq  // eq = none
  408828:	adds	w11, w11, #0x1
  40882c:	orr	w10, w10, w12
  408830:	b.cc	408814 <ferror@plt+0x6854>  // b.lo, b.ul, b.last
  408834:	b	408860 <ferror@plt+0x68a0>
  408838:	mov	w10, wzr
  40883c:	mov	w11, #0xfffffffb            	// #-5
  408840:	umulh	x12, x9, x22
  408844:	cmp	xzr, x12
  408848:	mul	x13, x22, x9
  40884c:	cset	w12, ne  // ne = any
  408850:	csinv	x22, x13, xzr, eq  // eq = none
  408854:	adds	w11, w11, #0x1
  408858:	orr	w10, w10, w12
  40885c:	b.cc	408840 <ferror@plt+0x6880>  // b.lo, b.ul, b.last
  408860:	add	x9, x25, x8
  408864:	str	x9, [x21]
  408868:	ldrb	w8, [x25, x8]
  40886c:	orr	w9, w10, w20
  408870:	orr	w10, w9, #0x2
  408874:	cmp	w8, #0x0
  408878:	csel	w20, w9, w10, eq  // eq = none
  40887c:	str	x22, [x19]
  408880:	mov	w0, w20
  408884:	ldp	x20, x19, [sp, #64]
  408888:	ldp	x22, x21, [sp, #48]
  40888c:	ldp	x24, x23, [sp, #32]
  408890:	ldr	x25, [sp, #16]
  408894:	ldp	x29, x30, [sp], #80
  408898:	ret
  40889c:	adrp	x0, 40b000 <ferror@plt+0x9040>
  4088a0:	adrp	x1, 40b000 <ferror@plt+0x9040>
  4088a4:	adrp	x3, 40b000 <ferror@plt+0x9040>
  4088a8:	add	x0, x0, #0x634
  4088ac:	add	x1, x1, #0x65a
  4088b0:	add	x3, x3, #0x666
  4088b4:	mov	w2, #0x54                  	// #84
  4088b8:	bl	401f60 <__assert_fail@plt>
  4088bc:	sub	sp, sp, #0x100
  4088c0:	stp	x29, x30, [sp, #208]
  4088c4:	add	x29, sp, #0xd0
  4088c8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4088cc:	mov	x9, sp
  4088d0:	sub	x10, x29, #0x50
  4088d4:	stp	x20, x19, [sp, #240]
  4088d8:	mov	w19, w0
  4088dc:	movk	x8, #0xff80, lsl #32
  4088e0:	add	x11, x29, #0x30
  4088e4:	cmp	w1, #0xb
  4088e8:	add	x9, x9, #0x80
  4088ec:	add	x10, x10, #0x30
  4088f0:	stp	x22, x21, [sp, #224]
  4088f4:	stp	x2, x3, [x29, #-80]
  4088f8:	stp	x4, x5, [x29, #-64]
  4088fc:	stp	x6, x7, [x29, #-48]
  408900:	stp	q1, q2, [sp, #16]
  408904:	stp	q3, q4, [sp, #48]
  408908:	str	q0, [sp]
  40890c:	stp	q5, q6, [sp, #80]
  408910:	str	q7, [sp, #112]
  408914:	stp	x9, x8, [x29, #-16]
  408918:	stp	x11, x10, [x29, #-32]
  40891c:	b.hi	408968 <ferror@plt+0x69a8>  // b.pmore
  408920:	mov	w8, #0x1                   	// #1
  408924:	lsl	w8, w8, w1
  408928:	mov	w9, #0x514                 	// #1300
  40892c:	tst	w8, w9
  408930:	b.ne	4089a0 <ferror@plt+0x69e0>  // b.any
  408934:	mov	w9, #0xa0a                 	// #2570
  408938:	tst	w8, w9
  40893c:	b.ne	408994 <ferror@plt+0x69d4>  // b.any
  408940:	cbnz	w1, 408968 <ferror@plt+0x69a8>
  408944:	ldursw	x8, [x29, #-8]
  408948:	tbz	w8, #31, 408a48 <ferror@plt+0x6a88>
  40894c:	add	w9, w8, #0x8
  408950:	cmn	w8, #0x8
  408954:	stur	w9, [x29, #-8]
  408958:	b.gt	408a48 <ferror@plt+0x6a88>
  40895c:	ldur	x9, [x29, #-24]
  408960:	add	x8, x9, x8
  408964:	b	408a54 <ferror@plt+0x6a94>
  408968:	sub	w8, w1, #0x400
  40896c:	cmp	w8, #0xa
  408970:	b.hi	408a24 <ferror@plt+0x6a64>  // b.pmore
  408974:	mov	w9, #0x1                   	// #1
  408978:	lsl	w9, w9, w8
  40897c:	mov	w10, #0x285                 	// #645
  408980:	tst	w9, w10
  408984:	b.ne	4089a0 <ferror@plt+0x69e0>  // b.any
  408988:	mov	w10, #0x502                 	// #1282
  40898c:	tst	w9, w10
  408990:	b.eq	4089f8 <ferror@plt+0x6a38>  // b.none
  408994:	mov	w0, w19
  408998:	bl	401e60 <fcntl@plt>
  40899c:	b	4089dc <ferror@plt+0x6a1c>
  4089a0:	ldursw	x8, [x29, #-8]
  4089a4:	tbz	w8, #31, 4089c4 <ferror@plt+0x6a04>
  4089a8:	add	w9, w8, #0x8
  4089ac:	cmn	w8, #0x8
  4089b0:	stur	w9, [x29, #-8]
  4089b4:	b.gt	4089c4 <ferror@plt+0x6a04>
  4089b8:	ldur	x9, [x29, #-24]
  4089bc:	add	x8, x9, x8
  4089c0:	b	4089d0 <ferror@plt+0x6a10>
  4089c4:	ldur	x8, [x29, #-32]
  4089c8:	add	x9, x8, #0x8
  4089cc:	stur	x9, [x29, #-32]
  4089d0:	ldr	w2, [x8]
  4089d4:	mov	w0, w19
  4089d8:	bl	401e60 <fcntl@plt>
  4089dc:	mov	w20, w0
  4089e0:	mov	w0, w20
  4089e4:	ldp	x20, x19, [sp, #240]
  4089e8:	ldp	x22, x21, [sp, #224]
  4089ec:	ldp	x29, x30, [sp, #208]
  4089f0:	add	sp, sp, #0x100
  4089f4:	ret
  4089f8:	cmp	w8, #0x6
  4089fc:	b.ne	408a24 <ferror@plt+0x6a64>  // b.any
  408a00:	ldursw	x8, [x29, #-8]
  408a04:	tbz	w8, #31, 408a64 <ferror@plt+0x6aa4>
  408a08:	add	w9, w8, #0x8
  408a0c:	cmn	w8, #0x8
  408a10:	stur	w9, [x29, #-8]
  408a14:	b.gt	408a64 <ferror@plt+0x6aa4>
  408a18:	ldur	x9, [x29, #-24]
  408a1c:	add	x8, x9, x8
  408a20:	b	408a70 <ferror@plt+0x6ab0>
  408a24:	ldursw	x8, [x29, #-8]
  408a28:	tbz	w8, #31, 408ad0 <ferror@plt+0x6b10>
  408a2c:	add	w9, w8, #0x8
  408a30:	cmn	w8, #0x8
  408a34:	stur	w9, [x29, #-8]
  408a38:	b.gt	408ad0 <ferror@plt+0x6b10>
  408a3c:	ldur	x9, [x29, #-24]
  408a40:	add	x8, x9, x8
  408a44:	b	408adc <ferror@plt+0x6b1c>
  408a48:	ldur	x8, [x29, #-32]
  408a4c:	add	x9, x8, #0x8
  408a50:	stur	x9, [x29, #-32]
  408a54:	ldr	w2, [x8]
  408a58:	mov	w0, w19
  408a5c:	mov	w1, wzr
  408a60:	b	4089d8 <ferror@plt+0x6a18>
  408a64:	ldur	x8, [x29, #-32]
  408a68:	add	x9, x8, #0x8
  408a6c:	stur	x9, [x29, #-32]
  408a70:	adrp	x22, 41c000 <ferror@plt+0x1a040>
  408a74:	ldr	w9, [x22, #1536]
  408a78:	ldr	w21, [x8]
  408a7c:	tbnz	w9, #31, 408af8 <ferror@plt+0x6b38>
  408a80:	mov	w1, #0x406                 	// #1030
  408a84:	mov	w0, w19
  408a88:	mov	w2, w21
  408a8c:	bl	401e60 <fcntl@plt>
  408a90:	mov	w20, w0
  408a94:	tbz	w0, #31, 408aec <ferror@plt+0x6b2c>
  408a98:	bl	401f70 <__errno_location@plt>
  408a9c:	ldr	w8, [x0]
  408aa0:	cmp	w8, #0x16
  408aa4:	b.ne	408aec <ferror@plt+0x6b2c>  // b.any
  408aa8:	mov	w0, w19
  408aac:	mov	w1, wzr
  408ab0:	mov	w2, w21
  408ab4:	bl	401e60 <fcntl@plt>
  408ab8:	mov	w20, w0
  408abc:	tbnz	w0, #31, 4089e0 <ferror@plt+0x6a20>
  408ac0:	mov	w8, #0xffffffff            	// #-1
  408ac4:	str	w8, [x22, #1536]
  408ac8:	mov	w8, #0x1                   	// #1
  408acc:	b	408b18 <ferror@plt+0x6b58>
  408ad0:	ldur	x8, [x29, #-32]
  408ad4:	add	x9, x8, #0x8
  408ad8:	stur	x9, [x29, #-32]
  408adc:	ldr	x2, [x8]
  408ae0:	mov	w0, w19
  408ae4:	bl	401e60 <fcntl@plt>
  408ae8:	b	4089dc <ferror@plt+0x6a1c>
  408aec:	mov	w8, #0x1                   	// #1
  408af0:	str	w8, [x22, #1536]
  408af4:	b	4089e0 <ferror@plt+0x6a20>
  408af8:	mov	w0, w19
  408afc:	mov	w1, wzr
  408b00:	mov	w2, w21
  408b04:	bl	401e60 <fcntl@plt>
  408b08:	ldr	w8, [x22, #1536]
  408b0c:	mov	w20, w0
  408b10:	cmn	w8, #0x1
  408b14:	cset	w8, eq  // eq = none
  408b18:	cbz	w8, 4089e0 <ferror@plt+0x6a20>
  408b1c:	tbnz	w20, #31, 4089e0 <ferror@plt+0x6a20>
  408b20:	mov	w1, #0x1                   	// #1
  408b24:	mov	w0, w20
  408b28:	bl	401e60 <fcntl@plt>
  408b2c:	tbnz	w0, #31, 408b48 <ferror@plt+0x6b88>
  408b30:	orr	w2, w0, #0x1
  408b34:	mov	w1, #0x2                   	// #2
  408b38:	mov	w0, w20
  408b3c:	bl	401e60 <fcntl@plt>
  408b40:	cmn	w0, #0x1
  408b44:	b.ne	4089e0 <ferror@plt+0x6a20>  // b.any
  408b48:	bl	401f70 <__errno_location@plt>
  408b4c:	ldr	w21, [x0]
  408b50:	mov	x19, x0
  408b54:	mov	w0, w20
  408b58:	bl	401d40 <close@plt>
  408b5c:	str	w21, [x19]
  408b60:	mov	w20, #0xffffffff            	// #-1
  408b64:	b	4089e0 <ferror@plt+0x6a20>
  408b68:	stp	x29, x30, [sp, #-32]!
  408b6c:	str	x19, [sp, #16]
  408b70:	mov	x19, x0
  408b74:	mov	x29, sp
  408b78:	cbz	x0, 408ba0 <ferror@plt+0x6be0>
  408b7c:	mov	x0, x19
  408b80:	bl	401f10 <__freading@plt>
  408b84:	cbz	w0, 408ba0 <ferror@plt+0x6be0>
  408b88:	ldrb	w8, [x19, #1]
  408b8c:	tbz	w8, #0, 408ba0 <ferror@plt+0x6be0>
  408b90:	mov	w2, #0x1                   	// #1
  408b94:	mov	x0, x19
  408b98:	mov	x1, xzr
  408b9c:	bl	408bf0 <ferror@plt+0x6c30>
  408ba0:	mov	x0, x19
  408ba4:	ldr	x19, [sp, #16]
  408ba8:	ldp	x29, x30, [sp], #32
  408bac:	b	401e70 <fflush@plt>
  408bb0:	ldp	x9, x8, [x0, #32]
  408bb4:	cmp	x8, x9
  408bb8:	b.ls	408bc4 <ferror@plt+0x6c04>  // b.plast
  408bbc:	mov	x0, xzr
  408bc0:	ret
  408bc4:	ldp	x9, x8, [x0, #8]
  408bc8:	ldrb	w10, [x0, #1]
  408bcc:	sub	x8, x8, x9
  408bd0:	tbnz	w10, #0, 408bdc <ferror@plt+0x6c1c>
  408bd4:	mov	x9, xzr
  408bd8:	b	408be8 <ferror@plt+0x6c28>
  408bdc:	ldr	x9, [x0, #88]
  408be0:	ldr	x10, [x0, #72]
  408be4:	sub	x9, x9, x10
  408be8:	add	x0, x8, x9
  408bec:	ret
  408bf0:	stp	x29, x30, [sp, #-48]!
  408bf4:	str	x21, [sp, #16]
  408bf8:	stp	x20, x19, [sp, #32]
  408bfc:	ldp	x9, x8, [x0, #8]
  408c00:	mov	w20, w2
  408c04:	mov	x19, x0
  408c08:	mov	x21, x1
  408c0c:	cmp	x8, x9
  408c10:	mov	x29, sp
  408c14:	b.ne	408c2c <ferror@plt+0x6c6c>  // b.any
  408c18:	ldp	x9, x8, [x19, #32]
  408c1c:	cmp	x8, x9
  408c20:	b.ne	408c2c <ferror@plt+0x6c6c>  // b.any
  408c24:	ldr	x8, [x19, #72]
  408c28:	cbz	x8, 408c48 <ferror@plt+0x6c88>
  408c2c:	mov	x0, x19
  408c30:	mov	x1, x21
  408c34:	mov	w2, w20
  408c38:	ldp	x20, x19, [sp, #32]
  408c3c:	ldr	x21, [sp, #16]
  408c40:	ldp	x29, x30, [sp], #48
  408c44:	b	401e20 <fseeko@plt>
  408c48:	mov	x0, x19
  408c4c:	bl	401bf0 <fileno@plt>
  408c50:	mov	x1, x21
  408c54:	mov	w2, w20
  408c58:	bl	401bc0 <lseek@plt>
  408c5c:	cmn	x0, #0x1
  408c60:	b.eq	408c7c <ferror@plt+0x6cbc>  // b.none
  408c64:	ldr	w9, [x19]
  408c68:	mov	x8, x0
  408c6c:	mov	w0, wzr
  408c70:	str	x8, [x19, #144]
  408c74:	and	w9, w9, #0xffffffef
  408c78:	str	w9, [x19]
  408c7c:	ldp	x20, x19, [sp, #32]
  408c80:	ldr	x21, [sp, #16]
  408c84:	ldp	x29, x30, [sp], #48
  408c88:	ret
  408c8c:	sub	sp, sp, #0x40
  408c90:	stp	x29, x30, [sp, #16]
  408c94:	add	x29, sp, #0x10
  408c98:	cmp	x0, #0x0
  408c9c:	sub	x8, x29, #0x4
  408ca0:	stp	x20, x19, [sp, #48]
  408ca4:	csel	x20, x8, x0, eq  // eq = none
  408ca8:	mov	x0, x20
  408cac:	stp	x22, x21, [sp, #32]
  408cb0:	mov	x22, x2
  408cb4:	mov	x19, x1
  408cb8:	bl	401ac0 <mbrtowc@plt>
  408cbc:	mov	x21, x0
  408cc0:	cbz	x22, 408ce4 <ferror@plt+0x6d24>
  408cc4:	cmn	x21, #0x2
  408cc8:	b.cc	408ce4 <ferror@plt+0x6d24>  // b.lo, b.ul, b.last
  408ccc:	mov	w0, wzr
  408cd0:	bl	408d78 <ferror@plt+0x6db8>
  408cd4:	tbnz	w0, #0, 408ce4 <ferror@plt+0x6d24>
  408cd8:	ldrb	w8, [x19]
  408cdc:	mov	w21, #0x1                   	// #1
  408ce0:	str	w8, [x20]
  408ce4:	mov	x0, x21
  408ce8:	ldp	x20, x19, [sp, #48]
  408cec:	ldp	x22, x21, [sp, #32]
  408cf0:	ldp	x29, x30, [sp, #16]
  408cf4:	add	sp, sp, #0x40
  408cf8:	ret
  408cfc:	stp	x29, x30, [sp, #-48]!
  408d00:	str	x21, [sp, #16]
  408d04:	stp	x20, x19, [sp, #32]
  408d08:	mov	x29, sp
  408d0c:	mov	x20, x0
  408d10:	bl	401bd0 <__fpending@plt>
  408d14:	mov	x19, x0
  408d18:	mov	x0, x20
  408d1c:	bl	401fc0 <ferror@plt>
  408d20:	mov	w21, w0
  408d24:	mov	x0, x20
  408d28:	bl	401c10 <fclose@plt>
  408d2c:	mov	w8, w0
  408d30:	cbz	w21, 408d48 <ferror@plt+0x6d88>
  408d34:	cbnz	w8, 408d40 <ferror@plt+0x6d80>
  408d38:	bl	401f70 <__errno_location@plt>
  408d3c:	str	wzr, [x0]
  408d40:	mov	w0, #0xffffffff            	// #-1
  408d44:	b	408d68 <ferror@plt+0x6da8>
  408d48:	cmp	w8, #0x0
  408d4c:	csetm	w0, ne  // ne = any
  408d50:	cbnz	x19, 408d68 <ferror@plt+0x6da8>
  408d54:	cbz	w8, 408d68 <ferror@plt+0x6da8>
  408d58:	bl	401f70 <__errno_location@plt>
  408d5c:	ldr	w8, [x0]
  408d60:	cmp	w8, #0x9
  408d64:	csetm	w0, ne  // ne = any
  408d68:	ldp	x20, x19, [sp, #32]
  408d6c:	ldr	x21, [sp, #16]
  408d70:	ldp	x29, x30, [sp], #48
  408d74:	ret
  408d78:	stp	x29, x30, [sp, #-32]!
  408d7c:	mov	x1, xzr
  408d80:	str	x19, [sp, #16]
  408d84:	mov	x29, sp
  408d88:	bl	401fb0 <setlocale@plt>
  408d8c:	cbz	x0, 408db8 <ferror@plt+0x6df8>
  408d90:	adrp	x1, 40b000 <ferror@plt+0x9040>
  408d94:	add	x1, x1, #0x6b7
  408d98:	mov	x19, x0
  408d9c:	bl	401df0 <strcmp@plt>
  408da0:	cbz	w0, 408dc0 <ferror@plt+0x6e00>
  408da4:	adrp	x1, 40b000 <ferror@plt+0x9040>
  408da8:	add	x1, x1, #0x6b9
  408dac:	mov	x0, x19
  408db0:	bl	401df0 <strcmp@plt>
  408db4:	cbz	w0, 408dc0 <ferror@plt+0x6e00>
  408db8:	mov	w0, #0x1                   	// #1
  408dbc:	b	408dc4 <ferror@plt+0x6e04>
  408dc0:	mov	w0, wzr
  408dc4:	ldr	x19, [sp, #16]
  408dc8:	ldp	x29, x30, [sp], #32
  408dcc:	ret
  408dd0:	stp	x29, x30, [sp, #-16]!
  408dd4:	mov	w0, #0xe                   	// #14
  408dd8:	mov	x29, sp
  408ddc:	bl	401c30 <nl_langinfo@plt>
  408de0:	adrp	x8, 409000 <ferror@plt+0x7040>
  408de4:	add	x8, x8, #0xfaf
  408de8:	cmp	x0, #0x0
  408dec:	csel	x8, x8, x0, eq  // eq = none
  408df0:	ldrb	w9, [x8]
  408df4:	adrp	x10, 40b000 <ferror@plt+0x9040>
  408df8:	add	x10, x10, #0x6bf
  408dfc:	cmp	w9, #0x0
  408e00:	csel	x0, x10, x8, eq  // eq = none
  408e04:	ldp	x29, x30, [sp], #16
  408e08:	ret
  408e0c:	stp	x29, x30, [sp, #-16]!
  408e10:	cmn	x0, #0x21
  408e14:	mov	x29, sp
  408e18:	b.hi	408e44 <ferror@plt+0x6e84>  // b.pmore
  408e1c:	add	x0, x0, #0x20
  408e20:	bl	401c40 <malloc@plt>
  408e24:	cbz	x0, 408e48 <ferror@plt+0x6e88>
  408e28:	add	x9, x0, #0x10
  408e2c:	and	x9, x9, #0xffffffffffffffe0
  408e30:	mov	x8, x0
  408e34:	orr	x0, x9, #0x10
  408e38:	sub	w8, w0, w8
  408e3c:	sturb	w8, [x0, #-1]
  408e40:	b	408e48 <ferror@plt+0x6e88>
  408e44:	mov	x0, xzr
  408e48:	ldp	x29, x30, [sp], #16
  408e4c:	ret
  408e50:	stp	x29, x30, [sp, #-16]!
  408e54:	tst	x0, #0xf
  408e58:	mov	x29, sp
  408e5c:	b.ne	408e7c <ferror@plt+0x6ebc>  // b.any
  408e60:	tbnz	w0, #4, 408e6c <ferror@plt+0x6eac>
  408e64:	ldp	x29, x30, [sp], #16
  408e68:	ret
  408e6c:	ldurb	w8, [x0, #-1]
  408e70:	sub	x0, x0, x8
  408e74:	ldp	x29, x30, [sp], #16
  408e78:	b	401e30 <free@plt>
  408e7c:	bl	401da0 <abort@plt>
  408e80:	stp	x29, x30, [sp, #-32]!
  408e84:	str	x19, [sp, #16]
  408e88:	mov	x29, sp
  408e8c:	mov	w19, w0
  408e90:	bl	401c50 <wcwidth@plt>
  408e94:	tbz	w0, #31, 408ea8 <ferror@plt+0x6ee8>
  408e98:	mov	w0, w19
  408e9c:	bl	401ba0 <iswcntrl@plt>
  408ea0:	cmp	w0, #0x0
  408ea4:	cset	w0, eq  // eq = none
  408ea8:	ldr	x19, [sp, #16]
  408eac:	ldp	x29, x30, [sp], #32
  408eb0:	ret
  408eb4:	stp	x29, x30, [sp, #-48]!
  408eb8:	str	x21, [sp, #16]
  408ebc:	stp	x20, x19, [sp, #32]
  408ec0:	mov	x8, x1
  408ec4:	mov	x19, x1
  408ec8:	ldr	x1, [x8], #24
  408ecc:	mov	x20, x0
  408ed0:	mov	x29, sp
  408ed4:	cmp	x1, x8
  408ed8:	b.ne	408ef0 <ferror@plt+0x6f30>  // b.any
  408edc:	ldr	x2, [x19, #8]
  408ee0:	add	x21, x20, #0x18
  408ee4:	mov	x0, x21
  408ee8:	bl	401ad0 <memcpy@plt>
  408eec:	mov	x1, x21
  408ef0:	str	x1, [x20]
  408ef4:	ldr	x8, [x19, #8]
  408ef8:	str	x8, [x20, #8]
  408efc:	ldrb	w8, [x19, #16]
  408f00:	strb	w8, [x20, #16]
  408f04:	cbz	w8, 408f10 <ferror@plt+0x6f50>
  408f08:	ldr	w8, [x19, #20]
  408f0c:	str	w8, [x20, #20]
  408f10:	ldp	x20, x19, [sp, #32]
  408f14:	ldr	x21, [sp, #16]
  408f18:	ldp	x29, x30, [sp], #48
  408f1c:	ret
  408f20:	lsr	w8, w0, #3
  408f24:	adrp	x9, 40b000 <ferror@plt+0x9040>
  408f28:	and	x8, x8, #0x1c
  408f2c:	add	x9, x9, #0x6c8
  408f30:	ldr	w8, [x9, x8]
  408f34:	lsr	w8, w8, w0
  408f38:	and	w0, w8, #0x1
  408f3c:	ret
  408f40:	sub	sp, sp, #0x60
  408f44:	stp	x29, x30, [sp, #64]
  408f48:	str	x19, [sp, #80]
  408f4c:	add	x29, sp, #0x40
  408f50:	mov	x19, x0
  408f54:	bl	401e40 <__ctype_get_mb_cur_max@plt>
  408f58:	cmp	x0, #0x2
  408f5c:	b.cc	408fd0 <ferror@plt+0x7010>  // b.lo, b.ul, b.last
  408f60:	mov	x0, sp
  408f64:	str	x19, [sp, #16]
  408f68:	strb	wzr, [sp]
  408f6c:	stur	xzr, [sp, #4]
  408f70:	strb	wzr, [sp, #12]
  408f74:	bl	406450 <ferror@plt+0x4490>
  408f78:	ldrb	w8, [sp, #32]
  408f7c:	cbz	w8, 408f8c <ferror@plt+0x6fcc>
  408f80:	ldr	w8, [sp, #36]
  408f84:	mov	x19, xzr
  408f88:	cbz	w8, 408fbc <ferror@plt+0x6ffc>
  408f8c:	mov	x19, xzr
  408f90:	ldp	x9, x8, [sp, #16]
  408f94:	mov	x0, sp
  408f98:	add	x19, x19, #0x1
  408f9c:	strb	wzr, [sp, #12]
  408fa0:	add	x8, x9, x8
  408fa4:	str	x8, [sp, #16]
  408fa8:	bl	406450 <ferror@plt+0x4490>
  408fac:	ldrb	w9, [sp, #32]
  408fb0:	ldr	w8, [sp, #36]
  408fb4:	cbz	w9, 408f90 <ferror@plt+0x6fd0>
  408fb8:	cbnz	w8, 408f90 <ferror@plt+0x6fd0>
  408fbc:	mov	x0, x19
  408fc0:	ldr	x19, [sp, #80]
  408fc4:	ldp	x29, x30, [sp, #64]
  408fc8:	add	sp, sp, #0x60
  408fcc:	ret
  408fd0:	mov	x0, x19
  408fd4:	ldr	x19, [sp, #80]
  408fd8:	ldp	x29, x30, [sp, #64]
  408fdc:	add	sp, sp, #0x60
  408fe0:	b	401b00 <strlen@plt>
  408fe4:	mov	w2, #0x3                   	// #3
  408fe8:	mov	w1, wzr
  408fec:	b	4088bc <ferror@plt+0x68fc>
  408ff0:	stp	x29, x30, [sp, #-64]!
  408ff4:	mov	x29, sp
  408ff8:	stp	x19, x20, [sp, #16]
  408ffc:	adrp	x20, 41b000 <ferror@plt+0x19040>
  409000:	add	x20, x20, #0xdf0
  409004:	stp	x21, x22, [sp, #32]
  409008:	adrp	x21, 41b000 <ferror@plt+0x19040>
  40900c:	add	x21, x21, #0xde8
  409010:	sub	x20, x20, x21
  409014:	mov	w22, w0
  409018:	stp	x23, x24, [sp, #48]
  40901c:	mov	x23, x1
  409020:	mov	x24, x2
  409024:	bl	401a88 <mbrtowc@plt-0x38>
  409028:	cmp	xzr, x20, asr #3
  40902c:	b.eq	409058 <ferror@plt+0x7098>  // b.none
  409030:	asr	x20, x20, #3
  409034:	mov	x19, #0x0                   	// #0
  409038:	ldr	x3, [x21, x19, lsl #3]
  40903c:	mov	x2, x24
  409040:	add	x19, x19, #0x1
  409044:	mov	x1, x23
  409048:	mov	w0, w22
  40904c:	blr	x3
  409050:	cmp	x20, x19
  409054:	b.ne	409038 <ferror@plt+0x7078>  // b.any
  409058:	ldp	x19, x20, [sp, #16]
  40905c:	ldp	x21, x22, [sp, #32]
  409060:	ldp	x23, x24, [sp, #48]
  409064:	ldp	x29, x30, [sp], #64
  409068:	ret
  40906c:	nop
  409070:	ret
  409074:	nop
  409078:	adrp	x2, 41c000 <ferror@plt+0x1a040>
  40907c:	mov	x1, #0x0                   	// #0
  409080:	ldr	x2, [x2, #656]
  409084:	b	401b90 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409088 <.fini>:
  409088:	stp	x29, x30, [sp, #-16]!
  40908c:	mov	x29, sp
  409090:	ldp	x29, x30, [sp], #16
  409094:	ret
