#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 14 09:50:42 2018
# Process ID: 7028
# Log file: F:/Study_in_class/CPU/CPU/project_2/vivado.log
# Journal file: F:/Study_in_class/CPU/CPU/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Study_in_class/CPU/CPU/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mips_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/H2D/H2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2D
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/MUX/sel_bits_2_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_bits_2_mux
WARNING: [VRFC 10-756] identifier SEL_BITS is used before its declaration [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/MUX/sel_bits_2_mux.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/_7Seg_Dirver_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7Seg_Driver_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/MUX/sel_bits_1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_bits_1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/counter/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/IM/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/Controler/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/D_Ext/D_Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Ext_5to32
INFO: [VRFC 10-311] analyzing module Sign_Ext_16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU_ALU/RISC_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/DM/DataMemo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemo
WARNING: [VRFC 10-1315] redeclaration of ansi port DataOut is not allowed [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/DM/DataMemo.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/DVM/DVM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVM
WARNING: [VRFC 10-1315] redeclaration of ansi port myclk is not allowed [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/DVM/DVM.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/NPC/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/RegisterFile/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sim_1/imports/new/mips_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sim_1/imports/new/mips_cpu_tb.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 02fd377e00db4610868c7b59d30cc0b7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_tb_behav xil_defaultlib.mips_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sim_1/imports/new/mips_cpu_tb.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:130]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:166]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port total_cycle [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v:150]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/RegisterFile/RF.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/Controler/controler.v" Line 1. Module controler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/RegisterFile/RF.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/Controler/controler.v" Line 1. Module controler doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DVM
Compiling module xil_defaultlib.counter(DATA_BITS=32,MAX_VALUE=3...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.sel_bits_1_mux(DATA_BITS=32)
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=32)
Compiling module xil_defaultlib.counter(MAX_VALUE=16'b1111111111...
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Zero_Ext_5to32
Compiling module xil_defaultlib.Sign_Ext_16to32
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=5)
Compiling module xil_defaultlib.sel_bits_1_mux(DATA_BITS=5)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.RISC_ALU
Compiling module xil_defaultlib.DataMemo
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=16)
Compiling module xil_defaultlib.H2D
Compiling module xil_defaultlib._7Seg_Driver_Decode
Compiling module xil_defaultlib.show_signal
Compiling module xil_defaultlib.mips_cpu
Compiling module xil_defaultlib.mips_cpu_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_cpu_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav/xsim.dir/mips_cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav/xsim.dir/mips_cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 09:51:08 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 09:51:08 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 723.445 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_cpu_tb_behav -key {Behavioral:sim_1:Functional:mips_cpu_tb} -tclbatch {mips_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source mips_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 723.980 ; gain = 0.535
add_wave {{/mips_cpu_tb/t1}} 
add_wave {{/mips_cpu_tb/t1/rgfile}} 
add_wave {{/mips_cpu_tb/t1/control}} 
run 3000 ns
run 3000 ns
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mips_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/H2D/H2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2D
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/MUX/sel_bits_2_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_bits_2_mux
WARNING: [VRFC 10-756] identifier SEL_BITS is used before its declaration [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/MUX/sel_bits_2_mux.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/_7Seg_Dirver_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7Seg_Driver_Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/MUX/sel_bits_1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_bits_1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/counter/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/IM/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/Controler/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/D_Ext/D_Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Ext_5to32
INFO: [VRFC 10-311] analyzing module Sign_Ext_16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU_ALU/RISC_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/DM/DataMemo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/DVM/DVM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DVM
WARNING: [VRFC 10-1315] redeclaration of ansi port myclk is not allowed [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/DVM/DVM.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/NPC/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/RegisterFile/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sim_1/imports/new/mips_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sim_1/imports/new/mips_cpu_tb.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 02fd377e00db4610868c7b59d30cc0b7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_tb_behav xil_defaultlib.mips_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sim_1/imports/new/mips_cpu_tb.v:34]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:112]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:130]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:166]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port total_cycle [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/CPU/MIPS_CPU.v:150]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port tube_num [F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/show_signal/show_signal.v:103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/RegisterFile/RF.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/Controler/controler.v" Line 1. Module controler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/RegisterFile/RF.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Study_in_class/CPU/CPU/project_2/project_2.srcs/sources_1/imports/MIPS_CPU/Controler/controler.v" Line 1. Module controler doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DVM
Compiling module xil_defaultlib.counter(DATA_BITS=32,MAX_VALUE=3...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.sel_bits_1_mux(DATA_BITS=32)
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=32)
Compiling module xil_defaultlib.counter(MAX_VALUE=16'b1111111111...
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Zero_Ext_5to32
Compiling module xil_defaultlib.Sign_Ext_16to32
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=5)
Compiling module xil_defaultlib.sel_bits_1_mux(DATA_BITS=5)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.RISC_ALU
Compiling module xil_defaultlib.DataMemo
Compiling module xil_defaultlib.sel_bits_2_mux(DATA_BITS=16)
Compiling module xil_defaultlib.H2D
Compiling module xil_defaultlib._7Seg_Driver_Decode
Compiling module xil_defaultlib.show_signal
Compiling module xil_defaultlib.mips_cpu
Compiling module xil_defaultlib.mips_cpu_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_cpu_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav/xsim.dir/mips_cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav/xsim.dir/mips_cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Mar 14 10:09:05 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:09:05 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 799.168 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study_in_class/CPU/CPU/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_cpu_tb_behav -key {Behavioral:sim_1:Functional:mips_cpu_tb} -tclbatch {mips_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source mips_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 799.168 ; gain = 0.000
add_wave {{/mips_cpu_tb/t1/dm}} 
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 799.805 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 14 10:15:03 2018...
