GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\GW_PLLVR.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\I2C_Interface.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\OV2640_Controller.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\OV2640_Registers.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\TMDS_PLLVR.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\dvi_tx.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\frame_buffer.sv'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\jelly_reset.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\syn_gen.v'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv'
Analyzing Verilog file 'C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\video_frame_buffer.v'
Compiling module 'tang_nano_4k_mnist'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv":4)
Compiling module 'TMDS_PLLVR'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\TMDS_PLLVR.v":9)
Compiling module 'jelly_reset'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\jelly_reset.v":16)
Compiling module 'GW_PLLVR'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\GW_PLLVR.v":8)
Compiling module 'OV2640_Controller'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\OV2640_Controller.v":1)
Compiling module 'OV2640_Registers'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\OV2640_Registers.v":1)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\OV2640_Registers.v":36)
Compiling module 'I2C_Interface(SID=8'h60)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\I2C_Interface.v":14)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\I2C_Interface.v":81)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\I2C_Interface.v":166)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv":118)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv":126)
Compiling module 'MnistLutSimple(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":5)
Compiling module 'MnistLutSimple_sub0(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":194)
Compiling module 'MnistLutSimple_sub0_base(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":262)
Compiling module 'MnistLutSimple_sub1(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":16153)
Compiling module 'MnistLutSimple_sub1_base(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":16221)
Compiling module 'MnistLutSimple_sub2(USE_REG=1'b1)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":24176)
Compiling module 'MnistLutSimple_sub2_base(USE_REG=1'b1)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":24244)
Compiling module 'MnistLutSimple_sub3(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":26247)
Compiling module 'MnistLutSimple_sub3_base(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":26315)
Compiling module 'MnistLutSimple_sub4(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":31294)
Compiling module 'MnistLutSimple_sub4_base(USE_REG=0)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":31362)
Compiling module 'MnistLutSimple_sub5(USE_REG=1'b1)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":32621)
Compiling module 'MnistLutSimple_sub5_base(USE_REG=1'b1)'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":32689)
Compiling module 'syn_gen'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\syn_gen.v":1)
Compiling module 'frame_buffer'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\frame_buffer.sv":4)
Compiling module 'HyperRAM_Memory_Interface_Top'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v":3735)
Compiling module '**'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v":3734)
WARN  (EX1998) : Net '**' does not have a driver("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v":3734)
Compiling module 'Video_Frame_Buffer_Top'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\video_frame_buffer.v":3014)
Compiling module '**'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\video_frame_buffer.v":3013)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv":268)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv":276)
Compiling module 'DVI_TX_Top'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\dvi_tx.v":1048)
Compiling module '**'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\dvi_tx.v":1047)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 8 for port 'I_rgb_r'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv":327)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 8 for port 'I_rgb_g'("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv":328)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sv":347)
NOTE  (EX0101) : Current top module is "tang_nano_4k_mnist"
WARN  (EX0211) : The output port "rd_data[10]" of module "~hpram_wd.HyperRAM_Memory_Interface_Top_" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v":3734)
WARN  (EX0211) : The output port "rd_data[5]" of module "~hpram_wd.HyperRAM_Memory_Interface_Top_" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v":3734)
WARN  (EX0211) : The output port "rd_data[10]" of module "~hpram_lane.HyperRAM_Memory_Interface_Top__Z1" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v":3734)
WARN  (EX0211) : The output port "rd_data[5]" of module "~hpram_lane.HyperRAM_Memory_Interface_Top__Z1" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v":3734)
WARN  (EX0211) : The output port "addr_d[19]" of module "~hpram_init.HyperRAM_Memory_Interface_Top_" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\hyperram_memory_interface.v":3734)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "MnistLutSimple_sub0" instantiated to "i_MnistLutSimple_sub0" is swept in optimizing("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":53)
WARN  (NL0002) : The module "MnistLutSimple_sub0_base" instantiated to "i_MnistLutSimple_sub0_base" is swept in optimizing("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":231)
WARN  (NL0002) : The module "MnistLutSimple_sub3" instantiated to "i_MnistLutSimple_sub3" is swept in optimizing("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":131)
WARN  (NL0002) : The module "MnistLutSimple_sub3_base" instantiated to "i_MnistLutSimple_sub3_base" is swept in optimizing("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":26284)
WARN  (NL0002) : The module "MnistLutSimple_sub4" instantiated to "i_MnistLutSimple_sub4" is swept in optimizing("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":157)
WARN  (NL0002) : The module "MnistLutSimple_sub4_base" instantiated to "i_MnistLutSimple_sub4_base" is swept in optimizing("C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\src\MnistLutSimple.v":31331)
[95%] Generate netlist file "C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\impl\gwsynthesis\lutnet.vg" completed
[100%] Generate report file "C:\Git\TangPrimer20K_LUT-Network\4k\lutnet\impl\gwsynthesis\lutnet_syn.rpt.html" completed
GowinSynthesis finish
