##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for timer_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (timer_clk:R vs. timer_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                    | Frequency: 30.19 MHz  | Target: 0.40 MHz   | 
Clock: Clock_2                    | Frequency: 26.67 MHz  | Target: 0.40 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 94.30 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: timer_clk                  | Frequency: 46.99 MHz  | Target: 0.01 MHz   | 
Clock: timer_clk(fixed-function)  | N/A                   | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        2.5e+006         2466872     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        2.5e+006         2462508     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          31062       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          31637       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clk     timer_clk      1e+008           99978717    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  25745         Clock_1:R         
SCL_2(0)_PAD:out  25808         Clock_2:R         
SDA_1(0)_PAD:out  25563         Clock_1:R         
SDA_2(0)_PAD:out  25213         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 30.19 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2466872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28998
-------------------------------------   ----- 
End-of-path arrival time (ps)           28998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q                 macrocell27     1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1            macrocell4     10439  11689  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  15039  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      3764  18804  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  22154  2466872  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   6845  28998  2466872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 26.67 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2462508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31482
-------------------------------------   ----- 
End-of-path arrival time (ps)           31482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q               macrocell52     1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_2          macrocell11    13563  14813  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell11     3350  18163  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     3836  21998  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  25348  2462508  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   6133  31482  2462508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 94.30 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 31062p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell12            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                            iocell12      1835   1835  31062  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_0  macrocell48   5260   7095  31062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clk
***************************************
Clock: timer_clk
Frequency: 46.99 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b3_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99978717p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20783
-------------------------------------   ----- 
End-of-path arrival time (ps)           20783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  99978717  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/main_1         macrocell20      7625  11125  99978717  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/q              macrocell20      3350  14475  99978717  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     6307  20783  99978717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 31637p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                            iocell15      1788   1788  31637  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_0  macrocell72   4731   6519  31637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 31062p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell12            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                            iocell12      1835   1835  31062  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_0  macrocell48   5260   7095  31062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2462508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31482
-------------------------------------   ----- 
End-of-path arrival time (ps)           31482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q               macrocell52     1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_2          macrocell11    13563  14813  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell11     3350  18163  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     3836  21998  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  25348  2462508  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   6133  31482  2462508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2466872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28998
-------------------------------------   ----- 
End-of-path arrival time (ps)           28998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q                 macrocell27     1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1            macrocell4     10439  11689  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  15039  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      3764  18804  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  22154  2466872  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   6845  28998  2466872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (timer_clk:R vs. timer_clk:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b3_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99978717p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20783
-------------------------------------   ----- 
End-of-path arrival time (ps)           20783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  99978717  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/main_1         macrocell20      7625  11125  99978717  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/q              macrocell20      3350  14475  99978717  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     6307  20783  99978717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 31062p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell12            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                            iocell12      1835   1835  31062  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_0  macrocell48   5260   7095  31062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 31637p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                            iocell15      1788   1788  31637  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_0  macrocell72   4731   6519  31637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                               iocell13      1828   1828  31665  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/main_0  macrocell49   4664   6492  31665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 31665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                             iocell13      1828   1828  31665  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_6  macrocell57   4664   6492  31665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 32177p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                               iocell14      1303   1303  32177  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/main_0  macrocell59   4677   5980  32177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 32177p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                               iocell14      1303   1303  32177  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/main_0  macrocell69   4677   5980  32177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 32316p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell11            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                               iocell11      1250   1250  32316  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/main_0  macrocell35   4591   5841  32316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 32316p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell11            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                               iocell11      1250   1250  32316  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/main_0  macrocell45   4591   5841  32316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 32454p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell10            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                               iocell10      1114   1114  32454  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/main_0  macrocell25   4589   5703  32454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 32454p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell10            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                             iocell10      1114   1114  32454  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_6  macrocell33   4589   5703  32454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2462508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31482
-------------------------------------   ----- 
End-of-path arrival time (ps)           31482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q               macrocell52     1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_2          macrocell11    13563  14813  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell11     3350  18163  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     3836  21998  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  25348  2462508  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   6133  31482  2462508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2466872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28998
-------------------------------------   ----- 
End-of-path arrival time (ps)           28998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q                 macrocell27     1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1            macrocell4     10439  11689  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  15039  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      3764  18804  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  22154  2466872  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   6845  28998  2466872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2467665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28205
-------------------------------------   ----- 
End-of-path arrival time (ps)           28205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q                 macrocell52     1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_2            macrocell11    13563  14813  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q                 macrocell11     3350  18163  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell12     4398  22561  2467665  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell12     3350  25911  2467665  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell4   2294  28205  2467665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2467771p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26219
-------------------------------------   ----- 
End-of-path arrival time (ps)           26219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q               macrocell27     1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1          macrocell4     10439  11689  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q               macrocell4      3350  15039  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      4923  19962  2467771  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  23312  2467771  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2907  26219  2467771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2467868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28622
-------------------------------------   ----- 
End-of-path arrival time (ps)           28622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q               macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell15  16026  17276  2467868  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  20626  2467868  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_1           macrocell55   7996  28622  2467868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2467868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28622
-------------------------------------   ----- 
End-of-path arrival time (ps)           28622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q               macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell15  16026  17276  2467868  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  20626  2467868  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_1           macrocell58   7996  28622  2467868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2468823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25167
-------------------------------------   ----- 
End-of-path arrival time (ps)           25167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q               macrocell52     1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell15    16026  17276  2467868  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15     3350  20626  2467868  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell3   4542  25167  2468823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2469473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27017
-------------------------------------   ----- 
End-of-path arrival time (ps)           27017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q               macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_3  macrocell15  16026  17276  2467868  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  20626  2467868  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_0       macrocell65   6391  27017  2469473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2472268p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24222
-------------------------------------   ----- 
End-of-path arrival time (ps)           24222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q            macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_2       macrocell11  13563  14813  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q            macrocell11   3350  18163  2462508  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell64   6060  24222  2472268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2472549p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23941
-------------------------------------   ----- 
End-of-path arrival time (ps)           23941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q             macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0_split\/main_8  macrocell14  15684  16934  2472549  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0_split\/q       macrocell14   3350  20284  2472549  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_8        macrocell54   3658  23941  2472549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:Net_643_3\/main_8
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2472632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23858
-------------------------------------   ----- 
End-of-path arrival time (ps)           23858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1  macrocell4   10439  11689  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q       macrocell4    3350  15039  2466872  RISE       1
\LED_Driver1:Net_643_3\/main_8           macrocell46   8819  23858  2472632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2473136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22734
-------------------------------------   ----- 
End-of-path arrival time (ps)           22734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q                 macrocell52     1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell13    11447  12697  2473136  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell13     3350  16047  2473136  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell4   6687  22734  2473136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2473544p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20446
-------------------------------------   ----- 
End-of-path arrival time (ps)           20446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q               macrocell26     1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell7     11223  12473  2473544  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  15823  2473544  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   4623  20446  2473544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2473709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22781
-------------------------------------   ----- 
End-of-path arrival time (ps)           22781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q             macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4_split\/main_8  macrocell23  15880  17130  2473709  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4_split\/q       macrocell23   3350  20480  2473709  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_6        macrocell50   2302  22781  2473709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:Net_643_3\/main_8
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2473929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22561
-------------------------------------   ----- 
End-of-path arrival time (ps)           22561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_2  macrocell11  13563  14813  2462508  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q       macrocell11   3350  18163  2462508  RISE       1
\LED_Driver2:Net_643_3\/main_8           macrocell70   4398  22561  2473929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2474125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21745
-------------------------------------   ----- 
End-of-path arrival time (ps)           21745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q                 macrocell27     1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell6     10428  11678  2474125  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell6      3350  15028  2474125  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell2   6717  21745  2474125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2474515p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21975
-------------------------------------   ----- 
End-of-path arrival time (ps)           21975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q             macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0_split\/main_6  macrocell42  13733  14983  2474515  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0_split\/q       macrocell42   3350  18333  2474515  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_8        macrocell30   3642  21975  2474515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2474718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21772
-------------------------------------   ----- 
End-of-path arrival time (ps)           21772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q               macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell7   11223  12473  2473544  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  15823  2473544  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_1           macrocell31   5949  21772  2474718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2475471p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21019
-------------------------------------   ----- 
End-of-path arrival time (ps)           21019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q               macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell7   11223  12473  2473544  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  15823  2473544  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_0       macrocell41   5195  21019  2475471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2476532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19958
-------------------------------------   ----- 
End-of-path arrival time (ps)           19958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q            macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1       macrocell4   10439  11689  2466872  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q            macrocell4    3350  15039  2466872  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell40   4919  19958  2476532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2476717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19773
-------------------------------------   ----- 
End-of-path arrival time (ps)           19773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q               macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell7   11223  12473  2473544  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  15823  2473544  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_1           macrocell34   3949  19773  2476717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2478278p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18212
-------------------------------------   ----- 
End-of-path arrival time (ps)           18212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  2476417  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2_split\/main_3       macrocell66     9044  12624  2478278  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2_split\/q            macrocell66     3350  15974  2478278  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_5             macrocell28     2238  18212  2478278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2478434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18056
-------------------------------------   ----- 
End-of-path arrival time (ps)           18056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q             macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2_split\/main_6  macrocell17  11150  12400  2478434  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2_split\/q       macrocell17   3350  15750  2478434  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_5        macrocell52   2306  18056  2478434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:sda_x_wire\/main_5
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2479139p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17351
-------------------------------------   ----- 
End-of-path arrival time (ps)           17351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q  macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:sda_x_wire\/main_5     macrocell71  16101  17351  2479139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2479158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17332
-------------------------------------   ----- 
End-of-path arrival time (ps)           17332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_3  macrocell57  16082  17332  2479158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2479214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17276
-------------------------------------   ----- 
End-of-path arrival time (ps)           17276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_6  macrocell51  16026  17276  2479214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2479351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_4  macrocell50  15889  17139  2479351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2479457p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17033
-------------------------------------   ----- 
End-of-path arrival time (ps)           17033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q             macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4_split\/main_7  macrocell1   10148  11398  2479457  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  14748  2479457  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_6        macrocell26   2285  17033  2479457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2480230p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16260
-------------------------------------   ----- 
End-of-path arrival time (ps)           16260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_7  macrocell31  15010  16260  2480230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:sda_x_wire\/main_7
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2480419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16071
-------------------------------------   ----- 
End-of-path arrival time (ps)           16071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q  macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:sda_x_wire\/main_7     macrocell71  14821  16071  2480419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2480423p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16067
-------------------------------------   ----- 
End-of-path arrival time (ps)           16067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_5  macrocell57  14817  16067  2480423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2480472p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16018
-------------------------------------   ----- 
End-of-path arrival time (ps)           16018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_8  macrocell51  14768  16018  2480472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2480752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15738
-------------------------------------   ----- 
End-of-path arrival time (ps)           15738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_7  macrocell33  14488  15738  2480752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2481102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15388
-------------------------------------   ----- 
End-of-path arrival time (ps)           15388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_4  macrocell55  14138  15388  2481102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2481102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15388
-------------------------------------   ----- 
End-of-path arrival time (ps)           15388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_4  macrocell58  14138  15388  2481102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2481166p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15324
-------------------------------------   ----- 
End-of-path arrival time (ps)           15324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_5  macrocell29  14074  15324  2481166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:StsReg\/status_5
Capture Clock  : \LED_Driver2:bI2C_UDB:StsReg\/clock
Path slack     : 2481522p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17978
-------------------------------------   ----- 
End-of-path arrival time (ps)           17978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_reg\/q     macrocell59    1250   1250  2469845  RISE       1
\LED_Driver2:bI2C_UDB:status_5\/main_0  macrocell9     7364   8614  2481522  RISE       1
\LED_Driver2:bI2C_UDB:status_5\/q       macrocell9     3350  11964  2481522  RISE       1
\LED_Driver2:bI2C_UDB:StsReg\/status_5  statusicell2   6014  17978  2481522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:StsReg\/clock                        statusicell2        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2481677p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14813
-------------------------------------   ----- 
End-of-path arrival time (ps)           14813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_3  macrocell56  13563  14813  2481677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2481732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14758
-------------------------------------   ----- 
End-of-path arrival time (ps)           14758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_2  macrocell50  13508  14758  2481732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2481738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14752
-------------------------------------   ----- 
End-of-path arrival time (ps)           14752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_5  macrocell32  13502  14752  2481738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2481859p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14631
-------------------------------------   ----- 
End-of-path arrival time (ps)           14631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_1  macrocell53  13381  14631  2481859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2482174p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14316
-------------------------------------   ----- 
End-of-path arrival time (ps)           14316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_1  macrocell29  13066  14316  2482174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2482190p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14300
-------------------------------------   ----- 
End-of-path arrival time (ps)           14300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_1  macrocell32  13050  14300  2482190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2482329p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14161
-------------------------------------   ----- 
End-of-path arrival time (ps)           14161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_2  macrocell33  12911  14161  2482329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2482359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14131
-------------------------------------   ----- 
End-of-path arrival time (ps)           14131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q            macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_1  macrocell41  12881  14131  2482359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2482451p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_2  macrocell53  12789  14039  2482451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2482458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14032
-------------------------------------   ----- 
End-of-path arrival time (ps)           14032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_3  macrocell54  12782  14032  2482458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2482526p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13964
-------------------------------------   ----- 
End-of-path arrival time (ps)           13964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_3  macrocell29  12714  13964  2482526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2482546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13944
-------------------------------------   ----- 
End-of-path arrival time (ps)           13944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_3  macrocell32  12694  13944  2482546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2482872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13618
-------------------------------------   ----- 
End-of-path arrival time (ps)           13618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_6  macrocell55  12368  13618  2482872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2482873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13617
-------------------------------------   ----- 
End-of-path arrival time (ps)           13617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_3  macrocell31  12367  13617  2482873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2482929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13561
-------------------------------------   ----- 
End-of-path arrival time (ps)           13561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_6  macrocell54  12311  13561  2482929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:Net_643_3\/main_2
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2483148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13342
-------------------------------------   ----- 
End-of-path arrival time (ps)           13342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q  macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:Net_643_3\/main_2      macrocell70  12092  13342  2483148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2483380p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_2  macrocell55  11860  13110  2483380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2483380p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_2  macrocell58  11860  13110  2483380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2483513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12977
-------------------------------------   ----- 
End-of-path arrival time (ps)           12977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_3  macrocell28  11727  12977  2483513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2483513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12977
-------------------------------------   ----- 
End-of-path arrival time (ps)           12977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_6  macrocell30  11727  12977  2483513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:Net_643_3\/main_1
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2483532p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12958
-------------------------------------   ----- 
End-of-path arrival time (ps)           12958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q  macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:Net_643_3\/main_1      macrocell70  11708  12958  2483532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:sda_x_wire\/main_6
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2483553p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q  macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:sda_x_wire\/main_6     macrocell71  11687  12937  2483553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2483604p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12886
-------------------------------------   ----- 
End-of-path arrival time (ps)           12886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q   macrocell64   1250   1250  2468423  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_10  macrocell51  11636  12886  2483604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2483716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12774
-------------------------------------   ----- 
End-of-path arrival time (ps)           12774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_9  macrocell51  11524  12774  2483716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2483719p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_7  macrocell57  11521  12771  2483719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2483792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12698
-------------------------------------   ----- 
End-of-path arrival time (ps)           12698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2468423  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_7  macrocell54  11448  12698  2483792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2483793p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12697
-------------------------------------   ----- 
End-of-path arrival time (ps)           12697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_2  macrocell52  11447  12697  2483793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2483849p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12641
-------------------------------------   ----- 
End-of-path arrival time (ps)           12641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q            macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_5  macrocell68  11391  12641  2483849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2483850p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12640
-------------------------------------   ----- 
End-of-path arrival time (ps)           12640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  2476839  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_0             macrocell53     9060  12640  2483850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2483858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12632
-------------------------------------   ----- 
End-of-path arrival time (ps)           12632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  2476417  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_0             macrocell30     9052  12632  2483858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2483861p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12629
-------------------------------------   ----- 
End-of-path arrival time (ps)           12629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_2  macrocell31  11379  12629  2483861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2483863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_1  macrocell33  11377  12627  2483863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:Net_643_3\/main_4
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2484030p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12460
-------------------------------------   ----- 
End-of-path arrival time (ps)           12460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q  macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:Net_643_3\/main_4      macrocell46  11210  12460  2484030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2484077p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12413
-------------------------------------   ----- 
End-of-path arrival time (ps)           12413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_1  macrocell56  11163  12413  2484077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2484175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12315
-------------------------------------   ----- 
End-of-path arrival time (ps)           12315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_7  macrocell27  11065  12315  2484175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2484226p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12264
-------------------------------------   ----- 
End-of-path arrival time (ps)           12264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_2  macrocell29  11014  12264  2484226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2484239p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12251
-------------------------------------   ----- 
End-of-path arrival time (ps)           12251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_2  macrocell32  11001  12251  2484239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2484291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12199
-------------------------------------   ----- 
End-of-path arrival time (ps)           12199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  2476417  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_3             macrocell27     8619  12199  2484291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2484416p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12074
-------------------------------------   ----- 
End-of-path arrival time (ps)           12074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_3  macrocell53  10824  12074  2484416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:Net_643_3\/main_6
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2484428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12062
-------------------------------------   ----- 
End-of-path arrival time (ps)           12062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q  macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:Net_643_3\/main_6    macrocell46  10812  12062  2484428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2484461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12029
-------------------------------------   ----- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_4  macrocell30  10779  12029  2484461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2484464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12026
-------------------------------------   ----- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q              macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell67  10776  12026  2484464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2484468p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12022
-------------------------------------   ----- 
End-of-path arrival time (ps)           12022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_3  macrocell52  10772  12022  2484468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:Net_643_3\/main_3
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2484473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q  macrocell52   1250   1250  2462508  RISE       1
\LED_Driver2:Net_643_3\/main_3      macrocell70  10767  12017  2484473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2484627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11863
-------------------------------------   ----- 
End-of-path arrival time (ps)           11863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_5  macrocell26  10613  11863  2484627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:sda_x_wire\/main_8
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2484627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11863
-------------------------------------   ----- 
End-of-path arrival time (ps)           11863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q  macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:sda_x_wire\/main_8   macrocell47  10613  11863  2484627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2484699p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11791
-------------------------------------   ----- 
End-of-path arrival time (ps)           11791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_5  macrocell56  10541  11791  2484699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2484714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11776
-------------------------------------   ----- 
End-of-path arrival time (ps)           11776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2468423  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_4  macrocell52  10526  11776  2484714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2484736p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell40   1250   1250  2473454  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell43  10504  11754  2484736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2484774p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11716
-------------------------------------   ----- 
End-of-path arrival time (ps)           11716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_5  macrocell50  10466  11716  2484774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2484807p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11683
-------------------------------------   ----- 
End-of-path arrival time (ps)           11683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  2476417  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_0             macrocell29     8103  11683  2484807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2484809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11681
-------------------------------------   ----- 
End-of-path arrival time (ps)           11681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_3  macrocell34  10431  11681  2484809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2485069p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_3  macrocell26  10171  11421  2485069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:sda_x_wire\/main_6
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2485069p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q  macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:sda_x_wire\/main_6     macrocell47  10171  11421  2485069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2485106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11384
-------------------------------------   ----- 
End-of-path arrival time (ps)           11384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_7  macrocell51  10134  11384  2485106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2485140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11350
-------------------------------------   ----- 
End-of-path arrival time (ps)           11350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_4  macrocell57  10100  11350  2485140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2485507p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10983
-------------------------------------   ----- 
End-of-path arrival time (ps)           10983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q       macrocell64   1250   1250  2468423  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell67   9733  10983  2485507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:Net_643_3\/main_2
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2485687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10803
-------------------------------------   ----- 
End-of-path arrival time (ps)           10803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:Net_643_3\/main_2      macrocell46   9553  10803  2485687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2485689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_1  macrocell28   9551  10801  2485689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2485689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_2  macrocell30   9551  10801  2485689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2485808p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2468423  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_8   macrocell57   9432  10682  2485808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2485894p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10596
-------------------------------------   ----- 
End-of-path arrival time (ps)           10596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_4  macrocell34   9346  10596  2485894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2485908p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_2  macrocell34   9332  10582  2485908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2486066p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q              macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell43   9174  10424  2486066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:sda_x_wire\/main_3
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2486072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10418
-------------------------------------   ----- 
End-of-path arrival time (ps)           10418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q  macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:sda_x_wire\/main_3     macrocell71   9168  10418  2486072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2486127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_2  macrocell56   9113  10363  2486127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2486165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  2476839  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_0             macrocell54     6745  10325  2486165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:sda_x_wire\/main_4
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2486233p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10257
-------------------------------------   ----- 
End-of-path arrival time (ps)           10257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:sda_x_wire\/main_4     macrocell47   9007  10257  2486233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2486258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10232
-------------------------------------   ----- 
End-of-path arrival time (ps)           10232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q              macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell64   8982  10232  2486258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2486452p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_2  macrocell54   8788  10038  2486452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2486518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_3  macrocell55   8722   9972  2486518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2486518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_3  macrocell58   8722   9972  2486518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486642p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_4  macrocell51   8598   9848  2486642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2486905p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_3  macrocell33   8335   9585  2486905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2486944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9546
-------------------------------------   ---- 
End-of-path arrival time (ps)           9546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_reg\/q         macrocell59   1250   1250  2469845  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_0  macrocell68   8296   9546  2486944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \LED_Driver1:bI2C_UDB:StsReg\/clock
Path slack     : 2487028p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12472
-------------------------------------   ----- 
End-of-path arrival time (ps)           12472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell37         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/q  macrocell37    1250   1250  2487028  RISE       1
\LED_Driver1:bI2C_UDB:status_5\/main_2     macrocell2     5615   6865  2487028  RISE       1
\LED_Driver1:bI2C_UDB:status_5\/q          macrocell2     3350  10215  2487028  RISE       1
\LED_Driver1:bI2C_UDB:StsReg\/status_5     statusicell1   2258  12472  2487028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:StsReg\/clock                        statusicell1        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:Net_643_3\/main_5
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2487044p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q  macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:Net_643_3\/main_5      macrocell70   8196   9446  2487044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2487061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9429
-------------------------------------   ---- 
End-of-path arrival time (ps)           9429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_4  macrocell31   8179   9429  2487061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:Net_643_3\/main_7
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2487076p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9414
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2473454  RISE       1
\LED_Driver1:Net_643_3\/main_7           macrocell46   8164   9414  2487076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9403
-------------------------------------   ---- 
End-of-path arrival time (ps)           9403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q     macrocell41   1250   1250  2480105  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_11  macrocell27   8153   9403  2487087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2487205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9285
-------------------------------------   ---- 
End-of-path arrival time (ps)           9285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_5  macrocell31   8035   9285  2487205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2487209p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9281
-------------------------------------   ---- 
End-of-path arrival time (ps)           9281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_4  macrocell33   8031   9281  2487209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2487216p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_6  macrocell53   8024   9274  2487216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2487238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9252
-------------------------------------   ---- 
End-of-path arrival time (ps)           9252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_6  macrocell31   8002   9252  2487238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2487280p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_4  macrocell54   7960   9210  2487280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9192
-------------------------------------   ---- 
End-of-path arrival time (ps)           9192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell40   1250   1250  2473454  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_10  macrocell27   7942   9192  2487298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2487332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q            macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_1  macrocell65   7908   9158  2487332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:sda_x_wire\/main_8
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2487332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q  macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:sda_x_wire\/main_8   macrocell71   7908   9158  2487332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2487333p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_3  macrocell50   7907   9157  2487333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2487389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_5  macrocell33   7851   9101  2487389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2487400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2473454  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_4  macrocell28   7840   9090  2487400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2487400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2473454  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_7  macrocell30   7840   9090  2487400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2487464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_5  macrocell34   7776   9026  2487464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2487473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2   2290   2290  2475737  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell40     6727   9017  2487473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2487650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_1  macrocell52   7590   8840  2487650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \LED_Driver1:sda_x_wire\/main_2
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2487691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1   2520   2520  2487691  RISE       1
\LED_Driver1:sda_x_wire\/main_2            macrocell47     6279   8799  2487691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487737p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8753
-------------------------------------   ---- 
End-of-path arrival time (ps)           8753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_9  macrocell27   7503   8753  2487737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487762p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_4  macrocell27   7478   8728  2487762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 2487764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8726
-------------------------------------   ---- 
End-of-path arrival time (ps)           8726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/q        macrocell36   1250   1250  2474139  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell37   7476   8726  2487764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell37         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 2487831p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8659
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_reg\/q            macrocell59   1250   1250  2469845  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/main_0  macrocell60   7409   8659  2487831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:sda_x_wire\/main_9
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2488112p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8378
-------------------------------------   ---- 
End-of-path arrival time (ps)           8378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q  macrocell41   1250   1250  2480105  RISE       1
\LED_Driver1:sda_x_wire\/main_9        macrocell47   7128   8378  2488112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2488117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8373
-------------------------------------   ---- 
End-of-path arrival time (ps)           8373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  2481880  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_0           macrocell26    7163   8373  2488117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver1:sda_x_wire\/main_1
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2488117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8373
-------------------------------------   ---- 
End-of-path arrival time (ps)           8373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  2481880  RISE       1
\LED_Driver1:sda_x_wire\/main_1                   macrocell47    7163   8373  2488117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2488322p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/q    macrocell36   1250   1250  2474139  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_1  macrocell44   6918   8168  2488322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2488350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_reg\/q         macrocell35   1250   1250  2473256  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_0  macrocell44   6890   8140  2488350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2488383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8107
-------------------------------------   ---- 
End-of-path arrival time (ps)           8107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_6  macrocell32   6857   8107  2488383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2488388p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q            macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_5  macrocell44   6852   8102  2488388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2488400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_4  macrocell56   6840   8090  2488400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2488644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_2  macrocell26   6596   7846  2488644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:sda_x_wire\/main_5
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2488644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q  macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:sda_x_wire\/main_5     macrocell47   6596   7846  2488644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 2488651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/q        macrocell60   1250   1250  2466526  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell61   6589   7839  2488651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell61         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:Net_643_3\/q
Path End       : \LED_Driver2:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 2488662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:Net_643_3\/q                 macrocell70   1250   1250  2472373  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/main_1  macrocell69   6578   7828  2488662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2488705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_5  macrocell53   6535   7785  2488705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2488715p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7775
-------------------------------------   ---- 
End-of-path arrival time (ps)           7775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_6  macrocell27   6525   7775  2488715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2488792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7698
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_5  macrocell55   6448   7698  2488792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2488792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7698
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_5  macrocell58   6448   7698  2488792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:Net_643_3\/q
Path End       : \LED_Driver1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 2488895p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:Net_643_3\/q                 macrocell46   1250   1250  2470243  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/main_1  macrocell45   6345   7595  2488895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2488956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_7  macrocell55   6284   7534  2488956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2488956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_6  macrocell58   6284   7534  2488956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2488961p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_1  macrocell54   6279   7529  2488961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:Net_643_3\/main_1
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2489018p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:Net_643_3\/main_1      macrocell46   6222   7472  2489018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 2489021p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell2   1210   1210  2489021  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_1             macrocell72    6259   7469  2489021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 2489070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  2489070  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_1             macrocell48    6210   7420  2489070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2489102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_6  macrocell29   6138   7388  2489102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2489282p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_8  macrocell27   5958   7208  2489282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2489371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_4  macrocell26   5869   7119  2489371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:sda_x_wire\/main_7
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2489371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:sda_x_wire\/main_7     macrocell47   5869   7119  2489371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2489516p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  2476839  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_3             macrocell51     3394   6974  2489516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:Net_643_3\/main_6
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2489558p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q  macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:Net_643_3\/main_6    macrocell70   5682   6932  2489558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2489574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell4   2290   2290  2478297  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell64     4626   6916  2489574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2489663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/q   macrocell39   1250   1250  2489663  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_4  macrocell44   5577   6827  2489663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2489683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/q    macrocell38   1250   1250  2489683  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_3  macrocell44   5557   6807  2489683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2489723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_1  macrocell57   5517   6767  2489723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2489929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6561
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_0  macrocell28   5311   6561  2489929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2489929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6561
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_1  macrocell30   5311   6561  2489929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2489954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2466872  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_5  macrocell27   5286   6536  2489954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2490266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_1  macrocell26   4974   6224  2490266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:sda_x_wire\/main_3
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2490266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  2467581  RISE       1
\LED_Driver1:sda_x_wire\/main_3     macrocell47   4974   6224  2490266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2490295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_0  macrocell52   4945   6195  2490295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:Net_643_3\/main_4
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2490368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q  macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:Net_643_3\/main_4      macrocell70   4872   6122  2490368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2490503p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5987
-------------------------------------   ---- 
End-of-path arrival time (ps)           5987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2473454  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_8   macrocell33   4737   5987  2490503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2490511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2478723  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_6  macrocell56   4729   5979  2490511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:Net_643_3\/main_7
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2490664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2468423  RISE       1
\LED_Driver2:Net_643_3\/main_7           macrocell70   4576   5826  2490664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2490710p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_1\/q       macrocell33   1250   1250  2490710  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_0  macrocell33   4530   5780  2490710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2490737p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_2  macrocell57   4503   5753  2490737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \LED_Driver1:sda_x_wire\/main_10
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2490843p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell43   1250   1250  2490843  RISE       1
\LED_Driver1:sda_x_wire\/main_10         macrocell47   4397   5647  2490843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2490902p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/q    macrocell60   1250   1250  2466526  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_1  macrocell68   4338   5588  2490902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:Net_643_3\/main_5
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2491062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:Net_643_3\/main_5      macrocell46   4178   5428  2491062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \LED_Driver2:sda_x_wire\/main_2
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2491066p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/so_comb  datapathcell3   2520   2520  2491066  RISE       1
\LED_Driver2:sda_x_wire\/main_2            macrocell71     2904   5424  2491066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2491069p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_6  macrocell34   4171   5421  2491069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2491072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell2   1210   1210  2483011  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_0           macrocell51    4208   5418  2491072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:Net_643_3\/main_3
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2491090p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q  macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:Net_643_3\/main_3      macrocell46   4150   5400  2491090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2491127p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q              macrocell48   1250   1250  2478469  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell40   4113   5363  2491127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:sda_x_wire\/main_4
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2491148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q  macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:sda_x_wire\/main_4     macrocell71   4092   5342  2491148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2491154p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466958  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_5  macrocell51   4086   5336  2491154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2491290p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2473454  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_7  macrocell29   3950   5200  2491290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2491291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/q   macrocell61   1250   1250  2486583  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_2  macrocell68   3949   5199  2491291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 2491424p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_reg\/q            macrocell49   1250   1250  2491424  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/main_0  macrocell62   3816   5066  2491424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 2491442p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_reg\/q            macrocell35   1250   1250  2473256  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell36   3798   5048  2491442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2491448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q       macrocell41   1250   1250  2480105  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_2  macrocell41   3792   5042  2491448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2491448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_3\/q       macrocell55   1250   1250  2491448  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_0  macrocell55   3792   5042  2491448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:sda_x_wire\/q
Path End       : \LED_Driver1:sda_x_wire\/main_0
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2491456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:sda_x_wire\/q       macrocell47   1250   1250  2491456  RISE       1
\LED_Driver1:sda_x_wire\/main_0  macrocell47   3784   5034  2491456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:sda_x_wire\/q
Path End       : \LED_Driver2:sda_x_wire\/main_0
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2491462p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:sda_x_wire\/q       macrocell71   1250   1250  2491462  RISE       1
\LED_Driver2:sda_x_wire\/main_0  macrocell71   3778   5028  2491462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2491465p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2465530  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_5  macrocell54   3775   5025  2491465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \LED_Driver2:sda_x_wire\/main_10
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2491572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/q  macrocell67   1250   1250  2491572  RISE       1
\LED_Driver2:sda_x_wire\/main_10         macrocell71   3668   4918  2491572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2491679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  2484676  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_0           macrocell50    3601   4811  2491679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2491736p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2468308  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_5  macrocell30   3504   4754  2491736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2491753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_2  macrocell28   3487   4737  2491753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2491753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2467979  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_3  macrocell30   3487   4737  2491753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2491860p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_3\/q       macrocell31   1250   1250  2491860  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_0  macrocell31   3380   4630  2491860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2491928p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_reg\/q         macrocell25     1250   1250  2491928  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/route_si  datapathcell1   3322   4572  2491928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2491947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_0\/q       macrocell58   1250   1250  2491947  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_0  macrocell58   3293   4543  2491947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2492002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2464908  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_1  macrocell50   3238   4488  2492002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2492032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_0\/q       macrocell34   1250   1250  2492032  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_0  macrocell34   3208   4458  2492032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2492282p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q       macrocell65   1250   1250  2483646  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_2  macrocell65   2958   4208  2492282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:sda_x_wire\/main_9
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2492282p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q  macrocell65   1250   1250  2483646  RISE       1
\LED_Driver2:sda_x_wire\/main_9        macrocell71   2958   4208  2492282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2492284p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q     macrocell65   1250   1250  2483646  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_11  macrocell51   2956   4206  2492284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2492332p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  2485336  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_1           macrocell27    2948   4158  2492332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2492350p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_reg\/q         macrocell49     1250   1250  2491424  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/route_si  datapathcell3   2900   4150  2492350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492606p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/q   macrocell37   1250   1250  2487028  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_2  macrocell44   2634   3884  2492606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2492607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_2\/q       macrocell32   1250   1250  2492607  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_0  macrocell32   2633   3883  2492607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/q   macrocell63   1250   1250  2484750  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_4  macrocell68   2631   3881  2492609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2492617p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  2485226  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_0           macrocell27    2663   3873  2492617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2492622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_1\/q       macrocell57   1250   1250  2492622  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_0  macrocell57   2618   3868  2492622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver2:sda_x_wire\/main_1
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2492637p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  2484676  RISE       1
\LED_Driver2:sda_x_wire\/main_1                   macrocell71    2643   3853  2492637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2492647p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell2   1210   1210  2486216  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_2           macrocell51    2633   3843  2492647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2492659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_4  macrocell29   2581   3831  2492659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2492660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2470119  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_4  macrocell32   2580   3830  2492660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 2492708p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/q        macrocell38   1250   1250  2489683  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell39   2532   3782  2492708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell39         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 2492713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_reg\/q            macrocell25   1250   1250  2491928  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell38   2527   3777  2492713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2492932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2469231  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_4  macrocell53   2308   3558  2492932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 2492935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/q        macrocell62   1250   1250  2484918  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell63   2305   3555  2492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell63         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/q    macrocell62   1250   1250  2484918  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_3  macrocell68   2305   3555  2492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:bus_busy_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:bus_busy_reg\/q       macrocell44   1250   1250  2492937  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_6  macrocell44   2303   3553  2492937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2492941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_2\/q       macrocell56   1250   1250  2492941  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_0  macrocell56   2299   3549  2492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:bus_busy_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:bus_busy_reg\/q       macrocell68   1250   1250  2492941  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_6  macrocell68   2299   3549  2492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2492947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2468423  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_7  macrocell53   2293   3543  2492947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2492963p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3527
-------------------------------------   ---- 
End-of-path arrival time (ps)           3527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell2   1210   1210  2484857  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_1           macrocell51    2317   3527  2492963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2492968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  2486408  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_2           macrocell27    2312   3522  2492968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b3_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99978717p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20783
-------------------------------------   ----- 
End-of-path arrival time (ps)           20783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  99978717  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/main_1         macrocell20      7625  11125  99978717  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/q              macrocell20      3350  14475  99978717  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     6307  20783  99978717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99981401p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14369
-------------------------------------   ----- 
End-of-path arrival time (ps)           14369
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99981401  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell9    8029   9239  99981401  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell9    5130  14369  99981401  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell10      0  14369  99981401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99982647p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell13   4493   7993  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell13   5130  13123  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell14      0  13123  99982647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell14      0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99982848p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12922
-------------------------------------   ----- 
End-of-path arrival time (ps)           12922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   4292   7792  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12922  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12922  99982848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983744p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10196
-------------------------------------   ----- 
End-of-path arrival time (ps)           10196
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99981401  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell10   8986  10196  99983744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984078p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   3062   6562  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  11692  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  11692  99984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984301p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11469
-------------------------------------   ----- 
End-of-path arrival time (ps)           11469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   2839   6339  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell7   5130  11469  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell8      0  11469  99984301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_164/main_1
Capture Clock  : Net_164/clock_0
Path slack     : 99984433p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12057
-------------------------------------   ----- 
End-of-path arrival time (ps)           12057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  99978717  RISE       1
Net_164/main_1                                        macrocell75      8557  12057  99984433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_164/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99984701p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9239
-------------------------------------   ---- 
End-of-path arrival time (ps)           9239
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  99981401  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell9   8029   9239  99984701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \c1_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99984774p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14726
-------------------------------------   ----- 
End-of-path arrival time (ps)           14726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  99984078  RISE       1
\c1_critical_timer:TimerUDB:status_tc\/main_1         macrocell21      3064   6564  99984774  RISE       1
\c1_critical_timer:TimerUDB:status_tc\/q              macrocell21      3350   9914  99984774  RISE       1
\c1_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     4812  14726  99984774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \tach_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \tach_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99985024p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14476
-------------------------------------   ----- 
End-of-path arrival time (ps)           14476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell13    760    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell14      0    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell14   2740   3500  99982647  RISE       1
\tach_critical_timer:TimerUDB:status_tc\/main_1         macrocell22      5318   8818  99985024  RISE       1
\tach_critical_timer:TimerUDB:status_tc\/q              macrocell22      3350  12168  99985024  RISE       1
\tach_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2308  14476  99985024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:rstSts:stsreg\/clock         statusicell7        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99985130p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8810
-------------------------------------   ---- 
End-of-path arrival time (ps)           8810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell14   5310   8810  99985130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell14      0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_111/main_1
Capture Clock  : Net_111/clock_0
Path slack     : 99985774p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  99982848  RISE       1
Net_111/main_1                                        macrocell73     7216  10716  99985774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99985947p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell13   4493   7993  99985947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b1_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99986025p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13475
-------------------------------------   ----- 
End-of-path arrival time (ps)           13475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  99982848  RISE       1
\b1_critical_timer:TimerUDB:status_tc\/main_1         macrocell18     4302   7802  99986025  RISE       1
\b1_critical_timer:TimerUDB:status_tc\/q              macrocell18     3350  11152  99986025  RISE       1
\b1_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2323  13475  99986025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99986148p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7792
-------------------------------------   ---- 
End-of-path arrival time (ps)           7792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   4292   7792  99986148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99986191p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    4249   7749  99986191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99986813p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99982848  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   3627   7127  99986813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99986865p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99978717  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   3575   7075  99986865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987378p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   3062   6562  99987378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b2_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987382p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12118
-------------------------------------   ----- 
End-of-path arrival time (ps)           12118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  99984301  RISE       1
\b2_critical_timer:TimerUDB:status_tc\/main_1         macrocell19     2999   6499  99987382  RISE       1
\b2_critical_timer:TimerUDB:status_tc\/q              macrocell19     3350   9849  99987382  RISE       1
\b2_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2269  12118  99987382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987453p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell8   2987   6487  99987453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987499p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   2941   6441  99987499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987601p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   2839   6339  99987601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : 99987663p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell13    760    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell14      0    760  99982647  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell14   2740   3500  99982647  RISE       1
Net_138/main_1                                          macrocell77      5327   8827  99987663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987904p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  99984604  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   4826   6036  99987904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_111/main_0
Capture Clock  : Net_111/clock_0
Path slack     : 99988180p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  99984604  RISE       1
Net_111/main_0                                                   macrocell73    7100   8310  99988180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99988325p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5615
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  99984604  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   4405   5615  99988325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_154/main_1
Capture Clock  : Net_154/clock_0
Path slack     : 99989114p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  99984301  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  99984301  RISE       1
Net_154/main_1                                        macrocell74     3876   7376  99989114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_174/main_1
Capture Clock  : Net_174/clock_0
Path slack     : 99989116p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  99984078  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  99984078  RISE       1
Net_174/main_1                                        macrocell76      3874   7374  99989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                           model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99986028  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell13   3402   4612  99989328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989332p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                           model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99986028  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell14   3398   4608  99989332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell14      0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989820p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99986525  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell12   2910   4120  99989820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989825p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99986525  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   2905   4115  99989825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989844p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99986548  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell8   2886   4096  99989844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989848p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99986548  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   2882   4092  99989848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_164/main_0
Capture Clock  : Net_164/clock_0
Path slack     : 99990334p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  99981401  RISE       1
Net_164/main_0                                                   macrocell75    4946   6156  99990334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_164/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_174/main_0
Capture Clock  : Net_174/clock_0
Path slack     : 99991432p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  99986525  RISE       1
Net_174/main_0                                                   macrocell76    3848   5058  99991432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_154/main_0
Capture Clock  : Net_154/clock_0
Path slack     : 99991536p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  99986548  RISE       1
Net_154/main_0                                                   macrocell74    3744   4954  99991536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 99991926p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  99986028  RISE       1
Net_138/main_0                                                     macrocell77    3354   4564  99991926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell77         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

