// Testbench
// MIPS

`define RFADSBITS 5
`define BITS 32

module test;

  MIPS MIPS_DUT(clk, rst);
  
  logic clk;
  logic rst;
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);

    clk = 1;
    rst = 1;
    #5;
    rst = 0;
    
    // Simulação de 100 ns
    #100;
    $finish;
  end
  
  always #1 clk = ~clk;
  
endmodule
