{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607046019871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607046019883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  3 19:40:19 2020 " "Processing started: Thu Dec  3 19:40:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607046019883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046019883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046019883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607046021122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607046021123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/line_adaptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/line_adaptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "hdl/cache/line_adaptor.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/line_adaptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "prefetch PREFETCH arbiter.sv(33) " "Verilog HDL Declaration information at arbiter.sv(33): object \"prefetch\" differs only in case from object \"PREFETCH\" in the same scope" {  } { { "hdl/cache/arbiter.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/arbiter.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607046041779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/cache/arbiter.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041804 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/WB.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_MEM_WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_MEM_WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_MEM_WB " "Found entity 1: sreg_MEM_WB" {  } { { "hdl/pipeline/sreg_MEM_WB.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_MEM_WB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sreg_IF_ID.sv(16) " "Verilog HDL information at sreg_IF_ID.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607046041862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_IF_ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_IF_ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_IF_ID " "Found entity 1: sreg_IF_ID" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_ID_EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_ID_EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_ID_EX " "Found entity 1: sreg_ID_EX" {  } { { "hdl/pipeline/sreg_ID_EX.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_ID_EX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_EX_MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_EX_MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_EX_MEM " "Found entity 1: sreg_EX_MEM" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_EX_MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "hdl/pipeline/MEM.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "hdl/pipeline/IF.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/IF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/ID.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hdl/pipeline/hazard_detection.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/hazard_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/EX.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu/register.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu/pc_reg.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu/cmp.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/alu.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/cache/data_array.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046041992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046041992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/cache/cache_datapath.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046042011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046042011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/cache/cache_control.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046042019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046042019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/cache/cache.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046042026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046042026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/cache/array.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607046042034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046042034 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_mem_write mp4.sv(81) " "Verilog HDL Implicit Net warning at mp4.sv(81): created implicit net for \"i_mem_write\"" {  } { { "hdl/mp4.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_out sreg_IF_ID.sv(33) " "Verilog HDL Implicit Net warning at sreg_IF_ID.sv(33): created implicit net for \"addr_out\"" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_regfile_h ID.sv(24) " "Verilog HDL Implicit Net warning at ID.sv(24): created implicit net for \"load_regfile_h\"" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/ID.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607046042621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath cpu_datapath:cpu_datapath " "Elaborating entity \"cpu_datapath\" for hierarchy \"cpu_datapath:cpu_datapath\"" {  } { { "hdl/mp4.sv" "cpu_datapath" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu_datapath:cpu_datapath\|IF:stage_IF " "Elaborating entity \"IF\" for hierarchy \"cpu_datapath:cpu_datapath\|IF:stage_IF\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_IF" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register cpu_datapath:cpu_datapath\|IF:stage_IF\|pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"cpu_datapath:cpu_datapath\|IF:stage_IF\|pc_register:PC\"" {  } { { "hdl/pipeline/IF.sv" "PC" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/IF.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_IF_ID cpu_datapath:cpu_datapath\|sreg_IF_ID:sreg_IF_ID " "Elaborating entity \"sreg_IF_ID\" for hierarchy \"cpu_datapath:cpu_datapath\|sreg_IF_ID:sreg_IF_ID\"" {  } { { "hdl/cpu/cpu_datapath.sv" "sreg_IF_ID" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042710 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_out sreg_IF_ID.sv(33) " "Verilog HDL or VHDL warning at sreg_IF_ID.sv(33): object \"addr_out\" assigned a value but never read" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042713 "|mp4|cpu_datapath:cpu_datapath|sreg_IF_ID:sreg_IF_ID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sreg_IF_ID.sv(33) " "Verilog HDL assignment warning at sreg_IF_ID.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/sreg_IF_ID.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607046042713 "|mp4|cpu_datapath:cpu_datapath|sreg_IF_ID:sreg_IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu_datapath:cpu_datapath\|ID:stage_ID " "Elaborating entity \"ID\" for hierarchy \"cpu_datapath:cpu_datapath\|ID:stage_ID\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_ID" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_rom cpu_datapath:cpu_datapath\|ID:stage_ID\|control_rom:control_rom " "Elaborating entity \"control_rom\" for hierarchy \"cpu_datapath:cpu_datapath\|ID:stage_ID\|control_rom:control_rom\"" {  } { { "hdl/pipeline/ID.sv" "control_rom" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/ID.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"i_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"s_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"b_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"u_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"j_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_out control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"ir_out\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd control_rom.sv(10) " "Verilog HDL or VHDL warning at control_rom.sv(10): object \"rd\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 control_rom.sv(10) " "Verilog HDL or VHDL warning at control_rom.sv(10): object \"rs1\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 control_rom.sv(10) " "Verilog HDL or VHDL warning at control_rom.sv(10): object \"rs2\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmpop control_rom.sv(11) " "Verilog HDL or VHDL warning at control_rom.sv(11): object \"cmpop\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluop control_rom.sv(12) " "Verilog HDL or VHDL warning at control_rom.sv(12): object \"aluop\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode control_rom.sv(13) " "Verilog HDL or VHDL warning at control_rom.sv(13): object \"opcode\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7 control_rom.sv(15) " "Verilog HDL or VHDL warning at control_rom.sv(15): object \"funct7\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/control_rom.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607046042728 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu_datapath:cpu_datapath\|ID:stage_ID\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu_datapath:cpu_datapath\|ID:stage_ID\|regfile:regfile\"" {  } { { "hdl/pipeline/ID.sv" "regfile" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/ID.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_ID_EX cpu_datapath:cpu_datapath\|sreg_ID_EX:sreg_ID_EX " "Elaborating entity \"sreg_ID_EX\" for hierarchy \"cpu_datapath:cpu_datapath\|sreg_ID_EX:sreg_ID_EX\"" {  } { { "hdl/cpu/cpu_datapath.sv" "sreg_ID_EX" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu_datapath:cpu_datapath\|EX:stage_EX " "Elaborating entity \"EX\" for hierarchy \"cpu_datapath:cpu_datapath\|EX:stage_EX\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_EX" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_datapath:cpu_datapath\|EX:stage_EX\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu_datapath:cpu_datapath\|EX:stage_EX\|alu:ALU\"" {  } { { "hdl/pipeline/EX.sv" "ALU" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/EX.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cpu_datapath:cpu_datapath\|EX:stage_EX\|cmp:CMP " "Elaborating entity \"cmp\" for hierarchy \"cpu_datapath:cpu_datapath\|EX:stage_EX\|cmp:CMP\"" {  } { { "hdl/pipeline/EX.sv" "CMP" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/EX.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_EX_MEM cpu_datapath:cpu_datapath\|sreg_EX_MEM:sreg_EX_MEM " "Elaborating entity \"sreg_EX_MEM\" for hierarchy \"cpu_datapath:cpu_datapath\|sreg_EX_MEM:sreg_EX_MEM\"" {  } { { "hdl/cpu/cpu_datapath.sv" "sreg_EX_MEM" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu_datapath:cpu_datapath\|MEM:stage_MEM " "Elaborating entity \"MEM\" for hierarchy \"cpu_datapath:cpu_datapath\|MEM:stage_MEM\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_MEM" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_MEM_WB cpu_datapath:cpu_datapath\|sreg_MEM_WB:sreg_MEM_WB " "Elaborating entity \"sreg_MEM_WB\" for hierarchy \"cpu_datapath:cpu_datapath\|sreg_MEM_WB:sreg_MEM_WB\"" {  } { { "hdl/cpu/cpu_datapath.sv" "sreg_MEM_WB" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu_datapath:cpu_datapath\|WB:stage_WB " "Elaborating entity \"WB\" for hierarchy \"cpu_datapath:cpu_datapath\|WB:stage_WB\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_WB" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042812 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WB.sv(35) " "Verilog HDL Case Statement information at WB.sv(35): all case item expressions in this case statement are onehot" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/WB.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607046042815 "|mp4|cpu_datapath:cpu_datapath|WB:stage_WB"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WB.sv(44) " "Verilog HDL Case Statement information at WB.sv(44): all case item expressions in this case statement are onehot" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/WB.sv" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607046042815 "|mp4|cpu_datapath:cpu_datapath|WB:stage_WB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection cpu_datapath:cpu_datapath\|hazard_detection:hazard " "Elaborating entity \"hazard_detection\" for hierarchy \"cpu_datapath:cpu_datapath\|hazard_detection:hazard\"" {  } { { "hdl/cpu/cpu_datapath.sv" "hazard" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cpu/cpu_datapath.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042819 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hazard_detection.sv(85) " "Verilog HDL Case Statement information at hazard_detection.sv(85): all case item expressions in this case statement are onehot" {  } { { "hdl/pipeline/hazard_detection.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/hazard_detection.sv" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607046042826 "|mp4|cpu_datapath:cpu_datapath|hazard_detection:hazard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hazard_detection.sv(94) " "Verilog HDL Case Statement information at hazard_detection.sv(94): all case item expressions in this case statement are onehot" {  } { { "hdl/pipeline/hazard_detection.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/pipeline/hazard_detection.sv" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607046042826 "|mp4|cpu_datapath:cpu_datapath|hazard_detection:hazard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:i_cache " "Elaborating entity \"cache\" for hierarchy \"cache:i_cache\"" {  } { { "hdl/mp4.sv" "i_cache" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:i_cache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache:i_cache\|cache_control:control\"" {  } { { "hdl/cache/cache.sv" "control" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:i_cache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:i_cache\|cache_datapath:datapath\"" {  } { { "hdl/cache/cache.sv" "datapath" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array cache:i_cache\|cache_datapath:datapath\|data_array:DM_cache " "Elaborating entity \"data_array\" for hierarchy \"cache:i_cache\|cache_datapath:datapath\|data_array:DM_cache\"" {  } { { "hdl/cache/cache_datapath.sv" "DM_cache" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache_datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:i_cache\|cache_datapath:datapath\|array:tag " "Elaborating entity \"array\" for hierarchy \"cache:i_cache\|cache_datapath:datapath\|array:tag\"" {  } { { "hdl/cache/cache_datapath.sv" "tag" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache_datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:i_cache\|cache_datapath:datapath\|array:valid " "Elaborating entity \"array\" for hierarchy \"cache:i_cache\|cache_datapath:datapath\|array:valid\"" {  } { { "hdl/cache/cache_datapath.sv" "valid" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache_datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_adapter cache:i_cache\|line_adapter:bus " "Elaborating entity \"line_adapter\" for hierarchy \"cache:i_cache\|line_adapter:bus\"" {  } { { "hdl/cache/cache.sv" "bus" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/cache.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "hdl/mp4.sv" "arbiter" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042931 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prefetch arbiter.sv(66) " "Verilog HDL Always Construct warning at arbiter.sv(66): inferring latch(es) for variable \"prefetch\", which holds its previous value in one or more paths through the always construct" {  } { { "hdl/cache/arbiter.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/arbiter.sv" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607046042944 "|mp4|arbiter:arbiter"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "arbiter.sv(66) " "SystemVerilog RTL Coding error at arbiter.sv(66): always_comb construct does not infer purely combinational logic." {  } { { "hdl/cache/arbiter.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/arbiter.sv" 66 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1607046042944 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prefetch arbiter.sv(66) " "Inferred latch for \"prefetch\" at arbiter.sv(66)" {  } { { "hdl/cache/arbiter.sv" "" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/cache/arbiter.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046042953 "|mp4|arbiter:arbiter"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "arbiter:arbiter " "Can't elaborate user hierarchy \"arbiter:arbiter\"" {  } { { "hdl/mp4.sv" "arbiter" { Text "/home/beo2/ece411/Hydration_is_Key/mp4/hdl/mp4.sv" 125 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607046042970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/beo2/ece411/Hydration_is_Key/mp4/output_files/mp4.map.smsg " "Generated suppressed messages file /home/beo2/ece411/Hydration_is_Key/mp4/output_files/mp4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046043061 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1086 " "Peak virtual memory: 1086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607046043207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  3 19:40:43 2020 " "Processing ended: Thu Dec  3 19:40:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607046043207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607046043207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607046043207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607046043207 ""}
