%TF.GenerationSoftware,KiCad,Pcbnew,7.0.8*%
%TF.CreationDate,2024-06-17T23:50:33+02:00*%
%TF.ProjectId,Stima V4 Master,5374696d-6120-4563-9420-4d6173746572,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L5,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.8) date 2024-06-17 23:50:33*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10O,4.500000X10.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,5.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,2.400000X2.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,2.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16RoundRect,0.250000X-0.250000X0.750000X-0.250000X-0.750000X0.250000X-0.750000X0.250000X0.750000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17RoundRect,0.250000X-0.250000X1.000000X-0.250000X-1.000000X0.250000X-1.000000X0.250000X1.000000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,0.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20R,1.800000X2.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,1.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22C,2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23C,2.500000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD24C,1.000000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD25C,1.100000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD26C,0.600000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD27C,1.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.N,unconnected-(A3-A-Pad1)*%
%TO.C,A3*%
X204203900Y-60769980D03*
%TD*%
D11*
%TO.N,unconnected-(A4-A-Pad1)*%
%TO.C,A4*%
X94983180Y-73698100D03*
%TD*%
%TO.N,unconnected-(A1-A-Pad1)*%
%TO.C,A1*%
X153124020Y-73698100D03*
%TD*%
%TO.N,unconnected-(A2-A-Pad1)*%
%TO.C,A2*%
X132702180Y-149771100D03*
%TD*%
D12*
%TO.N,GND*%
%TO.C,GND1*%
X160541790Y-83363940D03*
%TD*%
%TO.N,PB14{slash}I2C2_SDA*%
%TO.C,TP9*%
X109233790Y-144958940D03*
%TD*%
D13*
%TO.N,Net-(FIL4-Pad2)*%
%TO.C,J5*%
X149950380Y-133411900D03*
D14*
%TO.N,Net-(FIL2-Pad2)*%
X149950380Y-129911900D03*
%TO.N,Net-(FIL5-Pad2)*%
X149950380Y-126411900D03*
%TO.N,Net-(FIL3-Pad2)*%
X149950380Y-122911900D03*
%TO.N,EGND*%
X149950380Y-119411900D03*
%TD*%
D15*
%TO.N,/Stima V4 Master_Can_RS232/USART2_RX*%
%TO.C,JP3*%
X160617260Y-95872300D03*
%TO.N,PD6{slash}232_RX*%
X160617260Y-98412300D03*
%TO.N,Net-(U9-RO1)*%
X160617260Y-100952300D03*
%TD*%
D12*
%TO.N,Net-(U1A-PE10)*%
%TO.C,TP7*%
X125997790Y-107874940D03*
%TD*%
D15*
%TO.N,+5V*%
%TO.C,J7*%
X115049180Y-140881100D03*
%TO.N,PB10{slash}I2C2_SCL*%
X115049180Y-138341100D03*
%TO.N,GND*%
X117589180Y-140881100D03*
%TO.N,PB14{slash}I2C2_SDA*%
X117589180Y-138341100D03*
%TO.N,ENC_A*%
X120129180Y-140881100D03*
%TO.N,-RES_DISP*%
X120129180Y-138341100D03*
%TO.N,ENC_B*%
X122669180Y-140881100D03*
%TO.N,unconnected-(J7-Pad8)*%
X122669180Y-138341100D03*
%TO.N,KEY1*%
X125209180Y-140881100D03*
%TO.N,EN+5VE*%
X125209180Y-138341100D03*
%TD*%
D12*
%TO.N,Net-(U1A-PA8)*%
%TO.C,MCO1*%
X113424790Y-117780940D03*
%TD*%
D16*
%TO.N,*%
%TO.C,J6*%
X139101780Y-149110700D03*
D17*
X139101780Y-152920700D03*
D18*
X142021580Y-151625300D03*
X144816780Y-151625300D03*
D17*
X147737780Y-152920700D03*
D16*
X147763180Y-149110700D03*
%TD*%
D19*
%TO.N,GND*%
%TO.C,U12*%
X139840980Y-71417500D03*
X139840980Y-72306500D03*
X139840980Y-73195500D03*
X140348980Y-71417500D03*
D20*
X140348980Y-72306500D03*
D19*
X140348980Y-73195500D03*
X140856980Y-71417500D03*
X140856980Y-72306500D03*
X140856980Y-73195500D03*
%TD*%
D12*
%TO.N,BUZZER*%
%TO.C,TP2*%
X137300790Y-92126940D03*
%TD*%
D15*
%TO.N,Net-(JP2-Pad1)*%
%TO.C,JP2*%
X102476180Y-60742500D03*
%TO.N,/Stima V4 Master_Can_RS232/CANL*%
X99936180Y-60742500D03*
%TD*%
D12*
%TO.N,+3V3D*%
%TO.C,+3V3D1*%
X172809020Y-67094100D03*
%TD*%
%TO.N,PB10{slash}I2C2_SCL*%
%TO.C,TP8*%
X109233790Y-140640940D03*
%TD*%
%TO.N,+3V3SDC*%
%TO.C,+3V3SDC1*%
X97168790Y-132131940D03*
%TD*%
%TO.N,PD6{slash}232_RX*%
%TO.C,TP6*%
X160642180Y-92240100D03*
%TD*%
D21*
%TO.N,Net-(DL1-K)*%
%TO.C,J8*%
X160261180Y-65951100D03*
%TD*%
D12*
%TO.N,CAN1_RX*%
%TO.C,TP4*%
X91173180Y-58712100D03*
%TD*%
%TO.N,+5V*%
%TO.C,+5V1*%
X132169020Y-79794100D03*
%TD*%
D15*
%TO.N,Net-(BATT1-Pad1)*%
%TO.C,BATT1*%
X160642180Y-89446100D03*
%TO.N,Net-(U1B-VBAT)*%
X160642180Y-86906100D03*
%TD*%
%TO.N,+5V*%
%TO.C,BZ1*%
X155080780Y-85268940D03*
X153810780Y-85268940D03*
%TO.N,Net-(BZ1--)*%
X148730780Y-85268940D03*
X147460780Y-85268940D03*
%TD*%
D12*
%TO.N,/Stima V4 Master_Display&SDC/+12VD*%
%TO.C,+12VD1*%
X172809020Y-72047100D03*
%TD*%
%TO.N,CAN1_TX*%
%TO.C,TP3*%
X89014180Y-61252100D03*
%TD*%
D15*
%TO.N,+5V*%
%TO.C,JP4*%
X160490020Y-79794100D03*
%TO.N,Net-(JP4-Pad2)*%
X160490020Y-77254100D03*
%TD*%
%TO.N,/Stima V4 Master_Can_RS232/CANH*%
%TO.C,JP1*%
X99936180Y-58204100D03*
%TO.N,Net-(JP1-Pad2)*%
X102476180Y-58204100D03*
%TD*%
D22*
%TO.N,Net-(C15-Pad1)*%
%TO.C,C15*%
X149746790Y-97714940D03*
%TO.N,GND*%
X144666710Y-97715020D03*
%TD*%
D23*
%TO.N,Net-(D1-A)*%
%TO.C,J9*%
X146291900Y-59372980D03*
%TO.N,EGND*%
X140703900Y-59372980D03*
%TD*%
D15*
%TO.N,+5V*%
%TO.C,U8*%
X91529020Y-110655100D03*
%TO.N,+3V3*%
X91529020Y-108115100D03*
%TO.N,SPI1_NSS*%
X91529020Y-105575100D03*
%TO.N,UPIN27_D8*%
X91529020Y-103035100D03*
%TO.N,UPIN27_D9*%
X91529020Y-100495100D03*
%TO.N,UPIN27_D10*%
X91529020Y-97955100D03*
%TO.N,SPI1_MOSI*%
X91529020Y-95415100D03*
%TO.N,SPI1_MISO*%
X91529020Y-92875100D03*
%TO.N,SPI1_CLK*%
X91529020Y-90335100D03*
%TO.N,unconnected-(U8-REF-Pad10)*%
X91529020Y-87795100D03*
%TO.N,UPIN27_PC4*%
X94069020Y-87795100D03*
%TO.N,UPIN27_PC0*%
X96609020Y-87795100D03*
%TO.N,UPIN27_PC3*%
X99149020Y-87795100D03*
%TO.N,unconnected-(U8-A3-Pad14)*%
X101689020Y-87795100D03*
%TO.N,I2C1_SDA*%
X104229020Y-87795100D03*
%TO.N,I2C1_SCL*%
X106769020Y-87795100D03*
%TO.N,unconnected-(U8-A6-Pad17)*%
X109309020Y-87795100D03*
%TO.N,unconnected-(U8-A7-Pad18)*%
X111849020Y-87795100D03*
%TO.N,/Stima V4 Master_Can_RS232/USART2_RX*%
X111849020Y-90335100D03*
%TO.N,PD5{slash}232_TX*%
X111849020Y-92875100D03*
%TO.N,USART1_RX*%
X111849020Y-95415100D03*
%TO.N,USART1_TX*%
X111849020Y-97955100D03*
%TO.N,UPIN27_D4*%
X111849020Y-100495100D03*
%TO.N,UPIN27_D5*%
X111849020Y-103035100D03*
%TO.N,UPIN27_D6*%
X111849020Y-105575100D03*
%TO.N,/Stima V4 Master_Can_RS232/RST*%
X111849020Y-108115100D03*
%TO.N,GND*%
X111849020Y-110655100D03*
%TD*%
D12*
%TO.N,+3V3*%
%TO.C,+3V3*%
X133603950Y-90146710D03*
%TD*%
D15*
%TO.N,Net-(U1B-PH3{slash}BOOT0)*%
%TO.C,BOOT1*%
X125108790Y-134036940D03*
%TO.N,+3V3*%
X122568790Y-134036940D03*
%TD*%
D12*
%TO.N,Net-(D2-K)*%
%TO.C,+5VM1*%
X127470020Y-88049100D03*
%TD*%
D15*
%TO.N,+5V*%
%TO.C,J7'1*%
X186525020Y-56426100D03*
%TO.N,PB10{slash}I2C2_SCL*%
X186525020Y-58966100D03*
%TO.N,GND*%
X189065020Y-56426100D03*
%TO.N,PB14{slash}I2C2_SDA*%
X189065020Y-58966100D03*
%TO.N,ENC_A*%
X191605020Y-56426100D03*
%TO.N,-RES_DISP*%
X191605020Y-58966100D03*
%TO.N,ENC_B*%
X194145020Y-56426100D03*
%TO.N,unconnected-(J7'1-Pad8)*%
X194145020Y-58966100D03*
%TO.N,KEY1*%
X196685020Y-56426100D03*
%TO.N,EN+5VE*%
X196685020Y-58966100D03*
%TD*%
D12*
%TO.N,PD5{slash}232_TX*%
%TO.C,TP5*%
X161938790Y-111049940D03*
%TD*%
%TO.N,EN+5VE*%
%TO.C,TP1*%
X172555020Y-107480100D03*
%TD*%
D15*
%TO.N,/Stima V4 Master_Can_RS232/CANL*%
%TO.C,J4*%
X132804020Y-63919100D03*
%TO.N,EGND*%
X128994020Y-63919100D03*
%TO.N,+AL*%
X125184020Y-63919100D03*
%TO.N,EGND*%
X121374020Y-63919100D03*
%TO.N,/Stima V4 Master_Can_RS232/CANH*%
X117564020Y-63919100D03*
%TD*%
D12*
%TO.N,+12V*%
%TO.C,+12V1*%
X127851020Y-71158100D03*
%TD*%
D24*
%TO.N,SDMMC1_CK*%
X123076790Y-114351940D03*
X123711790Y-122352940D03*
%TO.N,GND*%
X191656790Y-74981940D03*
X186398020Y-93637100D03*
D25*
X127648790Y-133401940D03*
D24*
X183020790Y-72568940D03*
D25*
X140626980Y-79438500D03*
D24*
X142481180Y-68491100D03*
X178905020Y-127546100D03*
D25*
X137832980Y-75120500D03*
X143293980Y-75120500D03*
X137832980Y-79438500D03*
D24*
X161938790Y-107620940D03*
X97676790Y-136830940D03*
D25*
X139407780Y-120383300D03*
D24*
X108318180Y-66586100D03*
X136766180Y-106591100D03*
X141745790Y-125527940D03*
X188684020Y-81318100D03*
X101474020Y-77481490D03*
D25*
X142380790Y-115748940D03*
D24*
X133998790Y-133020940D03*
X189878790Y-70155940D03*
D25*
X108217790Y-138735940D03*
D24*
X140449180Y-70013500D03*
D25*
X114567790Y-129591940D03*
D24*
X121298790Y-106858940D03*
D25*
X135559990Y-86311310D03*
X94501790Y-136322940D03*
X100216790Y-110922940D03*
X147688180Y-146596100D03*
D24*
X178778020Y-109004100D03*
X138570790Y-123876940D03*
X103506020Y-68591490D03*
X119393790Y-98857940D03*
X146545900Y-108648980D03*
X136665790Y-96952940D03*
X99555180Y-68364100D03*
X142888790Y-92126940D03*
X91199790Y-131496940D03*
X168618020Y-126149100D03*
X140576180Y-68491100D03*
X142354180Y-69761100D03*
D25*
X109106790Y-117526940D03*
D24*
X182461020Y-88811100D03*
D25*
X91046180Y-153327100D03*
D24*
X146698790Y-141656940D03*
D25*
X138697790Y-142037940D03*
X121195980Y-76263500D03*
X140626980Y-75120500D03*
D24*
X138671180Y-68491100D03*
D25*
X143293980Y-79438500D03*
D26*
X128766780Y-83729500D03*
X126328380Y-85202700D03*
D25*
X110629580Y-153809700D03*
D24*
X199225020Y-89827100D03*
X107189020Y-77481490D03*
%TO.N,EGND*%
X110985180Y-66713100D03*
X110477180Y-66205100D03*
X94856180Y-60236100D03*
D25*
%TO.N,-RESET*%
X110376790Y-115875940D03*
D24*
X129553790Y-118161940D03*
X129553790Y-114351940D03*
D25*
X109487790Y-112065940D03*
D24*
X131204790Y-129845940D03*
%TO.N,+12V*%
X108318180Y-69253100D03*
%TO.N,+5V*%
X194704790Y-78410940D03*
D27*
X86627790Y-80569940D03*
D24*
X103125020Y-77481490D03*
D27*
X115430180Y-77889100D03*
D24*
X145936790Y-81712940D03*
D27*
X100343790Y-129210940D03*
D24*
X183274790Y-64440940D03*
%TO.N,+3V3*%
X139078790Y-100127940D03*
X119266790Y-109144940D03*
D25*
X132347790Y-137211940D03*
D24*
X161938790Y-103429940D03*
X115710790Y-122479940D03*
D25*
X117234790Y-129591940D03*
D24*
X107201790Y-128956940D03*
X121298790Y-100254940D03*
D25*
X104407790Y-111938940D03*
D24*
X135395790Y-106604940D03*
X145555790Y-111176940D03*
X105538020Y-77481490D03*
D26*
X137834580Y-126122100D03*
D24*
X136538790Y-130861940D03*
X137935790Y-115875940D03*
%TO.N,+3V3D*%
X199225020Y-81826100D03*
X192279020Y-83577490D03*
D25*
%TO.N,3V3USB*%
X137427790Y-135941940D03*
X112154790Y-127559940D03*
D24*
%TO.N,EN+5VE*%
X188684020Y-65189100D03*
X132347790Y-122225940D03*
X187592790Y-76759940D03*
X182461020Y-106845100D03*
%TO.N,ENC_A*%
X131839790Y-124765940D03*
X170396020Y-116751100D03*
%TO.N,ENC_B*%
X179794020Y-113957100D03*
X132220790Y-123622940D03*
%TO.N,KEY1*%
X133617790Y-122098940D03*
X168618020Y-123609100D03*
X128664790Y-137084940D03*
%TO.N,SDMMC1_D3*%
X122314790Y-113208940D03*
X115202790Y-135941940D03*
X115456790Y-133782940D03*
X122441790Y-122352940D03*
%TO.N,SDMMC1_D0*%
X111392790Y-122860940D03*
X121806790Y-119685940D03*
X111392790Y-133592440D03*
%TO.N,+3V3SDC*%
X99835790Y-136830940D03*
X106312790Y-137402440D03*
X91453790Y-133655940D03*
%TO.N,/Stima V4 Master_Display&SDC/+12VD*%
X185255020Y-90462100D03*
X198590020Y-88430100D03*
X184671790Y-79934940D03*
%TO.N,Net-(U1B-VBAT)*%
X138951790Y-127115440D03*
D25*
%TO.N,Net-(FIL7-VBUS{slash}ID)*%
X144412790Y-138100940D03*
X146291180Y-146342100D03*
X140449180Y-146088100D03*
%TO.N,Net-(U12-BIAS)*%
X143801980Y-73469500D03*
X145071980Y-70040500D03*
D24*
%TO.N,-RES_DISP*%
X198844020Y-80048100D03*
X118631790Y-110795940D03*
%TO.N,PB10{slash}I2C2_SCL*%
X189319020Y-83477100D03*
X116726790Y-111938940D03*
%TO.N,PB14{slash}I2C2_SDA*%
X117615790Y-113335940D03*
X117742790Y-109779940D03*
X190208020Y-87414100D03*
%TO.N,Net-(U9-DO1)*%
X142380790Y-132004940D03*
X157366790Y-107239940D03*
%TO.N,Net-(U9-DO2)*%
X152006900Y-112331980D03*
X153505020Y-120307100D03*
%TO.N,Net-(U9-RIN1)*%
X157315020Y-109004100D03*
X144386900Y-132016980D03*
%TO.N,Net-(U9-RIN2)*%
X147815900Y-128460980D03*
X151092020Y-113449100D03*
%TO.N,SD_DTC*%
X110503790Y-137084940D03*
X91427180Y-148120100D03*
X108598790Y-115240940D03*
%TO.N,SDMMC1_D2*%
X114059790Y-133401940D03*
X114059790Y-136703940D03*
%TO.N,SDMMC1_D1*%
X112154790Y-116129940D03*
X110249790Y-133211440D03*
D25*
%TO.N,Net-(FIL7-IN1-)*%
X141846180Y-144691100D03*
X144640180Y-145199100D03*
D24*
%TO.N,PA11{slash}USB_DM*%
X116980790Y-121336940D03*
D25*
X142761790Y-138100940D03*
D24*
%TO.N,PA12{slash}USB_DP*%
X116980790Y-122733940D03*
D25*
X141745790Y-139243940D03*
D24*
%TO.N,/Stima V4 Master_Cpu/PB3{slash}SWO*%
X111392790Y-121463940D03*
X127140790Y-120193940D03*
D25*
%TO.N,/Stima V4 Master_Cpu/USART4_TX*%
X109106790Y-122352940D03*
D24*
X125997790Y-117780940D03*
D25*
%TO.N,/Stima V4 Master_Cpu/PA14{slash}SWCLK*%
X109487790Y-129464940D03*
X109360790Y-123749940D03*
%TO.N,/Stima V4 Master_Cpu/USART4_RX*%
X112916790Y-119558940D03*
D24*
X121806790Y-116891940D03*
%TO.N,PD6{slash}232_RX*%
X136665790Y-127051940D03*
X142481180Y-104051100D03*
X128791790Y-128321940D03*
%TO.N,BUZZER*%
X140602790Y-109652940D03*
%TO.N,/Stima V4 Master_Cpu/PA2{slash}F_-CS*%
X135649790Y-100000940D03*
X137655180Y-111798100D03*
%TO.N,CAN1_TX*%
X120231020Y-85128100D03*
X100952180Y-74714100D03*
X125235790Y-123495940D03*
%TO.N,CAN1_RX*%
X121501020Y-86017100D03*
X104268020Y-76084490D03*
X125108790Y-121209940D03*
%TO.N,PD5{slash}232_TX*%
X126632790Y-125019940D03*
X144666790Y-115367940D03*
X125743790Y-93904940D03*
X127013790Y-113462940D03*
%TO.N,UPIN27_PC0*%
X133744790Y-93777940D03*
X133490790Y-118034940D03*
%TO.N,UPIN27_PC3*%
X133617790Y-115494940D03*
X134709020Y-94907100D03*
%TO.N,SPI1_NSS*%
X135242180Y-105067100D03*
X134252790Y-98095940D03*
%TO.N,SPI1_CLK*%
X135877180Y-103797100D03*
X135141790Y-96952940D03*
%TO.N,UPIN27_PC4*%
X123660020Y-88684100D03*
X129680790Y-108382940D03*
%TO.N,EN_CAN*%
X122390020Y-86906100D03*
X108699180Y-74968100D03*
X124803020Y-106718100D03*
%TO.N,STB_CAN*%
X101079180Y-69634100D03*
X123279020Y-108750100D03*
X118961020Y-84239100D03*
D25*
%TO.N,UPIN27_D8*%
X95009790Y-113462940D03*
%TO.N,UPIN27_D9*%
X96406790Y-114732940D03*
D24*
%TO.N,USART1_RX*%
X122060790Y-120955940D03*
X116980790Y-95428940D03*
D25*
%TO.N,UPIN27_D10*%
X107328790Y-131115940D03*
D24*
%TO.N,PD3{slash}232_CTS*%
X136284790Y-129210940D03*
X147841790Y-116256940D03*
X125743790Y-129083940D03*
%TO.N,PD4{slash}232_RTS*%
X146698790Y-115748940D03*
X127140790Y-128829940D03*
X137046790Y-128194940D03*
%TO.N,SPI1_MISO*%
X128410790Y-123749940D03*
X127013790Y-94539940D03*
%TO.N,SPI1_MOSI*%
X127775790Y-95555940D03*
X128918790Y-122479940D03*
%TO.N,USART1_TX*%
X129553790Y-96952940D03*
X130315790Y-119558940D03*
%TO.N,I2C1_SDA*%
X130188790Y-93142940D03*
X131585790Y-120193940D03*
%TO.N,I2C1_SCL*%
X130823790Y-94539940D03*
X132601790Y-120955940D03*
%TD*%
M02*
