<stg><name>blake2s</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
.preheader45.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i512* %data_V), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader45.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %hash_V), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader45.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @blake2s_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
.preheader45.preheader:3  %h_V = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="h_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
.preheader45.preheader:4  %m_V = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="m_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader45.preheader:5  br label %.preheader45

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader45:0  %i_0 = phi i4 [ %i, %0 ], [ 0, %.preheader45.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader45:1  %icmp_ln46 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader45:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader45:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45:4  br i1 %icmp_ln46, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln47 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %IV_V_addr = getelementptr [8 x i32]* @IV_V, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="IV_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="3">
<![CDATA[
:2  %IV_V_load = load i32* %IV_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IV_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %h_V_addr = getelementptr [8 x i32]* %h_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="h_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %h_V_load = load i32* %h_V_addr, align 16

]]></Node>
<StgValue><ssdm name="h_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="3">
<![CDATA[
:2  %IV_V_load = load i32* %IV_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IV_V_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %h_V_addr_2 = getelementptr [8 x i32]* %h_V, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="h_V_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %IV_V_load, i32* %h_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader45

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %h_V_load = load i32* %h_V_addr, align 16

]]></Node>
<StgValue><ssdm name="h_V_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %xor_ln719 = xor i32 %h_V_load, 16842784

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  store i32 %xor_ln719, i32* %h_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader.preheader:4  %p_Val2_s = call i512 @_ssdm_op_Read.ap_auto.i512P(i512* %data_V)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i2_0 = phi i5 [ %i_3, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln52 = icmp eq i5 %i2_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_3 = add i5 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln52, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln53 = zext i5 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="5">
<![CDATA[
:1  %trunc_ln53 = trunc i5 %i2_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:2  %Lo_assign = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln53, i5 0)

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %or_ln53 = or i9 %Lo_assign, 31

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %icmp_ln665 = icmp ugt i9 %Lo_assign, %or_ln53

]]></Node>
<StgValue><ssdm name="icmp_ln665"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="9">
<![CDATA[
:5  %zext_ln665 = zext i9 %Lo_assign to i10

]]></Node>
<StgValue><ssdm name="zext_ln665"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="9">
<![CDATA[
:6  %zext_ln665_1 = zext i9 %or_ln53 to i10

]]></Node>
<StgValue><ssdm name="zext_ln665_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp = call i512 @llvm.part.select.i512(i512 %p_Val2_s, i32 511, i32 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %sub_ln665 = sub i10 %zext_ln665, %zext_ln665_1

]]></Node>
<StgValue><ssdm name="sub_ln665"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %xor_ln665 = xor i10 %zext_ln665, 511

]]></Node>
<StgValue><ssdm name="xor_ln665"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %sub_ln665_1 = sub i10 %zext_ln665_1, %zext_ln665

]]></Node>
<StgValue><ssdm name="sub_ln665_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:11  %select_ln665 = select i1 %icmp_ln665, i10 %sub_ln665, i10 %sub_ln665_1

]]></Node>
<StgValue><ssdm name="select_ln665"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
:12  %select_ln665_1 = select i1 %icmp_ln665, i512 %tmp, i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln665_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:13  %select_ln665_2 = select i1 %icmp_ln665, i10 %xor_ln665, i10 %zext_ln665

]]></Node>
<StgValue><ssdm name="select_ln665_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %sub_ln665_2 = sub i10 511, %select_ln665

]]></Node>
<StgValue><ssdm name="sub_ln665_2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="10">
<![CDATA[
:15  %zext_ln665_2 = zext i10 %select_ln665_2 to i512

]]></Node>
<StgValue><ssdm name="zext_ln665_2"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="10">
<![CDATA[
:16  %zext_ln665_3 = zext i10 %sub_ln665_2 to i512

]]></Node>
<StgValue><ssdm name="zext_ln665_3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:17  %lshr_ln665 = lshr i512 %select_ln665_1, %zext_ln665_2

]]></Node>
<StgValue><ssdm name="lshr_ln665"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:18  %lshr_ln665_1 = lshr i512 -1, %zext_ln665_3

]]></Node>
<StgValue><ssdm name="lshr_ln665_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:19  %p_Result_s = and i512 %lshr_ln665, %lshr_ln665_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="512">
<![CDATA[
:20  %trunc_ln665 = trunc i512 %p_Result_s to i32

]]></Node>
<StgValue><ssdm name="trunc_ln665"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %m_V_addr = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="m_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:22  store i32 %trunc_ln665, i32* %m_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="4">
<![CDATA[
:0  call fastcc void @compress([8 x i32]* %h_V, [16 x i32]* %m_V)

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="4">
<![CDATA[
:0  call fastcc void @compress([8 x i32]* %h_V, [16 x i32]* %m_V)

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i3_0 = phi i4 [ 0, %2 ], [ %i_4, %4 ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln58 = icmp eq i4 %i3_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_4 = add i4 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln58, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln59 = zext i4 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %h_V_addr_3 = getelementptr [8 x i32]* %h_V, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="h_V_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="3">
<![CDATA[
:2  %h_V_load_2 = load i32* %h_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="h_V_load_2"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="3">
<![CDATA[
:2  %h_V_load_2 = load i32* %h_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="h_V_load_2"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %hash_V_addr = getelementptr [8 x i32]* %hash_V, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="hash_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %h_V_load_2, i32* %hash_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="93" name="data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_V"/></StgValue>
</port>
<port id="94" name="hash_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="hash_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="IV_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="IV_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="SIGMA_V_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="SIGMA_V_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="SIGMA_V_2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="SIGMA_V_3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="SIGMA_V_4" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="SIGMA_V_5" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="SIGMA_V_6" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="SIGMA_V_7" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="SIGMA_V_8" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="SIGMA_V_9" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="SIGMA_V_10" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="SIGMA_V_11" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="SIGMA_V_12" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="SIGMA_V_13" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="SIGMA_V_14" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="SIGMA_V_15" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SIGMA_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="9">
</dataflow>
<dataflow id="114" from="data_V" to="specbitsmap_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="10">
</dataflow>
<dataflow id="116" from="hash_V" to="specbitsmap_ln0" fromId="94" toId="10">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="117" toId="11">
</dataflow>
<dataflow id="120" from="blake2s_str" to="spectopmodule_ln0" fromId="119" toId="11">
</dataflow>
<dataflow id="122" from="StgValue_121" to="h_V" fromId="121" toId="12">
</dataflow>
<dataflow id="123" from="StgValue_121" to="m_V" fromId="121" toId="13">
</dataflow>
<dataflow id="124" from="i" to="i_0" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="125" from="br_ln46" to="i_0" fromId="28" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="127" from="StgValue_126" to="i_0" fromId="126" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln46" to="i_0" fromId="14" toId="15">
</dataflow>
<dataflow id="129" from="i_0" to="icmp_ln46" fromId="15" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_130" to="icmp_ln46" fromId="130" toId="16">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="132" toId="17">
</dataflow>
<dataflow id="135" from="StgValue_134" to="empty" fromId="134" toId="17">
</dataflow>
<dataflow id="136" from="StgValue_134" to="empty" fromId="134" toId="17">
</dataflow>
<dataflow id="137" from="StgValue_134" to="empty" fromId="134" toId="17">
</dataflow>
<dataflow id="138" from="i_0" to="i" fromId="15" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_139" to="i" fromId="139" toId="18">
</dataflow>
<dataflow id="141" from="icmp_ln46" to="br_ln46" fromId="16" toId="19">
</dataflow>
<dataflow id="142" from="i_0" to="zext_ln47" fromId="15" toId="20">
</dataflow>
<dataflow id="143" from="IV_V" to="IV_V_addr" fromId="95" toId="21">
</dataflow>
<dataflow id="145" from="StgValue_144" to="IV_V_addr" fromId="144" toId="21">
</dataflow>
<dataflow id="146" from="zext_ln47" to="IV_V_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="147" from="IV_V_addr" to="IV_V_load" fromId="21" toId="22">
</dataflow>
<dataflow id="148" from="h_V" to="h_V_addr" fromId="12" toId="23">
</dataflow>
<dataflow id="149" from="StgValue_144" to="h_V_addr" fromId="144" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_144" to="h_V_addr" fromId="144" toId="23">
</dataflow>
<dataflow id="151" from="h_V_addr" to="h_V_load" fromId="23" toId="24">
</dataflow>
<dataflow id="152" from="IV_V_addr" to="IV_V_load" fromId="21" toId="25">
</dataflow>
<dataflow id="153" from="h_V" to="h_V_addr_2" fromId="12" toId="26">
</dataflow>
<dataflow id="154" from="StgValue_144" to="h_V_addr_2" fromId="144" toId="26">
</dataflow>
<dataflow id="155" from="zext_ln47" to="h_V_addr_2" fromId="20" toId="26">
</dataflow>
<dataflow id="156" from="IV_V_load" to="store_ln47" fromId="25" toId="27">
</dataflow>
<dataflow id="157" from="h_V_addr_2" to="store_ln47" fromId="26" toId="27">
</dataflow>
<dataflow id="158" from="h_V_addr" to="h_V_load" fromId="23" toId="29">
</dataflow>
<dataflow id="159" from="h_V_load" to="xor_ln719" fromId="29" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_160" to="xor_ln719" fromId="160" toId="30">
</dataflow>
<dataflow id="162" from="xor_ln719" to="store_ln49" fromId="30" toId="31">
</dataflow>
<dataflow id="163" from="h_V_addr" to="store_ln49" fromId="23" toId="31">
</dataflow>
<dataflow id="165" from="_ssdm_op_Read.ap_auto.i512P" to="p_Val2_s" fromId="164" toId="32">
</dataflow>
<dataflow id="166" from="data_V" to="p_Val2_s" fromId="93" toId="32">
</dataflow>
<dataflow id="167" from="i_3" to="i2_0" fromId="37" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="br_ln52" to="i2_0" fromId="62" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="170" from="StgValue_169" to="i2_0" fromId="169" toId="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="171" from="br_ln52" to="i2_0" fromId="33" toId="34">
</dataflow>
<dataflow id="172" from="i2_0" to="icmp_ln52" fromId="34" toId="35">
</dataflow>
<dataflow id="174" from="StgValue_173" to="icmp_ln52" fromId="173" toId="35">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="132" toId="36">
</dataflow>
<dataflow id="177" from="StgValue_176" to="empty_9" fromId="176" toId="36">
</dataflow>
<dataflow id="178" from="StgValue_176" to="empty_9" fromId="176" toId="36">
</dataflow>
<dataflow id="179" from="StgValue_176" to="empty_9" fromId="176" toId="36">
</dataflow>
<dataflow id="180" from="i2_0" to="i_3" fromId="34" toId="37">
</dataflow>
<dataflow id="182" from="StgValue_181" to="i_3" fromId="181" toId="37">
</dataflow>
<dataflow id="183" from="icmp_ln52" to="br_ln52" fromId="35" toId="38">
</dataflow>
<dataflow id="184" from="i2_0" to="zext_ln53" fromId="34" toId="39">
</dataflow>
<dataflow id="185" from="i2_0" to="trunc_ln53" fromId="34" toId="40">
</dataflow>
<dataflow id="187" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="Lo_assign" fromId="186" toId="41">
</dataflow>
<dataflow id="188" from="trunc_ln53" to="Lo_assign" fromId="40" toId="41">
</dataflow>
<dataflow id="189" from="StgValue_169" to="Lo_assign" fromId="169" toId="41">
</dataflow>
<dataflow id="190" from="Lo_assign" to="or_ln53" fromId="41" toId="42">
</dataflow>
<dataflow id="192" from="StgValue_191" to="or_ln53" fromId="191" toId="42">
</dataflow>
<dataflow id="193" from="Lo_assign" to="icmp_ln665" fromId="41" toId="43">
</dataflow>
<dataflow id="194" from="or_ln53" to="icmp_ln665" fromId="42" toId="43">
</dataflow>
<dataflow id="195" from="Lo_assign" to="zext_ln665" fromId="41" toId="44">
</dataflow>
<dataflow id="196" from="or_ln53" to="zext_ln665_1" fromId="42" toId="45">
</dataflow>
<dataflow id="198" from="llvm.part.select.i512" to="tmp" fromId="197" toId="46">
</dataflow>
<dataflow id="199" from="p_Val2_s" to="tmp" fromId="32" toId="46">
</dataflow>
<dataflow id="201" from="StgValue_200" to="tmp" fromId="200" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="46">
</dataflow>
<dataflow id="204" from="zext_ln665" to="sub_ln665" fromId="44" toId="47">
</dataflow>
<dataflow id="205" from="zext_ln665_1" to="sub_ln665" fromId="45" toId="47">
</dataflow>
<dataflow id="206" from="zext_ln665" to="xor_ln665" fromId="44" toId="48">
</dataflow>
<dataflow id="208" from="StgValue_207" to="xor_ln665" fromId="207" toId="48">
</dataflow>
<dataflow id="209" from="zext_ln665_1" to="sub_ln665_1" fromId="45" toId="49">
</dataflow>
<dataflow id="210" from="zext_ln665" to="sub_ln665_1" fromId="44" toId="49">
</dataflow>
<dataflow id="211" from="icmp_ln665" to="select_ln665" fromId="43" toId="50">
</dataflow>
<dataflow id="212" from="sub_ln665" to="select_ln665" fromId="47" toId="50">
</dataflow>
<dataflow id="213" from="sub_ln665_1" to="select_ln665" fromId="49" toId="50">
</dataflow>
<dataflow id="214" from="icmp_ln665" to="select_ln665_1" fromId="43" toId="51">
</dataflow>
<dataflow id="215" from="tmp" to="select_ln665_1" fromId="46" toId="51">
</dataflow>
<dataflow id="216" from="p_Val2_s" to="select_ln665_1" fromId="32" toId="51">
</dataflow>
<dataflow id="217" from="icmp_ln665" to="select_ln665_2" fromId="43" toId="52">
</dataflow>
<dataflow id="218" from="xor_ln665" to="select_ln665_2" fromId="48" toId="52">
</dataflow>
<dataflow id="219" from="zext_ln665" to="select_ln665_2" fromId="44" toId="52">
</dataflow>
<dataflow id="220" from="StgValue_207" to="sub_ln665_2" fromId="207" toId="53">
</dataflow>
<dataflow id="221" from="select_ln665" to="sub_ln665_2" fromId="50" toId="53">
</dataflow>
<dataflow id="222" from="select_ln665_2" to="zext_ln665_2" fromId="52" toId="54">
</dataflow>
<dataflow id="223" from="sub_ln665_2" to="zext_ln665_3" fromId="53" toId="55">
</dataflow>
<dataflow id="224" from="select_ln665_1" to="lshr_ln665" fromId="51" toId="56">
</dataflow>
<dataflow id="225" from="zext_ln665_2" to="lshr_ln665" fromId="54" toId="56">
</dataflow>
<dataflow id="227" from="StgValue_226" to="lshr_ln665_1" fromId="226" toId="57">
</dataflow>
<dataflow id="228" from="zext_ln665_3" to="lshr_ln665_1" fromId="55" toId="57">
</dataflow>
<dataflow id="229" from="lshr_ln665" to="p_Result_s" fromId="56" toId="58">
</dataflow>
<dataflow id="230" from="lshr_ln665_1" to="p_Result_s" fromId="57" toId="58">
</dataflow>
<dataflow id="231" from="p_Result_s" to="trunc_ln665" fromId="58" toId="59">
</dataflow>
<dataflow id="232" from="m_V" to="m_V_addr" fromId="13" toId="60">
</dataflow>
<dataflow id="233" from="StgValue_144" to="m_V_addr" fromId="144" toId="60">
</dataflow>
<dataflow id="234" from="zext_ln53" to="m_V_addr" fromId="39" toId="60">
</dataflow>
<dataflow id="235" from="trunc_ln665" to="store_ln53" fromId="59" toId="61">
</dataflow>
<dataflow id="236" from="m_V_addr" to="store_ln53" fromId="60" toId="61">
</dataflow>
<dataflow id="238" from="compress" to="call_ln56" fromId="237" toId="63">
</dataflow>
<dataflow id="239" from="h_V" to="call_ln56" fromId="12" toId="63">
</dataflow>
<dataflow id="240" from="m_V" to="call_ln56" fromId="13" toId="63">
</dataflow>
<dataflow id="241" from="IV_V" to="call_ln56" fromId="95" toId="63">
</dataflow>
<dataflow id="242" from="SIGMA_V_0" to="call_ln56" fromId="96" toId="63">
</dataflow>
<dataflow id="243" from="SIGMA_V_1" to="call_ln56" fromId="97" toId="63">
</dataflow>
<dataflow id="244" from="SIGMA_V_2" to="call_ln56" fromId="98" toId="63">
</dataflow>
<dataflow id="245" from="SIGMA_V_3" to="call_ln56" fromId="99" toId="63">
</dataflow>
<dataflow id="246" from="SIGMA_V_4" to="call_ln56" fromId="100" toId="63">
</dataflow>
<dataflow id="247" from="SIGMA_V_5" to="call_ln56" fromId="101" toId="63">
</dataflow>
<dataflow id="248" from="SIGMA_V_6" to="call_ln56" fromId="102" toId="63">
</dataflow>
<dataflow id="249" from="SIGMA_V_7" to="call_ln56" fromId="103" toId="63">
</dataflow>
<dataflow id="250" from="SIGMA_V_8" to="call_ln56" fromId="104" toId="63">
</dataflow>
<dataflow id="251" from="SIGMA_V_9" to="call_ln56" fromId="105" toId="63">
</dataflow>
<dataflow id="252" from="SIGMA_V_10" to="call_ln56" fromId="106" toId="63">
</dataflow>
<dataflow id="253" from="SIGMA_V_11" to="call_ln56" fromId="107" toId="63">
</dataflow>
<dataflow id="254" from="SIGMA_V_12" to="call_ln56" fromId="108" toId="63">
</dataflow>
<dataflow id="255" from="SIGMA_V_13" to="call_ln56" fromId="109" toId="63">
</dataflow>
<dataflow id="256" from="SIGMA_V_14" to="call_ln56" fromId="110" toId="63">
</dataflow>
<dataflow id="257" from="SIGMA_V_15" to="call_ln56" fromId="111" toId="63">
</dataflow>
<dataflow id="258" from="compress" to="call_ln56" fromId="237" toId="64">
</dataflow>
<dataflow id="259" from="h_V" to="call_ln56" fromId="12" toId="64">
</dataflow>
<dataflow id="260" from="m_V" to="call_ln56" fromId="13" toId="64">
</dataflow>
<dataflow id="261" from="IV_V" to="call_ln56" fromId="95" toId="64">
</dataflow>
<dataflow id="262" from="SIGMA_V_0" to="call_ln56" fromId="96" toId="64">
</dataflow>
<dataflow id="263" from="SIGMA_V_1" to="call_ln56" fromId="97" toId="64">
</dataflow>
<dataflow id="264" from="SIGMA_V_2" to="call_ln56" fromId="98" toId="64">
</dataflow>
<dataflow id="265" from="SIGMA_V_3" to="call_ln56" fromId="99" toId="64">
</dataflow>
<dataflow id="266" from="SIGMA_V_4" to="call_ln56" fromId="100" toId="64">
</dataflow>
<dataflow id="267" from="SIGMA_V_5" to="call_ln56" fromId="101" toId="64">
</dataflow>
<dataflow id="268" from="SIGMA_V_6" to="call_ln56" fromId="102" toId="64">
</dataflow>
<dataflow id="269" from="SIGMA_V_7" to="call_ln56" fromId="103" toId="64">
</dataflow>
<dataflow id="270" from="SIGMA_V_8" to="call_ln56" fromId="104" toId="64">
</dataflow>
<dataflow id="271" from="SIGMA_V_9" to="call_ln56" fromId="105" toId="64">
</dataflow>
<dataflow id="272" from="SIGMA_V_10" to="call_ln56" fromId="106" toId="64">
</dataflow>
<dataflow id="273" from="SIGMA_V_11" to="call_ln56" fromId="107" toId="64">
</dataflow>
<dataflow id="274" from="SIGMA_V_12" to="call_ln56" fromId="108" toId="64">
</dataflow>
<dataflow id="275" from="SIGMA_V_13" to="call_ln56" fromId="109" toId="64">
</dataflow>
<dataflow id="276" from="SIGMA_V_14" to="call_ln56" fromId="110" toId="64">
</dataflow>
<dataflow id="277" from="SIGMA_V_15" to="call_ln56" fromId="111" toId="64">
</dataflow>
<dataflow id="278" from="StgValue_126" to="i3_0" fromId="126" toId="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="279" from="br_ln58" to="i3_0" fromId="65" toId="66">
</dataflow>
<dataflow id="280" from="i_4" to="i3_0" fromId="69" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="281" from="br_ln58" to="i3_0" fromId="78" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="282" from="i3_0" to="icmp_ln58" fromId="66" toId="67">
</dataflow>
<dataflow id="283" from="StgValue_130" to="icmp_ln58" fromId="130" toId="67">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="132" toId="68">
</dataflow>
<dataflow id="285" from="StgValue_134" to="empty_10" fromId="134" toId="68">
</dataflow>
<dataflow id="286" from="StgValue_134" to="empty_10" fromId="134" toId="68">
</dataflow>
<dataflow id="287" from="StgValue_134" to="empty_10" fromId="134" toId="68">
</dataflow>
<dataflow id="288" from="i3_0" to="i_4" fromId="66" toId="69">
</dataflow>
<dataflow id="289" from="StgValue_139" to="i_4" fromId="139" toId="69">
</dataflow>
<dataflow id="290" from="icmp_ln58" to="br_ln58" fromId="67" toId="70">
</dataflow>
<dataflow id="291" from="i3_0" to="zext_ln59" fromId="66" toId="71">
</dataflow>
<dataflow id="292" from="h_V" to="h_V_addr_3" fromId="12" toId="72">
</dataflow>
<dataflow id="293" from="StgValue_144" to="h_V_addr_3" fromId="144" toId="72">
</dataflow>
<dataflow id="294" from="zext_ln59" to="h_V_addr_3" fromId="71" toId="72">
</dataflow>
<dataflow id="295" from="h_V_addr_3" to="h_V_load_2" fromId="72" toId="73">
</dataflow>
<dataflow id="296" from="h_V_addr_3" to="h_V_load_2" fromId="72" toId="75">
</dataflow>
<dataflow id="297" from="hash_V" to="hash_V_addr" fromId="94" toId="76">
</dataflow>
<dataflow id="298" from="StgValue_144" to="hash_V_addr" fromId="144" toId="76">
</dataflow>
<dataflow id="299" from="zext_ln59" to="hash_V_addr" fromId="71" toId="76">
</dataflow>
<dataflow id="300" from="h_V_load_2" to="store_ln59" fromId="75" toId="77">
</dataflow>
<dataflow id="301" from="hash_V_addr" to="store_ln59" fromId="76" toId="77">
</dataflow>
<dataflow id="302" from="icmp_ln46" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="303" from="icmp_ln52" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="304" from="icmp_ln58" to="StgValue_7" fromId="67" toId="7">
</dataflow>
</dataflows>


</stg>
