// Seed: 3444554329
module module_0 ();
  logic id_1 = -1 ? -1 : 1;
  assign module_1.id_6 = "";
  wire id_2;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    output tri1 id_0,
    input supply0 id_1,
    input supply1 _id_2,
    output supply0 id_3
);
  assign id_3 = id_1 - id_1;
  module_0 modCall_1 ();
  parameter id_5 = -1 ~^ 'h0 - 1;
  string [-1  <  1 : id_2  -  id_2] id_6;
  assign id_6 = "";
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    output tri id_5,
    inout tri id_6,
    output logic id_7,
    input wand id_8
);
  always @(posedge -1'd0) begin : LABEL_0
    id_7 = id_6;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
