{
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 61006
    },
    "PrevCompiledModules": {},
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "nQuads": 420,
        "mopSpeed": 46522.318760630711,
        "quadSpeed": 19307.681699075987,
        "ru_self_cgstart": {
            "ru_minflt": 12358,
            "ru_utime_sec": 0.040113999999999997,
            "ru_nvcsw": 26,
            "ru_stime_sec": 0.016889999999999999,
            "ru_nivcsw": 4,
            "ru_majflt": 1,
            "ru_maxrss_kb": 44848
        },
        "mop/quad": 2.4095238095238094,
        "ru_childs_cgstart": {
            "ru_minflt": 2190,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 4,
            "ru_stime_sec": 0.0082279999999999992,
            "ru_nivcsw": 6,
            "ru_majflt": 0,
            "ru_maxrss_kb": 9052
        },
        "ru_self_end": {
            "ru_minflt": 14285,
            "ru_utime_sec": 0.061866999999999998,
            "ru_nvcsw": 27,
            "ru_stime_sec": 0.022683999999999999,
            "ru_nivcsw": 6,
            "ru_majflt": 1,
            "ru_maxrss_kb": 50052
        },
        "nMops": 1012,
        "totalObjSize": 109440,
        "outputSizePerQuad": 260.0,
        "ru_childs_end": {
            "ru_minflt": 2190,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 4,
            "ru_stime_sec": 0.0082279999999999992,
            "ru_nivcsw": 6,
            "ru_majflt": 0,
            "ru_maxrss_kb": 9052
        },
        "Frontend(%)": 64.839090306625494,
        "CodeGen(%)": 35.160909693374499
    },
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "test",
        "test"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.68136.json"
    ],
    "Misc": {
        "cwd": "/home/yy/Desktop/My_prog/exercise7/3",
        "daidir": "/home/yy/Desktop/My_prog/exercise7/3/simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/home/yy/Desktop/My_prog/exercise7/3/csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/yy/Desktop/My_prog/exercise7/3/simv.daidir",
        "archive_dir": "archive.0"
    }
}