<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="441" />
   <clocksource preferredWidth="441" />
   <frequency preferredWidth="422" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/DSP/Video and Image Processing,Library/University Program/Clock,Library/University Program/Audio &amp; Video,Library/Qsys Interconnect/Interrupt,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Interface Protocols/Ethernet,Library/Basic Functions/Clocks; PLLs and Resets,Library/Interface Protocols/Ethernet/Reference Design Components,Library/Interface Protocols,Library/Basic Functions/Simulation; Debug and Verification,Library,Library/Basic Functions/Configuration and Programming,Library/Basic Functions,Library/Basic Functions/On Chip Memory,Library/University Program,Library/DSP,Library/University Program/Audio &amp; Video/Video,Library/Basic Functions/Bridges and Adaptors/Clock,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Interface Protocols/Audio &amp; Video,Library/Qsys Interconnect,Library/Basic Functions/Bridges and Adaptors" />
 <window width="2349" height="1152" x="84" y="264" />
 <hdlexample language="VHDL" />
</preferences>
