{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742440390592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742440390592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 00:13:10 2025 " "Processing started: Thu Mar 20 00:13:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742440390592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742440390592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742440390592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742440391394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742440391394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sap1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1 " "Found entity 1: SAP1" {  } { { "SAP1.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440408900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742440408900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1 " "Elaborating entity \"SAP1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742440409004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorsaida.bdf 1 1 " "Using design file registradorsaida.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorSaida " "Found entity 1: RegistradorSaida" {  } { { "registradorsaida.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/registradorsaida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409140 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorSaida RegistradorSaida:inst7 " "Elaborating entity \"RegistradorSaida\" for hierarchy \"RegistradorSaida:inst7\"" {  } { { "SAP1.bdf" "inst7" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { 344 696 928 576 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci74173.bdf 1 1 " "Using design file ci74173.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI74173 " "Found entity 1: CI74173" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74173 RegistradorSaida:inst7\|CI74173:inst " "Elaborating entity \"CI74173\" for hierarchy \"RegistradorSaida:inst7\|CI74173:inst\"" {  } { { "registradorsaida.bdf" "inst" { Schematic "D:/SAP-1/SAP1-Project/SAP1/registradorsaida.bdf" { { 560 1120 1288 808 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409181 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradordeinstrucoes.bdf 1 1 " "Using design file registradordeinstrucoes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorDeInstrucoes " "Found entity 1: RegistradorDeInstrucoes" {  } { { "registradordeinstrucoes.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/registradordeinstrucoes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorDeInstrucoes RegistradorDeInstrucoes:inst5 " "Elaborating entity \"RegistradorDeInstrucoes\" for hierarchy \"RegistradorDeInstrucoes:inst5\"" {  } { { "SAP1.bdf" "inst5" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -24 104 360 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.bdf 1 1 " "Using design file ram.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst2\"" {  } { { "SAP1.bdf" "inst2" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -472 56 344 -192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci74189ram.bdf 1 1 " "Using design file ci74189ram.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI74189RAM " "Found entity 1: CI74189RAM" {  } { { "ci74189ram.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74189ram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74189RAM RAM:inst2\|CI74189RAM:inst1 " "Elaborating entity \"CI74189RAM\" for hierarchy \"RAM:inst2\|CI74189RAM:inst1\"" {  } { { "ram.bdf" "inst1" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ram.bdf" { { 64 600 712 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "celuladememoria.bdf 1 1 " "Using design file celuladememoria.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CelulaDeMemoria " "Found entity 1: CelulaDeMemoria" {  } { { "celuladememoria.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/celuladememoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CelulaDeMemoria RAM:inst2\|CI74189RAM:inst1\|CelulaDeMemoria:inst78 " "Elaborating entity \"CelulaDeMemoria\" for hierarchy \"RAM:inst2\|CI74189RAM:inst1\|CelulaDeMemoria:inst78\"" {  } { { "ci74189ram.bdf" "inst78" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74189ram.bdf" { { 2360 160 256 2456 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar.bdf 1 1 " "Using design file mar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "mar.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/mar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst9 " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst9\"" {  } { { "SAP1.bdf" "inst9" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -728 144 368 -600 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci74157.bdf 1 1 " "Using design file ci74157.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI74157 " "Found entity 1: CI74157" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74157 MAR:inst9\|CI74157:inst " "Elaborating entity \"CI74157\" for hierarchy \"MAR:inst9\|CI74157:inst\"" {  } { { "mar.bdf" "inst" { Schematic "D:/SAP-1/SAP1-Project/SAP1/mar.bdf" { { 112 264 488 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contadordeprogramas.bdf 1 1 " "Using design file contadordeprogramas.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorDeProgramas " "Found entity 1: ContadorDeProgramas" {  } { { "contadordeprogramas.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/contadordeprogramas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409508 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorDeProgramas ContadorDeProgramas:inst3 " "Elaborating entity \"ContadorDeProgramas\" for hierarchy \"ContadorDeProgramas:inst3\"" {  } { { "SAP1.bdf" "inst3" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -936 224 320 -808 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.bdf 1 1 " "Using design file control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst10 " "Elaborating entity \"control\" for hierarchy \"control:inst10\"" {  } { { "SAP1.bdf" "inst10" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { 344 104 392 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409543 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acumulador.bdf 1 1 " "Using design file acumulador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409583 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:inst " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:inst\"" {  } { { "SAP1.bdf" "inst" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -992 664 984 -736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorsubtrator.bdf 1 1 " "Using design file somadorsubtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Found entity 1: SomadorSubtrator" {  } { { "somadorsubtrator.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/somadorsubtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorSubtrator SomadorSubtrator:inst25 " "Elaborating entity \"SomadorSubtrator\" for hierarchy \"SomadorSubtrator:inst25\"" {  } { { "SAP1.bdf" "inst25" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -520 632 984 -248 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409623 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ci7483.bdf 1 1 " "Using design file ci7483.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CI7483 " "Found entity 1: CI7483" {  } { { "ci7483.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci7483.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI7483 SomadorSubtrator:inst25\|CI7483:inst2 " "Elaborating entity \"CI7483\" for hierarchy \"SomadorSubtrator:inst25\|CI7483:inst2\"" {  } { { "somadorsubtrator.bdf" "inst2" { Schematic "D:/SAP-1/SAP1-Project/SAP1/somadorsubtrator.bdf" { { 552 968 1160 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorb.bdf 1 1 " "Using design file registradorb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorB " "Found entity 1: RegistradorB" {  } { { "registradorb.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/registradorb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742440409697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742440409697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorB RegistradorB:inst4 " "Elaborating entity \"RegistradorB\" for hierarchy \"RegistradorB:inst4\"" {  } { { "SAP1.bdf" "inst4" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -72 720 968 136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440409697 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst1\|inst31 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst1\|inst31\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst1\|inst33 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst1\|inst33\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst1\|inst34 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst1\|inst34\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst1\|inst35 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst1\|inst35\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst\|inst31 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst\|inst31\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst\|inst33 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst\|inst33\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst\|inst34 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst\|inst34\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst4\|CI74173:inst\|inst35 " "Converted tri-state buffer \"RegistradorB:inst4\|CI74173:inst\|inst35\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst9\|CI74173:inst2\|inst31 " "Converted tri-state buffer \"MAR:inst9\|CI74173:inst2\|inst31\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst9\|CI74173:inst2\|inst33 " "Converted tri-state buffer \"MAR:inst9\|CI74173:inst2\|inst33\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst9\|CI74173:inst2\|inst34 " "Converted tri-state buffer \"MAR:inst9\|CI74173:inst2\|inst34\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MAR:inst9\|CI74173:inst2\|inst35 " "Converted tri-state buffer \"MAR:inst9\|CI74173:inst2\|inst35\" feeding internal logic into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1742440410294 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1742440410294 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst9\|CI74157:inst\|inst10~0 " "Found clock multiplexer MAR:inst9\|CI74157:inst\|inst10~0" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { { 288 104 152 352 "inst10" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1742440410432 "|SAP1|MAR:inst9|CI74157:inst|inst10~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst9\|CI74157:inst\|inst12~0 " "Found clock multiplexer MAR:inst9\|CI74157:inst\|inst12~0" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { { 288 264 312 352 "inst12" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1742440410432 "|SAP1|MAR:inst9|CI74157:inst|inst12~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst9\|CI74157:inst\|inst14~0 " "Found clock multiplexer MAR:inst9\|CI74157:inst\|inst14~0" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { { 288 424 472 352 "inst14" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1742440410432 "|SAP1|MAR:inst9|CI74157:inst|inst14~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MAR:inst9\|CI74157:inst\|inst16~0 " "Found clock multiplexer MAR:inst9\|CI74157:inst\|inst16~0" {  } { { "ci74157.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74157.bdf" { { 288 584 632 352 "inst16" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1742440410432 "|SAP1|MAR:inst9|CI74157:inst|inst16~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1742440410432 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst1\|inst31 LED7 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst1\|inst31\" to the node \"LED7\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst1\|inst33 LED6 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst1\|inst33\" to the node \"LED6\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst1\|inst34 LED5 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst1\|inst34\" to the node \"LED5\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst1\|inst35 LED4 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst1\|inst35\" to the node \"LED4\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst\|inst31 LED3 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst\|inst31\" to the node \"LED3\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst\|inst33 LED2 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst\|inst33\" to the node \"LED2\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst\|inst34 LED1 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst\|inst34\" to the node \"LED1\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst7\|CI74173:inst\|inst35 LED0 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst7\|CI74173:inst\|inst35\" to the node \"LED0\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst31 opcode0 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst31\" to the node \"opcode0\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst33 opcode1 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst33\" to the node \"opcode1\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst34 opcode2 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst34\" to the node \"opcode2\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst35 opcode3 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst35\" to the node \"opcode3\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "acumulador:inst\|CI74173:inst\|inst35 SomadorSubtrator:inst25\|CI7483:inst1\|inst39 " "Converted the fanout from the always-enabled tri-state buffer \"acumulador:inst\|CI74173:inst\|inst35\" to the node \"SomadorSubtrator:inst25\|CI7483:inst1\|inst39\" into a wire" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1742440411119 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1742440411119 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst31 control:inst10\|inst8 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst31\" to the node \"control:inst10\|inst8\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst33 control:inst10\|inst8 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst33\" to the node \"control:inst10\|inst8\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst34 control:inst10\|inst6 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst34\" to the node \"control:inst10\|inst6\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst35 control:inst10\|inst5 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst\|inst35\" to the node \"control:inst10\|inst5\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst3\|inst31 SomadorSubtrator:inst25\|CI7483:inst2\|inst2 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst3\|inst31\" to the node \"SomadorSubtrator:inst25\|CI7483:inst2\|inst2\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst3\|inst33 SomadorSubtrator:inst25\|CI7483:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst3\|inst33\" to the node \"SomadorSubtrator:inst25\|CI7483:inst2\|inst5\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst3\|inst34 SomadorSubtrator:inst25\|CI7483:inst2\|inst18 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst3\|inst34\" to the node \"SomadorSubtrator:inst25\|CI7483:inst2\|inst18\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst3\|inst35 SomadorSubtrator:inst25\|CI7483:inst2\|inst39 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst3\|inst35\" to the node \"SomadorSubtrator:inst25\|CI7483:inst2\|inst39\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst\|inst31 SomadorSubtrator:inst25\|CI7483:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst\|inst31\" to the node \"SomadorSubtrator:inst25\|CI7483:inst1\|inst3\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst\|inst33 SomadorSubtrator:inst25\|CI7483:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst\|inst33\" to the node \"SomadorSubtrator:inst25\|CI7483:inst1\|inst5\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|CI74173:inst\|inst34 SomadorSubtrator:inst25\|CI7483:inst1\|inst18 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|CI74173:inst\|inst34\" to the node \"SomadorSubtrator:inst25\|CI7483:inst1\|inst18\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411120 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1742440411120 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst35 MAR:inst9\|CI74173:inst2\|inst25 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst35\" to the node \"MAR:inst9\|CI74173:inst2\|inst25\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1480 1512 1048 "inst35" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst34 MAR:inst9\|CI74173:inst2\|inst24 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst34\" to the node \"MAR:inst9\|CI74173:inst2\|inst24\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1304 1336 1048 "inst34" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst33 MAR:inst9\|CI74173:inst2\|inst23 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst33\" to the node \"MAR:inst9\|CI74173:inst2\|inst23\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1000 1128 1160 1048 "inst33" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst31 MAR:inst9\|CI74173:inst2\|inst22 " "Converted the fan-out from the tri-state buffer \"RegistradorDeInstrucoes:inst5\|CI74173:inst3\|inst31\" to the node \"MAR:inst9\|CI74173:inst2\|inst22\" into an OR gate" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 1008 960 992 1056 "inst31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|inst12 RegistradorSaida:inst7\|CI74173:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|inst12\" to the node \"RegistradorSaida:inst7\|CI74173:inst1\|inst25\" into an OR gate" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { { 928 504 536 976 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|inst13 RegistradorSaida:inst7\|CI74173:inst1\|inst24 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|inst13\" to the node \"RegistradorSaida:inst7\|CI74173:inst1\|inst24\" into an OR gate" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { { 928 432 464 976 "inst13" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|inst2 RegistradorSaida:inst7\|CI74173:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|inst2\" to the node \"RegistradorSaida:inst7\|CI74173:inst1\|inst23\" into an OR gate" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { { 928 360 392 976 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411123 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst\|inst10 RegistradorSaida:inst7\|CI74173:inst1\|inst22 " "Converted the fan-out from the tri-state buffer \"acumulador:inst\|inst10\" to the node \"RegistradorSaida:inst7\|CI74173:inst1\|inst22\" into an OR gate" {  } { { "acumulador.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/acumulador.bdf" { { 928 288 320 976 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1742440411123 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1742440411123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742440411592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742440413168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742440413168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742440413434 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742440413434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Implemented 501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742440413434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742440413434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742440413492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 00:13:33 2025 " "Processing ended: Thu Mar 20 00:13:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742440413492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742440413492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742440413492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742440413492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742440415703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742440415704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 00:13:34 2025 " "Processing started: Thu Mar 20 00:13:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742440415704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742440415704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742440415704 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742440415976 ""}
{ "Info" "0" "" "Project  = SAP1" {  } {  } 0 0 "Project  = SAP1" 0 0 "Fitter" 0 0 1742440415978 ""}
{ "Info" "0" "" "Revision = SAP1" {  } {  } 0 0 "Revision = SAP1" 0 0 "Fitter" 0 0 1742440415981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742440416190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742440416191 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SAP1 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"SAP1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742440416213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742440416321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742440416321 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742440416577 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742440416620 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742440417048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742440417048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742440417048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742440417048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742440417048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742440417048 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742440417048 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742440417088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742440417088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742440417088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742440417088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742440417088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742440417088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742440417088 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742440417088 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742440417088 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742440417091 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742440417091 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742440417091 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742440417092 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742440417103 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "No exact pin location assignment(s) for 56 pins of 56 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1742440417637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP1.sdc " "Synopsys Design Constraints File file not found: 'SAP1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742440418779 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742440418780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742440418788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742440418790 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742440418791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742440418891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst10\|inst14 " "Destination node control:inst10\|inst14" {  } { { "control.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/control.bdf" { { 392 1184 1248 472 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742440418891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst10\|inst12 " "Destination node control:inst10\|inst12" {  } { { "control.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/control.bdf" { { 392 880 944 472 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742440418891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAR:inst9\|CI74173:inst2\|inst22 " "Destination node MAR:inst9\|CI74173:inst2\|inst22" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 736 904 968 816 "inst22" "" } } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742440418891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAR:inst9\|CI74173:inst2\|inst23 " "Destination node MAR:inst9\|CI74173:inst2\|inst23" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 736 1072 1136 816 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742440418891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAR:inst9\|CI74173:inst2\|inst24 " "Destination node MAR:inst9\|CI74173:inst2\|inst24" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 736 1248 1312 816 "inst24" "" } } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742440418891 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAR:inst9\|CI74173:inst2\|inst25 " "Destination node MAR:inst9\|CI74173:inst2\|inst25" {  } { { "ci74173.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/ci74173.bdf" { { 736 1424 1488 816 "inst25" "" } } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742440418891 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742440418891 ""}  } { { "SAP1.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { 32 -200 -136 80 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742440418891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Limpar_Iniciar~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node Limpar_Iniciar~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742440418891 ""}  } { { "SAP1.bdf" "" { Schematic "D:/SAP-1/SAP1-Project/SAP1/SAP1.bdf" { { -40 -672 -496 -24 "Limpar_Iniciar" "" } } } } { "temporary_test_loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742440418891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742440419678 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742440419680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742440419680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742440419682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742440419688 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742440419689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742440419689 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742440419690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742440419770 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742440419771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742440419771 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 2.5V 17 38 0 " "Number of I/O pins in group: 55 (unused VREF, 2.5V VCCIO, 17 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1742440419781 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1742440419781 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1742440419781 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742440419782 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1742440419782 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1742440419782 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742440419951 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1742440420042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742440421386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742440421722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742440421798 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742440429460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742440429460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742440430462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "D:/SAP-1/SAP1-Project/SAP1/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742440432432 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742440432432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742440437166 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742440437166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742440437172 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.40 " "Total time spent on timing analysis during the Fitter is 1.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742440437483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742440437511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742440438405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742440438406 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742440439691 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742440441769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SAP-1/SAP1-Project/SAP1/output_files/SAP1.fit.smsg " "Generated suppressed messages file D:/SAP-1/SAP1-Project/SAP1/output_files/SAP1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742440442351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5564 " "Peak virtual memory: 5564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742440443182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 00:14:03 2025 " "Processing ended: Thu Mar 20 00:14:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742440443182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742440443182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742440443182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742440443182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742440445119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742440445120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 00:14:04 2025 " "Processing started: Thu Mar 20 00:14:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742440445120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742440445120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742440445120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742440445754 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742440446601 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742440446665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742440447293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 00:14:07 2025 " "Processing ended: Thu Mar 20 00:14:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742440447293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742440447293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742440447293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742440447293 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742440448082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742440449400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742440449401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 00:14:08 2025 " "Processing started: Thu Mar 20 00:14:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742440449401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742440449401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAP1 -c SAP1 " "Command: quartus_sta SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742440449402 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742440449651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742440449940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742440449940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440450030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440450030 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP1.sdc " "Synopsys Design Constraints File file not found: 'SAP1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742440450319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440450320 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A0 A0 " "create_clock -period 1.000 -name A0 A0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742440450324 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Etapa_unica Etapa_unica " "create_clock -period 1.000 -name Etapa_unica Etapa_unica" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742440450324 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sinal_clock Sinal_clock " "create_clock -period 1.000 -name Sinal_clock Sinal_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742440450324 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ContadorDeProgramas:inst3\|inst1 ContadorDeProgramas:inst3\|inst1 " "create_clock -period 1.000 -name ContadorDeProgramas:inst3\|inst1 ContadorDeProgramas:inst3\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742440450324 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ContadorDeProgramas:inst3\|inst2 ContadorDeProgramas:inst3\|inst2 " "create_clock -period 1.000 -name ContadorDeProgramas:inst3\|inst2 ContadorDeProgramas:inst3\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742440450324 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ContadorDeProgramas:inst3\|inst3 ContadorDeProgramas:inst3\|inst3 " "create_clock -period 1.000 -name ContadorDeProgramas:inst3\|inst3 ContadorDeProgramas:inst3\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742440450324 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742440450324 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742440450332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742440450334 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742440450340 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742440450369 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1742440450387 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742440450394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.528 " "Worst-case setup slack is -11.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.528            -384.913 Etapa_unica  " "  -11.528            -384.913 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.610              -6.610 ContadorDeProgramas:inst3\|inst2  " "   -6.610              -6.610 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.421              -6.421 ContadorDeProgramas:inst3\|inst3  " "   -6.421              -6.421 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.303              -6.303 ContadorDeProgramas:inst3\|inst1  " "   -6.303              -6.303 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.289              -5.289 Sinal_clock  " "   -5.289              -5.289 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440450405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 Etapa_unica  " "    0.251               0.000 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 Sinal_clock  " "    0.394               0.000 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 ContadorDeProgramas:inst3\|inst1  " "    0.412               0.000 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 ContadorDeProgramas:inst3\|inst2  " "    0.916               0.000 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 ContadorDeProgramas:inst3\|inst3  " "    1.059               0.000 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440450419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742440450435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742440450443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -193.396 A0  " "   -3.000            -193.396 A0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.941 Etapa_unica  " "   -3.000             -66.941 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 Sinal_clock  " "   -3.000              -4.487 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst1  " "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst2  " "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst3  " "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440450456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440450456 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742440450499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742440450550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742440451872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742440452033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742440452050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.927 " "Worst-case setup slack is -10.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.927            -364.205 Etapa_unica  " "  -10.927            -364.205 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.265              -6.265 ContadorDeProgramas:inst3\|inst2  " "   -6.265              -6.265 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.067              -6.067 ContadorDeProgramas:inst3\|inst3  " "   -6.067              -6.067 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.996              -5.996 ContadorDeProgramas:inst3\|inst1  " "   -5.996              -5.996 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.828              -4.828 Sinal_clock  " "   -4.828              -4.828 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440452060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Etapa_unica  " "    0.152               0.000 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Sinal_clock  " "    0.352               0.000 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 ContadorDeProgramas:inst3\|inst1  " "    0.368               0.000 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 ContadorDeProgramas:inst3\|inst2  " "    0.892               0.000 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 ContadorDeProgramas:inst3\|inst3  " "    1.020               0.000 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440452071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742440452088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742440452097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -201.412 A0  " "   -3.000            -201.412 A0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.108 Etapa_unica  " "   -3.000             -70.108 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 Sinal_clock  " "   -3.000              -4.487 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst1  " "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst2  " "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst3  " "   -1.487              -1.487 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440452111 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742440452146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742440452410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742440452415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.933 " "Worst-case setup slack is -3.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.933            -127.059 Etapa_unica  " "   -3.933            -127.059 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277              -2.277 ContadorDeProgramas:inst3\|inst2  " "   -2.277              -2.277 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194              -2.194 ContadorDeProgramas:inst3\|inst3  " "   -2.194              -2.194 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.167              -2.167 Sinal_clock  " "   -2.167              -2.167 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.132              -2.132 ContadorDeProgramas:inst3\|inst1  " "   -2.132              -2.132 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440452418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 Etapa_unica  " "    0.018               0.000 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Sinal_clock  " "    0.166               0.000 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 ContadorDeProgramas:inst3\|inst1  " "    0.169               0.000 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 ContadorDeProgramas:inst3\|inst2  " "    0.254               0.000 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 ContadorDeProgramas:inst3\|inst3  " "    0.312               0.000 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440452438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742440452446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742440452462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -143.500 A0  " "   -3.000            -143.500 A0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.834 Etapa_unica  " "   -3.000             -53.834 Etapa_unica " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 Sinal_clock  " "   -3.000              -4.000 Sinal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ContadorDeProgramas:inst3\|inst1  " "   -1.000              -1.000 ContadorDeProgramas:inst3\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ContadorDeProgramas:inst3\|inst2  " "   -1.000              -1.000 ContadorDeProgramas:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ContadorDeProgramas:inst3\|inst3  " "   -1.000              -1.000 ContadorDeProgramas:inst3\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742440452470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742440452470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742440454264 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742440454271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742440454410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 00:14:14 2025 " "Processing ended: Thu Mar 20 00:14:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742440454410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742440454410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742440454410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742440454410 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742440455253 ""}
