git clone --depth 1 --no-tags https://github.com/ashbir/mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583523423
git clone --depth 1 --no-tags https://github.com/ashbir/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583396055
git clone --depth 1 --no-tags https://github.com/robin3773/UlkaSemi_Intern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583474783
git clone --depth 1 --no-tags https://github.com/cyanolupus/venus_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578308348
git clone --depth 1 --no-tags https://github.com/ZarckYa/ASICS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578316431
git clone --depth 1 --no-tags https://github.com/moein-maleki/computer-architecture-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579042209
git clone --depth 1 --no-tags https://github.com/msheck/cci2-steelcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579085920
git clone --depth 1 --no-tags https://github.com/Ohgram/sequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579255906
git clone --depth 1 --no-tags https://github.com/OmarElayat/32-bit_RISC-V_pipelined_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583092174
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/iir6_cascade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582298623
git clone --depth 1 --no-tags https://github.com/Madhav-Kanda/Two-stage-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583274716
git clone --depth 1 --no-tags https://github.com/mametarou967/risc_v_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583340689
git clone --depth 1 --no-tags https://github.com/kodmas/2022NTU_CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582279138
git clone --depth 1 --no-tags https://github.com/lironcohen8/Architecture_Lab_Verilog_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583680896
git clone --depth 1 --no-tags https://github.com/komalg27/IIT_INDORE_Round-Robin-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583693277
git clone --depth 1 --no-tags https://github.com/2020510-CPE/cpe317llanesj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581697926
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/iir2_direct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581908618
git clone --depth 1 --no-tags https://github.com/slbiog3025/Team-2-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582058904
git clone --depth 1 --no-tags https://github.com/kktai1512/FPGA-Timer-Mapper-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582138890
git clone --depth 1 --no-tags https://github.com/kodh49/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582156487
git clone --depth 1 --no-tags https://github.com/ReinventTech/signate-ai-edge-6th.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579520915
git clone --depth 1 --no-tags https://github.com/ahmedcs/FairSwitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579507393
git clone --depth 1 --no-tags https://github.com/m4ury4p/caravel_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579855935
git clone --depth 1 --no-tags https://github.com/MegaISari/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580114988
git clone --depth 1 --no-tags https://github.com/Shankar18204/Cocotb-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579316807
git clone --depth 1 --no-tags https://github.com/hliadis/Computer-Organization-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578645040
git clone --depth 1 --no-tags https://github.com/Oczek22/Przykladowe-testbenche.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580506616
git clone --depth 1 --no-tags https://github.com/ohmpatel4/ECE-2220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581001835
git clone --depth 1 --no-tags https://github.com/mem000/CS302_Fall2022_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579793422
git clone --depth 1 --no-tags https://github.com/GalavilliRambabu/decoder2to4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580066504
git clone --depth 1 --no-tags https://github.com/KanishR1/phase_frequency_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581827214
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/radix2_parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581822683
git clone --depth 1 --no-tags https://github.com/DongbeomSon/fp16MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582005894
git clone --depth 1 --no-tags https://github.com/YoboySahil/Pipelined-Processor-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581498216
git clone --depth 1 --no-tags https://github.com/zhanglyGit/chiselSpace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582497119
git clone --depth 1 --no-tags https://github.com/mhshabani79/MIPS-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583006812
git clone --depth 1 --no-tags https://github.com/Parth429WOC/RSA_in_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578183824
git clone --depth 1 --no-tags https://github.com/komalg27/mpw8_rerun_matrix_multiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582304340
git clone --depth 1 --no-tags https://github.com/RobertJN64/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582126882
git clone --depth 1 --no-tags https://github.com/howie-zhao/lvds_dma_udp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579636112
git clone --depth 1 --no-tags https://github.com/enesseyhun/BIL264_Proje.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579759005
git clone --depth 1 --no-tags https://github.com/2020962-CPE/Experiments_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580801810
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/dct_16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581893886
git clone --depth 1 --no-tags https://github.com/ppalee1217/RISC-V-pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581722044
git clone --depth 1 --no-tags https://github.com/MostafaWahiep/ATM-System-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582521625
git clone --depth 1 --no-tags https://github.com/anvitpatil/IMT2018503_FHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582214111
git clone --depth 1 --no-tags https://github.com/afshinsh/CAD-CA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582814111
git clone --depth 1 --no-tags https://github.com/frozenthera/COSE222_COMPUTER_ARCHITECTURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582685921
git clone --depth 1 --no-tags https://github.com/komalg27/matrix_multiply_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578553353
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/mpw-8-as1x00.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579007054
git clone --depth 1 --no-tags https://github.com/Shashank-06/IIT_Indore_MAC_MPW8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579921701
git clone --depth 1 --no-tags https://github.com/creatornicole/basys3-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579998791
git clone --depth 1 --no-tags https://github.com/Adomnr/Old-Verilog-Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580140514
git clone --depth 1 --no-tags https://github.com/amisha004/Verilog_Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578301590
git clone --depth 1 --no-tags https://github.com/GalavilliRambabu/Tri_State_Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580071211
git clone --depth 1 --no-tags https://github.com/GalavilliRambabu/Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580068724
git clone --depth 1 --no-tags https://github.com/KanishR1/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580405971
git clone --depth 1 --no-tags https://github.com/shun7b/motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583630548
git clone --depth 1 --no-tags https://github.com/wokwi/wrapped_simon_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583469410
git clone --depth 1 --no-tags https://github.com/nic24-rgb/Enigma2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583096944
git clone --depth 1 --no-tags https://github.com/William-Qu/Personal-Github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583143450
git clone --depth 1 --no-tags https://github.com/zengls3186428803/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583006989
git clone --depth 1 --no-tags https://github.com/bence98/cbi980.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579625794
git clone --depth 1 --no-tags https://github.com/DimitrisT1804/Lab3-ECE-333-digital-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580195433
git clone --depth 1 --no-tags https://github.com/iehdke/cp6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577986923
git clone --depth 1 --no-tags https://github.com/guaihaizzz/-VGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578026553
git clone --depth 1 --no-tags https://github.com/mukullokhande99/modified_booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578369877
git clone --depth 1 --no-tags https://github.com/Anderson991288/FPGA_StudyNote_Vivado_Verilog_Xilinx_ZYNQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581705311
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/Braun-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582289367
git clone --depth 1 --no-tags https://github.com/d-mitch-bailey/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581709934
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/dct4_2d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581812006
git clone --depth 1 --no-tags https://github.com/SabrinaBruni28/Urna_Eletronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582402843
git clone --depth 1 --no-tags https://github.com/RKhoramian/CA-01-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583579192
git clone --depth 1 --no-tags https://github.com/McLucifer2646/Caravel_iiitb_sd_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580695440
git clone --depth 1 --no-tags https://github.com/krisjans/updruino_z80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583074446
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/IIR-Filter-using-Baugh-Wooley-Multipler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581804182
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/biquad_iir_ext.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581900712
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/dct_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581875130
git clone --depth 1 --no-tags https://github.com/Sud-ana/user_project_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583721853
git clone --depth 1 --no-tags https://github.com/mdw-at-linuxbox/x2050.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581957135
git clone --depth 1 --no-tags https://github.com/sayo-134/Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582218683
git clone --depth 1 --no-tags https://github.com/leolanggeng/verilog0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580053828
git clone --depth 1 --no-tags https://github.com/GWU-Tzaphqiel/MPW8GWU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580073035
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579843580
git clone --depth 1 --no-tags https://github.com/nmalamug-bu/EC311-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581414000
git clone --depth 1 --no-tags https://github.com/kerong2002/Tilted_Image_Correction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581387639
git clone --depth 1 --no-tags https://github.com/Viacheslav-Sadko/Aparatny_priskoryvachi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579277390
git clone --depth 1 --no-tags https://github.com/2020009-CPE/myVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579904782
git clone --depth 1 --no-tags https://github.com/mukullokhande99/nsdcs_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583599926
git clone --depth 1 --no-tags https://github.com/phire/cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583632623
git clone --depth 1 --no-tags https://github.com/exitrip/test-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583112939
git clone --depth 1 --no-tags https://github.com/mstfcaglar/RISC-V_Yonga_Tasarimi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583284431
git clone --depth 1 --no-tags https://github.com/fatemebd/architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583436955
git clone --depth 1 --no-tags https://github.com/phvictorr/bitparidade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578738588
