Address,Content,Description
0x00,0x81,"#define MPU6050_RA_XG_OFFS_TC       0x00 //[7] PWR_MODE, [6:1] XG_OFFS_TC, [0] OTP_BNK_VLD"
0x01,0x03,"#define MPU6050_RA_YG_OFFS_TC       0x01 //[7] PWR_MODE, [6:1] YG_OFFS_TC, [0] OTP_BNK_VLD"
0x02,0x02,"#define MPU6050_RA_ZG_OFFS_TC       0x02 //[7] PWR_MODE, [6:1] ZG_OFFS_TC, [0] OTP_BNK_VLD"
0x03,0xB1,#define MPU6050_RA_X_FINE_GAIN      0x03 //[7:0] X_FINE_GAIN
0x04,0xDD,#define MPU6050_RA_Y_FINE_GAIN      0x04 //[7:0] Y_FINE_GAIN
0x05,0xFC,#define MPU6050_RA_Z_FINE_GAIN      0x05 //[7:0] Z_FINE_GAIN
0x06,0xF1,#define MPU6050_RA_XA_OFFS_H        0x06 //[15:0] XA_OFFS
0x07,0x00,#define MPU6050_RA_XA_OFFS_L_TC     0x07
0x08,0xF9,#define MPU6050_RA_YA_OFFS_H        0x08 //[15:0] YA_OFFS
0x09,0x63,#define MPU6050_RA_YA_OFFS_L_TC     0x09
0x0A,0x04,#define MPU6050_RA_ZA_OFFS_H        0x0A //[15:0] ZA_OFFS
0x0B,0xC6,#define MPU6050_RA_ZA_OFFS_L_TC     0x0B
0x0C,0x28,
0x0D,0x8E,"#define MPU6050_RA_SELF_TEST_X      0x0D //[7:5] XA_TEST[4-2], [4:0] XG_TEST[4-0]"
0x0E,0x6E,"#define MPU6050_RA_SELF_TEST_Y      0x0E //[7:5] YA_TEST[4-2], [4:0] YG_TEST[4-0]"
0x0F,0xB2,"#define MPU6050_RA_SELF_TEST_Z      0x0F //[7:5] ZA_TEST[4-2], [4:0] ZG_TEST[4-0]"
0x10,0x96,"#define MPU6050_RA_SELF_TEST_A      0x10 //[5:4] XA_TEST[1-0], [3:2] YA_TEST[1-0], [1:0] ZA_TEST[1-0]"
0x11,0x00,
0x12,0x00,
0x13,0x00,#define MPU6050_RA_XG_OFFS_USRH     0x13 //[15:0] XG_OFFS_USR
0x14,0x00,#define MPU6050_RA_XG_OFFS_USRL     0x14
0x15,0x00,#define MPU6050_RA_YG_OFFS_USRH     0x15 //[15:0] YG_OFFS_USR
0x16,0x00,#define MPU6050_RA_YG_OFFS_USRL     0x16
0x17,0x00,#define MPU6050_RA_ZG_OFFS_USRH     0x17 //[15:0] ZG_OFFS_USR
0x18,0x00,#define MPU6050_RA_ZG_OFFS_USRL     0x18
0x19,0x00,#define MPU6050_RA_SMPLRT_DIV       0x19
0x1A,0x00,#define MPU6050_RA_CONFIG           0x1A
0x1B,0x00,#define MPU6050_RA_GYRO_CONFIG      0x1B
0x1C,0x00,#define MPU6050_RA_ACCEL_CONFIG     0x1C
0x1D,0x00,#define MPU6050_RA_FF_THR           0x1D
0x1E,0x00,#define MPU6050_RA_FF_DUR           0x1E
0x1F,0x00,#define MPU6050_RA_MOT_THR          0x1F
0x20,0x00,#define MPU6050_RA_MOT_DUR          0x20
0x21,0x00,#define MPU6050_RA_ZRMOT_THR        0x21
0x22,0x00,#define MPU6050_RA_ZRMOT_DUR        0x22
0x23,0x00,#define MPU6050_RA_FIFO_EN          0x23
0x24,0x00,#define MPU6050_RA_I2C_MST_CTRL     0x24
0x25,0x00,#define MPU6050_RA_I2C_SLV0_ADDR    0x25
0x26,0x00,#define MPU6050_RA_I2C_SLV0_REG     0x26
0x27,0x00,#define MPU6050_RA_I2C_SLV0_CTRL    0x27
0x28,0x00,#define MPU6050_RA_I2C_SLV1_ADDR    0x28
0x29,0x00,#define MPU6050_RA_I2C_SLV1_REG     0x29
0x2A,0x00,#define MPU6050_RA_I2C_SLV1_CTRL    0x2A
0x2B,0x00,#define MPU6050_RA_I2C_SLV2_ADDR    0x2B
0x2C,0x00,#define MPU6050_RA_I2C_SLV2_REG     0x2C
0x2D,0x00,#define MPU6050_RA_I2C_SLV2_CTRL    0x2D
0x2E,0x00,#define MPU6050_RA_I2C_SLV3_ADDR    0x2E
0x2F,0x00,#define MPU6050_RA_I2C_SLV3_REG     0x2F
0x30,0x00,#define MPU6050_RA_I2C_SLV3_CTRL    0x30
0x31,0x00,#define MPU6050_RA_I2C_SLV4_ADDR    0x31
0x32,0x00,#define MPU6050_RA_I2C_SLV4_REG     0x32
0x33,0x00,#define MPU6050_RA_I2C_SLV4_DO      0x33
0x34,0x00,#define MPU6050_RA_I2C_SLV4_CTRL    0x34
0x35,0x00,#define MPU6050_RA_I2C_SLV4_DI      0x35
0x36,0x00,#define MPU6050_RA_I2C_MST_STATUS   0x36
0x37,0x00,#define MPU6050_RA_INT_PIN_CFG      0x37
0x38,0x00,#define MPU6050_RA_INT_ENABLE       0x38
0x39,0x00,#define MPU6050_RA_DMP_INT_STATUS   0x39
0x3A,0x00,#define MPU6050_RA_INT_STATUS       0x3A
0x3B,0x00,#define MPU6050_RA_ACCEL_XOUT_H     0x3B
0x3C,0x00,#define MPU6050_RA_ACCEL_XOUT_L     0x3C
0x3D,0x00,#define MPU6050_RA_ACCEL_YOUT_H     0x3D
0x3E,0x00,#define MPU6050_RA_ACCEL_YOUT_L     0x3E
0x3F,0x00,#define MPU6050_RA_ACCEL_ZOUT_H     0x3F
0x40,0x00,#define MPU6050_RA_ACCEL_ZOUT_L     0x40
0x41,0x00,#define MPU6050_RA_TEMP_OUT_H       0x41
0x42,0x00,#define MPU6050_RA_TEMP_OUT_L       0x42
0x43,0x00,#define MPU6050_RA_GYRO_XOUT_H      0x43
0x44,0x00,#define MPU6050_RA_GYRO_XOUT_L      0x44
0x45,0x00,#define MPU6050_RA_GYRO_YOUT_H      0x45
0x46,0x00,#define MPU6050_RA_GYRO_YOUT_L      0x46
0x47,0x00,#define MPU6050_RA_GYRO_ZOUT_H      0x47
0x48,0x00,#define MPU6050_RA_GYRO_ZOUT_L      0x48
0x49,0x00,#define MPU6050_RA_EXT_SENS_DATA_00 0x49
0x4A,0x00,#define MPU6050_RA_EXT_SENS_DATA_01 0x4A
0x4B,0x00,#define MPU6050_RA_EXT_SENS_DATA_02 0x4B
0x4C,0x00,#define MPU6050_RA_EXT_SENS_DATA_03 0x4C
0x4D,0x00,#define MPU6050_RA_EXT_SENS_DATA_04 0x4D
0x4E,0x00,#define MPU6050_RA_EXT_SENS_DATA_05 0x4E
0x4F,0x00,#define MPU6050_RA_EXT_SENS_DATA_06 0x4F
0x50,0x00,#define MPU6050_RA_EXT_SENS_DATA_07 0x50
0x51,0x00,#define MPU6050_RA_EXT_SENS_DATA_08 0x51
0x52,0x00,#define MPU6050_RA_EXT_SENS_DATA_09 0x52
0x53,0x00,#define MPU6050_RA_EXT_SENS_DATA_10 0x53
0x54,0x00,#define MPU6050_RA_EXT_SENS_DATA_11 0x54
0x55,0x00,#define MPU6050_RA_EXT_SENS_DATA_12 0x55
0x56,0x00,#define MPU6050_RA_EXT_SENS_DATA_13 0x56
0x57,0x00,#define MPU6050_RA_EXT_SENS_DATA_14 0x57
0x58,0x00,#define MPU6050_RA_EXT_SENS_DATA_15 0x58
0x59,0x00,#define MPU6050_RA_EXT_SENS_DATA_16 0x59
0x5A,0x00,#define MPU6050_RA_EXT_SENS_DATA_17 0x5A
0x5B,0x00,#define MPU6050_RA_EXT_SENS_DATA_18 0x5B
0x5C,0x00,#define MPU6050_RA_EXT_SENS_DATA_19 0x5C
0x5D,0x00,#define MPU6050_RA_EXT_SENS_DATA_20 0x5D
0x5E,0x00,#define MPU6050_RA_EXT_SENS_DATA_21 0x5E
0x5F,0x00,#define MPU6050_RA_EXT_SENS_DATA_22 0x5F
0x60,0x00,#define MPU6050_RA_EXT_SENS_DATA_23 0x60
0x61,0x00,#define MPU6050_RA_MOT_DETECT_STATUS    0x61
0x62,0x00,
0x63,0x00,#define MPU6050_RA_I2C_SLV0_DO      0x63
0x64,0x00,#define MPU6050_RA_I2C_SLV1_DO      0x64
0x65,0x00,#define MPU6050_RA_I2C_SLV2_DO      0x65
0x66,0x00,#define MPU6050_RA_I2C_SLV3_DO      0x66
0x67,0x00,#define MPU6050_RA_I2C_MST_DELAY_CTRL   0x67
0x68,0x00,#define MPU6050_RA_SIGNAL_PATH_RESET    0x68
0x69,0x00,#define MPU6050_RA_MOT_DETECT_CTRL      0x69
0x6A,0x00,#define MPU6050_RA_USER_CTRL        0x6A
0x6B,0x40,#define MPU6050_RA_PWR_MGMT_1       0x6B
0x6C,0x00,#define MPU6050_RA_PWR_MGMT_2       0x6C
0x6D,0x00,#define MPU6050_RA_BANK_SEL         0x6D
0x6E,0x00,#define MPU6050_RA_MEM_START_ADDR   0x6E
0x6F,0x00,#define MPU6050_RA_MEM_R_W          0x6F
0x70,0x00,#define MPU6050_RA_DMP_CFG_1        0x70
0x71,0x00,#define MPU6050_RA_DMP_CFG_2        0x71
0x72,0x00,#define MPU6050_RA_FIFO_COUNTH      0x72
0x73,0x00,#define MPU6050_RA_FIFO_COUNTL      0x73
0x74,0x00,#define MPU6050_RA_FIFO_R_W         0x74
0x75,0x68,#define MPU6050_RA_WHO_AM_I         0x75
0x76,0x00,
0x77,0x00,
0x78,0x00,
0x79,0x00,
0x7A,0x00,
0x7B,0x00,
0x7C,0x00,
0x7D,0x00,
0x7E,0x00,
0x7F,0x00,