
{{DEVELOPMENT}} --------(((DEBUGINFO)))--------{{DEVELOPMENT}} 

 DRIVER SYMBOLS (alphabet order)
-------------------------------
Abstract=Common\Serial_LDDAbstract.inc
BDHReg=0
BaudAdjustValueSpeed0=0
BaudDivisorSpeed0=104
BdRateInitPrescalerInternPresc=no
C1Reg=0
C3Reg=0
C4Reg=0
ClockSource0Name=Disable
ClockSource0PDDConst=DISABLE_CLOCK
ClockSource1Name=PLLFLLSelDistr
ClockSource1PDDConst=PLL_FLL_CLOCK
ClockSource2Name=ERCLK
ClockSource2PDDConst=EXTERNAL_REF_CLOCK
ClockSource3Name=IRCLK
ClockSource3PDDConst=INTERNAL_REF_CLOCK
ClockSourceSelectionSupport=
DataWidth10Support=
DataWidth8Support=
DataWidth9Support=
DataWidthWithParity7Support=
DataWidthWithParity8Support=
DataWidthWithParity9Support=
DataWidthsList=_8_9_10
DataWidthsWithParityList=_7_8_9
Description_HWEnDi=Enables or disables the peripheral(s) associated with the component. The method is called automatically as a part of the Enable and Disable methods and several internal methods.
Description_Interrupt=The ISR function handling the device receive/transmit interrupt. Calls InterruptTX/InterruptRX methods.
Description_InterruptRx=The method services the receive interrupt of the selected peripheral(s) and eventually invokes the bean's event(s).
Description_InterruptTx=The method services the receive interrupt of the selected peripheral(s) and eventually invokes the bean's event(s).
Description_SetClockConfiguration=This method changes the clock configuration. During a clock configuration change the component changes it's setting immediately upon a request.
DeviceBaseAddr=UART0_BASE_PTR
Doc_Misra_Rule_1=1.1
Doc_Misra_Rule_10=8.10
Doc_Misra_Rule_10_Description=All declarations and definitions of objects or function at file scope shall have internal linkage unless external linkage is required.
Doc_Misra_Rule_10_Lint=Info 765: external 'function' could be made static [MISRA 2004 Rule 8.10]
Doc_Misra_Rule_10_Reason=Device Initialization - ISR declaration is subject of various modifications by the user and may or may not be copied to another module - static is not used.
Doc_Misra_Rule_10_Type=Required
Doc_Misra_Rule_11=10.1
Doc_Misra_Rule_11_Description=The value of an expression of integer type shall not be implicitly converted to a different underlying type.
Doc_Misra_Rule_11_Lint=Note 960: Violates MISRA 2004 Required Rule 10.1, Implicit conversion of integer to smaller type
Doc_Misra_Rule_11_Reason=
Doc_Misra_Rule_11_Type=Required
Doc_Misra_Rule_12=11.3
Doc_Misra_Rule_12_Description=A cast should not be performed between a pointer type and an integral type.
Doc_Misra_Rule_12_Lint=Note 923: cast from 'integer type' to pointer [Encompasses MISRA 2004 Rules 11.1 and 11.3], [MISRA 2004 Rule 11.3]
Doc_Misra_Rule_12_Reason=IO map is based on structures and typecasting from a peripheral base address (integer constant) to a pointer type is used to get a pointer to the given peripheral structure used to access a peripheral registers.
Doc_Misra_Rule_12_Type=Advisory
Doc_Misra_Rule_13=11.4
Doc_Misra_Rule_13_Description=A cast should be not be performed between a pointer to object type and different pointer to object type
Doc_Misra_Rule_13_Lint=Note 929: cast from pointer to pointer [MISRA 2004 Rule 11.4]
Doc_Misra_Rule_13_Reason=See detailed description for particular component
Doc_Misra_Rule_13_Type=Advisory
Doc_Misra_Rule_14=12.1
Doc_Misra_Rule_14_Description=Limited dependence should be placed on C's operator precedence rules in expressions.
Doc_Misra_Rule_14_Lint=Note 961: Violates MISRA 2004 Advisory Rule 12.1, dependence placed on C's operator precedence; operators: ',' and ','
Doc_Misra_Rule_14_Reason=
Doc_Misra_Rule_14_Type=Advisory
Doc_Misra_Rule_15=12.8
Doc_Misra_Rule_15_Description=The right-hand operand of a shift operator shall lie between zero and one less than the width in bits of the underlying type of the left-hand operand.
Doc_Misra_Rule_15_Lint=Warning 572: Excessive shift value (precision 2 shifted right by 8) [MISRA 2004 Rule 12.8]
Doc_Misra_Rule_15_Reason=
Doc_Misra_Rule_15_Type=Required
Doc_Misra_Rule_16=12.10
Doc_Misra_Rule_16_Description=The comma operator shall not be used.
Doc_Misra_Rule_16_Lint=Note 960: Violates MISRA 2004 Required Rule 12.10, comma operator used
Doc_Misra_Rule_16_Reason=Comma operator is used in PDD macros.
Doc_Misra_Rule_16_Type=Required
Doc_Misra_Rule_17=12.11
Doc_Misra_Rule_17_Description=Evaluation of constant unsigned integer expressions should not lead to wrap-around.
Doc_Misra_Rule_17_Lint=Warning 648: Overflow in computing constant for operation: 'unsigned shift left' [MISRA 2004 Rule 12.11]
Doc_Misra_Rule_17_Reason=
Doc_Misra_Rule_17_Type=Advisory
Doc_Misra_Rule_18=13.7
Doc_Misra_Rule_18_Description=Boolean operations whose results are invariant shall not be permitted.
Doc_Misra_Rule_18_Lint=Warning 506: Constant value Boolean [MISRA 2004 Rules 13.7 and 14.1]
Doc_Misra_Rule_18_Reason=PDD macros define constants that can be passed as parameters to these macros.
Doc_Misra_Rule_18_Type=Required
Doc_Misra_Rule_19=14.2
Doc_Misra_Rule_19_Description=All non-null statements shall either: <br/>a) have at least one side effect however executed, <br/>or b) cause control flow to change.
Doc_Misra_Rule_19_Lint=Warning 522: Highest operation, operator ',', lacks side-effects
Doc_Misra_Rule_19_Reason=Some PDD macros have two commas in the macro implementation.
Doc_Misra_Rule_19_Type=Required
Doc_Misra_Rule_1_Description=All code shall conform to ISO 9899-1990 (C-code guideline)
Doc_Misra_Rule_1_Lint=Note 950: Non-ANSI reserved word or construct [MISRA 2004 Rules 1.1 and 2.2]
Doc_Misra_Rule_1_Reason=Non-ANSI C reserved word or construct used as specific language extensions: @, asm, __asm, near, __near, far, interrupt, __interrupt, CONVERT_TO_PAGED (RS08 only).
Doc_Misra_Rule_1_Type=Required
Doc_Misra_Rule_2=1.4
Doc_Misra_Rule_20=14.7
Doc_Misra_Rule_20_Description=A function shall have a single point of exit at the end of the function.
Doc_Misra_Rule_20_Lint=Note 904: Return statement before end of function [MISRA 2004 Rule 14.7]
Doc_Misra_Rule_20_Reason=Use of multiple return statements simplifies the code logic.
Doc_Misra_Rule_20_Type=Required
Doc_Misra_Rule_21=18.4
Doc_Misra_Rule_21_Description=Unions shall not be used.
Doc_Misra_Rule_21_Lint=Note 960: Violates MISRA 2004 Required Rule 18.4, unions shall not be used
Doc_Misra_Rule_21_Reason=Unions are used to efficiently swap bytes in a 16-bit word or 32-bit long word, to allow access to single memory location using multiple register names, or to allow simultaneous 32-bit, 16-bit or 8-bit access to single memory location.
Doc_Misra_Rule_21_Type=Required
Doc_Misra_Rule_22=19.13
Doc_Misra_Rule_22_Description=The # and ## preprocessor operators should not be used.
Doc_Misra_Rule_22_Lint=Note 961: Violates MISRA 2004 Advisory Rule 19.13, '#/##' operator used
Doc_Misra_Rule_22_Reason=Preprocessor operators are used to convert bit name to bit mask in macros for accessing peripheral registers.
Doc_Misra_Rule_22_Type=Advisory
Doc_Misra_Rule_2_Description=The compiler/linker shall be checked to ensure that 31 character significance and case sensitivity are supported for external identifiers.
Doc_Misra_Rule_2_Lint=Note Warning 621: Identifier clash [MISRA 2004 Rules 1.2, 1.4 and 5.1]
Doc_Misra_Rule_2_Reason=IO map defines register access constants. The constants' names contain peripheral name, register name, bit name and suffix _MASK/_SHIFT.
Doc_Misra_Rule_2_Type=Required
Doc_Misra_Rule_3=2.1
Doc_Misra_Rule_3_Description=Assembly language shall be encapsulated and isolated.
Doc_Misra_Rule_3_Lint=Note 950: Non-ANSI reserved word or construct [MISRA 2004 Rules 1.1 and 2.2]
Doc_Misra_Rule_3_Reason=Non-ANSI C reserved word or construct used as specific language extensions: @, asm, __asm, near, __near, far, interrupt, __interrupt, CONVERT_TO_PAGED (RS08 only).
Doc_Misra_Rule_3_Type=Required
Doc_Misra_Rule_4=3.1
Doc_Misra_Rule_4_Description=All usage of implementation-defined behavior shall be documented.
Doc_Misra_Rule_4_Lint=MISRA Compliancy Review (part of formal technical review)
Doc_Misra_Rule_4_Reason=Follows the list of implementation dependent behavior used in Processor Expert. See documentation of CodeWarrior MCU Build tools for more information on topics not specified below:
Doc_Misra_Rule_4_Type=Required
Doc_Misra_Rule_5=3.2
Doc_Misra_Rule_5_Description=The character set and the corresponding encoding shall be documented.
Doc_Misra_Rule_5_Lint=MISRA Compliancy Review (part of formal technical review)
Doc_Misra_Rule_5_Reason=Basic character set (see ISO 9899) is used in execution character set. Execution character set uses ASCII encoding (possible codes 0-255). Exception to basic character set: Term component uses NULL(0x00), CR (0x0D), LF(0x0A).
Doc_Misra_Rule_5_Type=Required
Doc_Misra_Rule_6=3.3
Doc_Misra_Rule_6_Description=The implementation of integer division in the chosen compiler should be determined, documented and taken into account.
Doc_Misra_Rule_6_Lint=MISRA Compliancy Review (part of formal technical review)
Doc_Misra_Rule_6_Reason=The way a Compiler implements division and modulo for negative operands is determined by the hardware implementation of the target's division instructions. See documentation of CodeWarrior S12(X) Build tools for more information.
Doc_Misra_Rule_6_Type=Advisory
Doc_Misra_Rule_7=3.4
Doc_Misra_Rule_7_Description=All uses of the #pragma directives shall be documented and explained.
Doc_Misra_Rule_7_Lint=MISRA Compliancy Review (part of formal technical review)
Doc_Misra_Rule_7_Reason=Some components use pragma directive to determine the memory segment, where code and/or data will be used (see below). All other uses of #pragma directives are commented in the generated source code.
Doc_Misra_Rule_7_Type=Required
Doc_Misra_Rule_8=3.6
Doc_Misra_Rule_8_Description=All libraries used in production code shall be written to comply with the provision of this document and shall have been subject to appropriate validation.
Doc_Misra_Rule_8_Lint=MISRA Compliancy Review (part of formal technical review)
Doc_Misra_Rule_8_Reason=Only libraries included in CodeWarrior development studio are used in the generated source code.
Doc_Misra_Rule_8_Type=Required
Doc_Misra_Rule_9=6.3
Doc_Misra_Rule_9_Description=Typedef that indicates size and signedness should be used in place of basic types.
Doc_Misra_Rule_9_Lint=Info 970: Use of modifier or type 'int' outside of a typedef [MISRA Rule 6.3]
Doc_Misra_Rule_9_Reason=The type of the function is defined by tool set. ProcessorExpert definition must comply..
Doc_Misra_Rule_9_Type=Advisory
DriverAuthor=Marek Vinkler
DriverDate=25.02.2010
DriverVersion=01.10
EndOfInterface=
EventCount=7
FineAdjustSupport=no
Init_Enabled=IO1_Init
Location_x=Serial_LDD
Main_Enabled=IO1_Main
MaxDataWidth=10
MaxDataWidthWithParity=9
MethodCount=39
Mode10BitMask=32
ModeBitMask=16
OversamplingSupport=
PDD=UART0_PDD
PDDName=UART0
PEMSL_StrTemp=8
ParDeviceDataPtr=
ParUserDataPtr=
Par_DeviceData=
PeripheralType=UART0
RTOSAdap_alloc_object_DeviceDataPrv=
RTOSAdap_defParam_allocatedDevice=UART0
RTOSAdap_defParam_allocatedDeviceBaseAddr=1074176000
RTOSAdap_defParam_componentInstanceName=IO1
RTOSAdap_defParam_componentType=Serial_LDD
RTOSAdap_defParam_genReentrantMethods=no
RetVal=
S2Reg=0
SBRpresc=104
Settings=Common\Serial_LDDSettings.inc
SharedModuleName=IO1
WakeupBitMask=8
col=7
loc_EventName=OnRxActiveEdge
loc_MethodName=GetDriverState
loc_ObjDefSuffix=
loc_Param_Align=undef
loc_Param_Zero=undef
loc_RunDistinctPart=
loc_RunSharedPart=
loc_componentInstanceName=IO1
loc_memberPos=0
loc_onlySpacesString=no
tmp=0
Doc_Misra_Rule_10_Location=[Cpu|Vectors.c]
Doc_Misra_Rule_11_Location=[PE_Types.h|SDHC_LDD]
Doc_Misra_Rule_11_Location_Reason=[Call of the library function __set_FAULTMASK(). The code violates this rule for IAR compiler only.|Cannot shift by a value resulting from a complex expression.]
Doc_Misra_Rule_12_Location=[IO_Map.h]
Doc_Misra_Rule_13_Location=[Vectors.c|Serial_LDD|SPIMaster_LDD|SPISlave_LDD|SSI_LDD|USB_LDD]
Doc_Misra_Rule_13_Location_Reason=[Need to explicitly cast pointers to the general ISR for Interrupt vector table|Conversion between pointer to void type and pointer to uint8_t/uint16_t type is used in ISR (transmitting/receiving characters).|Conversion between pointer to void type and pointer to uint8_t/uint16_t type is used in ISR (transmitting/receiving characters).|Conversion between pointer to void type and pointer to uint8_t/uint16_t type is used in ISR (transmitting/receiving characters).|Conversion between pointer to void type and pointer to uint8_t/uint16_t type is used in ISR (transmitting/receiving characters).|Conversion between pointers is used in StartTransaction, HostQueueTransfer and Init methods.]
Doc_Misra_Rule_14_Location=[SDHC_LDD|Ethernet_LDD]
Doc_Misra_Rule_14_Location_Reason=[Comma operator separates expressions in PDD macros.|Comma operator separates expressions in PDD macros.]
Doc_Misra_Rule_15_Location=[Ethernet_LDD|TimerUnit_LDD|Serial_LDD]
Doc_Misra_Rule_15_Location_Reason=[Macro for endianness conversion cannot be used on constants.|One of predefined constants for macro LPTMR_PDD_SetDivider has value 1.|PDD macros use shift operations that can cause MISRA violations when a constant with value less than 256 is passed as an argument.]
Doc_Misra_Rule_16_Location=[Global]
Doc_Misra_Rule_17_Location=[Ethernet_LDD]
Doc_Misra_Rule_17_Location_Reason=[Macro for endianness conversion cannot be used on constants.]
Doc_Misra_Rule_18_Location=[Global]
Doc_Misra_Rule_19_Location=[Global]
Doc_Misra_Rule_1_Location=[PE_Types.h|Cpu|Vectors.c|FLASH_LDD]
Doc_Misra_Rule_1_Location_Reason=[The component contains one of non-ANSI C reserved word or construct used as specific language extensions: @, asm, __asm, near, __near, far, interrupt, __interrupt.|The component contains one of non-ANSI C reserved word or construct used as specific language extensions: @, asm, __asm, near, __near, far, interrupt, __interrupt.|The component contains one of non-ANSI C reserved word or construct used as specific language extensions: @, asm, __asm, near, __near, far, interrupt, __interrupt.|The component contains one of non-ANSI C reserved word or construct used as specific language extensions: @, asm, __asm, near, __near, far, interrupt, __interrupt.]
Doc_Misra_Rule_20_Location=[Global]
Doc_Misra_Rule_21_Location=[Global|IO_Map.h]
Doc_Misra_Rule_21_Location_Reason=[Unions are used to efficiently swap bytes in a 16-bit word or 32-bit long word, to allow access to single memory location using multiple register names, or to allow simultaneous 32-bit, 16-bit or 8-bit access to single memory location.|Unions are used to allow access to single memory location using multiple register names, or to allow simultaneous 32-bit, 16-bit or 8-bit access to single memory location.]
Doc_Misra_Rule_22_Location=[PE_Types.h]
Doc_Misra_Rule_22_Location_Reason=[Used to convert bit name to bit mask in macros accessing registers.]
Doc_Misra_Rule_2_Location=[IO_Map.h]
Doc_Misra_Rule_3_Location=[PE_Types.h|Cpu|Vectors.c]
Doc_Misra_Rule_3_Location_Reason=[The file contains ASM language, but it is isolated in C macros.|The file contains ASM language, but it is isolated in C macros.|The component contains one of non-ANSI C reserved word or construct used as specific language extensions: @, asm, __asm, near, __near, far, interrupt, __interrupt.]
Doc_Misra_Rule_4_Location=[PE_Info|PE_Info|PE_Info|PE_Info|PE_Info|PE_Info]
Doc_Misra_Rule_4_Location_Reason=[Follows the list of implementation dependent behavior used in Processor Expert. See documentation of CodeWarrior MCU Build tools for more information on topics not specified below:|Program overloads void __init_hardware(void) function from the standard startup to provide initialization of clocks and external bus early after reset, see <a href="ResetScenario.html">Reset Scenario</a>.|Program is finished at the end of main function in the infinite loop.|Execution character set and corresponding values are documented in rule 3.2 in this table.|Volatile declarations are used to access peripheral registers (memory mapped).|Pragma directives are used and commented in the source code. See also documented rule 3.4 in this table.]
Doc_Misra_Rule_5_Location=[PE_Info]
Doc_Misra_Rule_6_Location=[PE_Info]
Doc_Misra_Rule_7_Location=[PE_Info]
Doc_Misra_Rule_7_Location_Reason=[Some components use pragma directive to determine the memory segment, where code and/or data will be used (see below). All other uses of #pragma directives are commented in the generated source code.]
Doc_Misra_Rule_8_Location=[CAU_LDD]
Doc_Misra_Rule_8_Location_Reason=[CAU component uses an external CAU library that is not MISRA compliant. CAU component's code itself is MISRA compliant.]
Doc_Misra_Rule_9_Location=[CPU|Main.c]
EventMaskNameList=[LDD_SERIAL_ON_BLOCK_RECEIVED|LDD_SERIAL_ON_BLOCK_SENT|LDD_SERIAL_ON_BREAK|LDD_SERIAL_ON_TXCOMPLETE|LDD_SERIAL_ON_ERROR]
EventMaskValueList=[1|2|4|8|16]
EventNameList=[OnBlockReceived|OnBlockSent|OnBreak|OnTxComplete|OnError]
PE_MisraErrorCodes=[572]
PE_RegBitGrpPrefixList=[ADC_SC1|ADC_SC1|ADC_CFG1|ADC_CFG2|ADC_R|ADC_R|ADC_CV1|ADC_CV2|ADC_SC2|ADC_SC3|ADC_OFS|ADC_PG|ADC_MG|ADC_CLPD|ADC_CLPS|ADC_CLP4|ADC_CLP3|ADC_CLP2|ADC_CLP1|ADC_CLP0|ADC_CLMD|ADC_CLMS|ADC_CLM4|ADC_CLM3|ADC_CLM2|ADC_CLM1|ADC_CLM0|BP_COMP|BP_COMP|CMP_CR0|CMP_CR1|CMP_FPR|CMP_SCR|CMP_DACCR|CMP_MUXCR|CoreDebug_base_DHCSR_Read|CoreDebug_base_DHCSR_Write|CoreDebug_base_DCRSR|CoreDebug_base_DCRDR|CoreDebug_base_DEMCR|DAC_DATL|DAC_DATH|DAC_DATL|DAC_DATH|DAC_SR|DAC_C0|DAC_C1|DAC_C2|DMA_SAR|DMA_DAR|DMA_DSR_BCR|DMA_DSR|DMA_DCR|DMA_SAR|DMA_DAR|DMA_DSR_BCR|DMA_DSR|DMA_DCR|DMA_SAR|DMA_DAR|DMA_DSR_BCR|DMA_DSR|DMA_DCR|DMA_SAR|DMA_DAR|DMA_DSR_BCR|DMA_DSR|DMA_DCR|DMAMUX_CHCFG|DMAMUX_CHCFG|DMAMUX_CHCFG|DMAMUX_CHCFG|DWT_COMP|DWT_MASK|DWT_FUNCTION|DWT_COMP|DWT_MASK|DWT_FUNCTION|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|I2C_A1|I2C_F|I2C_C1|I2C_S|I2C_D|I2C_C2|I2C_FLT|I2C_RA|I2C_SMB|I2C_A2|I2C_SLTH|I2C_SLTL|I2C_A1|I2C_F|I2C_C1|I2C_S|I2C_D|I2C_C2|I2C_FLT|I2C_RA|I2C_SMB|I2C_A2|I2C_SLTH|I2C_SLTL|LPTMR_CSR|LPTMR_PSR|LPTMR_CMR|LPTMR_CNR|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_COMPID|MTB_COMPID|MTB_COMPID|MTB_COMPID|MTBDWT_COMP|MTBDWT_MASK|MTBDWT_FCT|MTBDWT_COMP|MTBDWT_MASK|MTBDWT_FCT|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_COMPID|MTBDWT_COMPID|MTBDWT_COMPID|MTBDWT_COMPID|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|OSC_CR|PIT_LDVAL|PIT_CVAL|PIT_TCTRL|PIT_TFLG|PIT_LDVAL|PIT_CVAL|PIT_TCTRL|PIT_TFLG|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|ROM_ENTRY|ROM_ENTRY|ROM_ENTRY|ROM_COMPID|ROM_COMPID|ROM_COMPID|ROM_COMPID|SPI_C1|SPI_C2|SPI_BR|SPI_S|SPI_D|SPI_M|SPI_C1|SPI_C2|SPI_BR|SPI_S|SPI_D|SPI_M|SysTick_CSR|SysTick_RVR|SysTick_CVR|SysTick_CALIB|TPM_SC|TPM_CNT|TPM_MOD|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_STATUS|TPM_CONF|TPM_SC|TPM_CNT|TPM_MOD|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_STATUS|TPM_CONF|TPM_SC|TPM_CNT|TPM_MOD|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_STATUS|TPM_CONF|TSI_GENCS|TSI_DATA|TSI_TSHD|UART_BDH|UART_BDL|UART_C1|UART_C2|UART_S1|UART_S2|UART_C3|UART_D|UART_C4|UART_BDH|UART_BDL|UART_C1|UART_C2|UART_S1|UART_S2|UART_C3|UART_D|UART_C4|USB_PERID|USB_IDCOMP|USB_REV|USB_ADDINFO|USB_OTGISTAT|USB_OTGICR|USB_OTGSTAT|USB_OTGCTL|USB_ISTAT|USB_INTEN|USB_ERRSTAT|USB_ERREN|USB_STAT|USB_CTL|USB_ADDR|USB_BDTPAGE1|USB_FRMNUML|USB_FRMNUMH|USB_TOKEN|USB_SOFTHLD|USB_BDTPAGE2|USB_BDTPAGE3|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_USBCTRL|USB_OBSERVE|USB_CONTROL|USB_USBTRC0|USB_USBFRMADJUST]
PE_RegNameList=[ADC0_SC1A|ADC0_SC1B|ADC0_CFG1|ADC0_CFG2|ADC0_RA|ADC0_RB|ADC0_CV1|ADC0_CV2|ADC0_SC2|ADC0_SC3|ADC0_OFS|ADC0_PG|ADC0_MG|ADC0_CLPD|ADC0_CLPS|ADC0_CLP4|ADC0_CLP3|ADC0_CLP2|ADC0_CLP1|ADC0_CLP0|ADC0_CLMD|ADC0_CLMS|ADC0_CLM4|ADC0_CLM3|ADC0_CLM2|ADC0_CLM1|ADC0_CLM0|BP_COMP0|BP_COMP1|CMP0_CR0|CMP0_CR1|CMP0_FPR|CMP0_SCR|CMP0_DACCR|CMP0_MUXCR|DHCSR_Read|DHCSR_Write|DCRSR|DCRDR|DEMCR|DAC0_DAT0L|DAC0_DAT0H|DAC0_DAT1L|DAC0_DAT1H|DAC0_SR|DAC0_C0|DAC0_C1|DAC0_C2|DMA_SAR0|DMA_DAR0|DMA_DSR_BCR0|DMA_DSR0|DMA_DCR0|DMA_SAR1|DMA_DAR1|DMA_DSR_BCR1|DMA_DSR1|DMA_DCR1|DMA_SAR2|DMA_DAR2|DMA_DSR_BCR2|DMA_DSR2|DMA_DCR2|DMA_SAR3|DMA_DAR3|DMA_DSR_BCR3|DMA_DSR3|DMA_DCR3|DMAMUX0_CHCFG0|DMAMUX0_CHCFG1|DMAMUX0_CHCFG2|DMAMUX0_CHCFG3|DWT_COMP0|DWT_MASK0|DWT_FUNCTION0|DWT_COMP1|DWT_MASK1|DWT_FUNCTION1|FGPIOA_PDOR|FGPIOA_PSOR|FGPIOA_PCOR|FGPIOA_PTOR|FGPIOA_PDIR|FGPIOA_PDDR|FGPIOB_PDOR|FGPIOB_PSOR|FGPIOB_PCOR|FGPIOB_PTOR|FGPIOB_PDIR|FGPIOB_PDDR|FGPIOC_PDOR|FGPIOC_PSOR|FGPIOC_PCOR|FGPIOC_PTOR|FGPIOC_PDIR|FGPIOC_PDDR|FGPIOD_PDOR|FGPIOD_PSOR|FGPIOD_PCOR|FGPIOD_PTOR|FGPIOD_PDIR|FGPIOD_PDDR|FGPIOE_PDOR|FGPIOE_PSOR|FGPIOE_PCOR|FGPIOE_PTOR|FGPIOE_PDIR|FGPIOE_PDDR|GPIOA_PDOR|GPIOA_PSOR|GPIOA_PCOR|GPIOA_PTOR|GPIOA_PDIR|GPIOA_PDDR|GPIOB_PDOR|GPIOB_PSOR|GPIOB_PCOR|GPIOB_PTOR|GPIOB_PDIR|GPIOB_PDDR|GPIOC_PDOR|GPIOC_PSOR|GPIOC_PCOR|GPIOC_PTOR|GPIOC_PDIR|GPIOC_PDDR|GPIOD_PDOR|GPIOD_PSOR|GPIOD_PCOR|GPIOD_PTOR|GPIOD_PDIR|GPIOD_PDDR|GPIOE_PDOR|GPIOE_PSOR|GPIOE_PCOR|GPIOE_PTOR|GPIOE_PDIR|GPIOE_PDDR|I2C0_A1|I2C0_F|I2C0_C1|I2C0_S|I2C0_D|I2C0_C2|I2C0_FLT|I2C0_RA|I2C0_SMB|I2C0_A2|I2C0_SLTH|I2C0_SLTL|I2C1_A1|I2C1_F|I2C1_C1|I2C1_S|I2C1_D|I2C1_C2|I2C1_FLT|I2C1_RA|I2C1_SMB|I2C1_A2|I2C1_SLTH|I2C1_SLTL|LPTMR0_CSR|LPTMR0_PSR|LPTMR0_CMR|LPTMR0_CNR|MTB_PERIPHID4|MTB_PERIPHID5|MTB_PERIPHID6|MTB_PERIPHID7|MTB_PERIPHID0|MTB_PERIPHID1|MTB_PERIPHID2|MTB_PERIPHID3|MTB_COMPID0|MTB_COMPID1|MTB_COMPID2|MTB_COMPID3|MTBDWT_COMP0|MTBDWT_MASK0|MTBDWT_FCT0|MTBDWT_COMP1|MTBDWT_MASK1|MTBDWT_FCT1|MTBDWT_PERIPHID4|MTBDWT_PERIPHID5|MTBDWT_PERIPHID6|MTBDWT_PERIPHID7|MTBDWT_PERIPHID0|MTBDWT_PERIPHID1|MTBDWT_PERIPHID2|MTBDWT_PERIPHID3|MTBDWT_COMPID0|MTBDWT_COMPID1|MTBDWT_COMPID2|MTBDWT_COMPID3|NVIC_IPR0|NVIC_IPR1|NVIC_IPR2|NVIC_IPR3|NVIC_IPR4|NVIC_IPR5|NVIC_IPR6|NVIC_IPR7|OSC0_CR|PIT_LDVAL0|PIT_CVAL0|PIT_TCTRL0|PIT_TFLG0|PIT_LDVAL1|PIT_CVAL1|PIT_TCTRL1|PIT_TFLG1|PORTA_PCR0|PORTA_PCR1|PORTA_PCR2|PORTA_PCR3|PORTA_PCR4|PORTA_PCR5|PORTA_PCR6|PORTA_PCR7|PORTA_PCR8|PORTA_PCR9|PORTA_PCR10|PORTA_PCR11|PORTA_PCR12|PORTA_PCR13|PORTA_PCR14|PORTA_PCR15|PORTA_PCR16|PORTA_PCR17|PORTA_PCR18|PORTA_PCR19|PORTA_PCR20|PORTA_PCR21|PORTA_PCR22|PORTA_PCR23|PORTA_PCR24|PORTA_PCR25|PORTA_PCR26|PORTA_PCR27|PORTA_PCR28|PORTA_PCR29|PORTA_PCR30|PORTA_PCR31|PORTA_GPCLR|PORTA_GPCHR|PORTA_ISFR|PORTB_PCR0|PORTB_PCR1|PORTB_PCR2|PORTB_PCR3|PORTB_PCR4|PORTB_PCR5|PORTB_PCR6|PORTB_PCR7|PORTB_PCR8|PORTB_PCR9|PORTB_PCR10|PORTB_PCR11|PORTB_PCR12|PORTB_PCR13|PORTB_PCR14|PORTB_PCR15|PORTB_PCR16|PORTB_PCR17|PORTB_PCR18|PORTB_PCR19|PORTB_PCR20|PORTB_PCR21|PORTB_PCR22|PORTB_PCR23|PORTB_PCR24|PORTB_PCR25|PORTB_PCR26|PORTB_PCR27|PORTB_PCR28|PORTB_PCR29|PORTB_PCR30|PORTB_PCR31|PORTB_GPCLR|PORTB_GPCHR|PORTB_ISFR|PORTC_PCR0|PORTC_PCR1|PORTC_PCR2|PORTC_PCR3|PORTC_PCR4|PORTC_PCR5|PORTC_PCR6|PORTC_PCR7|PORTC_PCR8|PORTC_PCR9|PORTC_PCR10|PORTC_PCR11|PORTC_PCR12|PORTC_PCR13|PORTC_PCR14|PORTC_PCR15|PORTC_PCR16|PORTC_PCR17|PORTC_PCR18|PORTC_PCR19|PORTC_PCR20|PORTC_PCR21|PORTC_PCR22|PORTC_PCR23|PORTC_PCR24|PORTC_PCR25|PORTC_PCR26|PORTC_PCR27|PORTC_PCR28|PORTC_PCR29|PORTC_PCR30|PORTC_PCR31|PORTC_GPCLR|PORTC_GPCHR|PORTC_ISFR|PORTD_PCR0|PORTD_PCR1|PORTD_PCR2|PORTD_PCR3|PORTD_PCR4|PORTD_PCR5|PORTD_PCR6|PORTD_PCR7|PORTD_PCR8|PORTD_PCR9|PORTD_PCR10|PORTD_PCR11|PORTD_PCR12|PORTD_PCR13|PORTD_PCR14|PORTD_PCR15|PORTD_PCR16|PORTD_PCR17|PORTD_PCR18|PORTD_PCR19|PORTD_PCR20|PORTD_PCR21|PORTD_PCR22|PORTD_PCR23|PORTD_PCR24|PORTD_PCR25|PORTD_PCR26|PORTD_PCR27|PORTD_PCR28|PORTD_PCR29|PORTD_PCR30|PORTD_PCR31|PORTD_GPCLR|PORTD_GPCHR|PORTD_ISFR|PORTE_PCR0|PORTE_PCR1|PORTE_PCR2|PORTE_PCR3|PORTE_PCR4|PORTE_PCR5|PORTE_PCR6|PORTE_PCR7|PORTE_PCR8|PORTE_PCR9|PORTE_PCR10|PORTE_PCR11|PORTE_PCR12|PORTE_PCR13|PORTE_PCR14|PORTE_PCR15|PORTE_PCR16|PORTE_PCR17|PORTE_PCR18|PORTE_PCR19|PORTE_PCR20|PORTE_PCR21|PORTE_PCR22|PORTE_PCR23|PORTE_PCR24|PORTE_PCR25|PORTE_PCR26|PORTE_PCR27|PORTE_PCR28|PORTE_PCR29|PORTE_PCR30|PORTE_PCR31|PORTE_GPCLR|PORTE_GPCHR|PORTE_ISFR|ROM_ENTRY0|ROM_ENTRY1|ROM_ENTRY2|ROM_COMPID0|ROM_COMPID1|ROM_COMPID2|ROM_COMPID3|SPI0_C1|SPI0_C2|SPI0_BR|SPI0_S|SPI0_D|SPI0_M|SPI1_C1|SPI1_C2|SPI1_BR|SPI1_S|SPI1_D|SPI1_M|SYST_CSR|SYST_RVR|SYST_CVR|SYST_CALIB|TPM0_SC|TPM0_CNT|TPM0_MOD|TPM0_C0SC|TPM0_C0V|TPM0_C1SC|TPM0_C1V|TPM0_C2SC|TPM0_C2V|TPM0_C3SC|TPM0_C3V|TPM0_C4SC|TPM0_C4V|TPM0_C5SC|TPM0_C5V|TPM0_STATUS|TPM0_CONF|TPM1_SC|TPM1_CNT|TPM1_MOD|TPM1_C0SC|TPM1_C0V|TPM1_C1SC|TPM1_C1V|TPM1_STATUS|TPM1_CONF|TPM2_SC|TPM2_CNT|TPM2_MOD|TPM2_C0SC|TPM2_C0V|TPM2_C1SC|TPM2_C1V|TPM2_STATUS|TPM2_CONF|TSI0_GENCS|TSI0_DATA|TSI0_TSHD|UART1_BDH|UART1_BDL|UART1_C1|UART1_C2|UART1_S1|UART1_S2|UART1_C3|UART1_D|UART1_C4|UART2_BDH|UART2_BDL|UART2_C1|UART2_C2|UART2_S1|UART2_S2|UART2_C3|UART2_D|UART2_C4|USB0_PERID|USB0_IDCOMP|USB0_REV|USB0_ADDINFO|USB0_OTGISTAT|USB0_OTGICR|USB0_OTGSTAT|USB0_OTGCTL|USB0_ISTAT|USB0_INTEN|USB0_ERRSTAT|USB0_ERREN|USB0_STAT|USB0_CTL|USB0_ADDR|USB0_BDTPAGE1|USB0_FRMNUML|USB0_FRMNUMH|USB0_TOKEN|USB0_SOFTHLD|USB0_BDTPAGE2|USB0_BDTPAGE3|USB0_ENDPT0|USB0_ENDPT1|USB0_ENDPT2|USB0_ENDPT3|USB0_ENDPT4|USB0_ENDPT5|USB0_ENDPT6|USB0_ENDPT7|USB0_ENDPT8|USB0_ENDPT9|USB0_ENDPT10|USB0_ENDPT11|USB0_ENDPT12|USB0_ENDPT13|USB0_ENDPT14|USB0_ENDPT15|USB0_USBCTRL|USB0_OBSERVE|USB0_CONTROL|USB0_USBTRC0|USB0_USBFRMADJUST]
RTOSAdap_enum_componentTypes=[HAL_UART_Polling|HAL_UART_Int|HAL_I2C_Polling|HAL_I2C_Int|HAL_GPIO|HAL_ADC|HAL_RTC|HAL_Ethernet|HAL_TimerUnit|AsyncSerial_LDD|USB_LDD]
RTOSAdap_enum_defaultParameterNames=[componentType|simpleComponentType|componentInstanceName|genReentrantMethods|genCriticalSectionMethods|constantDeclarationsThread|allocatedDevice|allocatedDeviceBaseAddr|SPIN_LOCK]
RTOSAdap_enum_simpleComponentTypes=[HAL_UART|HAL_I2C|HAL_GPIO|HAL_ADC|HAL_RTC|HAL_Ethernet|HAL_TimerUnit|AsyncSerial_LDD|USB_LDD]
revAuth=[LV|PC|MV|RH|MV|MV|MV|MV|MV|MV]
revCmnt_0=[Clock configuration support]
revCmnt_1=[Fixed runtime setting of the parity and data width]
revCmnt_2=[Support of new Kinetis derivatives - MK50 and other MK10, MK20, MK30, MK40 and MK60 variants.|Support for GNUC (Code Sourcery G++) compiler has been added.]
revCmnt_3=[Support of ColdFire+ derivatives.]
revCmnt_4=[Component auto initialization feature added.]
revCmnt_5=[Fixed the logical condition to return an error code when transmit operation is still in progress.|Fixed detection of transmission complete in the polling mode.|Fixed initialization of the baud rate when the property 'Enabled in init. code' is set to 'no'.]
revCmnt_6=[Support for IAR C compiler for ColdFire has been added.]
revCmnt_7=[SendBlock method usage in OnBlockSent event fixed.]
revCmnt_8=[SendBlock method usage in OnBlockSent event fixed.]
revCmnt_9=[Support for ARM_CC compiler has been added.]
revDate=[22.08.2012|28.05.2012|23.01.2012|01.07.2011|05.05.2011|07.04.2011|11.03.2011|26.01.2011|02.12.2010|15.09.2010]
revLvl=[3|3|3|3|5|5|3|5|6|1]
revVer=[01.10|01.09|01.08|01.07|01.06|01.05|01.04|01.03|01.02|01.01]
revVrf=[PE|PE|PE|PE|PE|PE|PE|PE|PE|PE]

 LOCAL SYMBOLS (alphabet order)
-------------------------------
AutoInitialization=yes
AutoInitializationGrpMaxItem=0
AutoInitializationGrpNumItems=1
BdRateBaudRate=115385
BdRateClkSrcPrescaler=UART0_ClkSel
BdRateInitPrescaler_Same=yes
BdRateRuntimeSetting=none
BeanTemplate=ConsoleIO_Serial_LDD
BeanVersion=01.165
BreakLength=10_11
CHG_BeanIsEnabled=yes
ClockConfigGrpMaxItem=0
ClockConfigGrpNumItems=1
DataWidth=8
Device=UART0
DeviceBufferInAddr=1074176007
DeviceBufferInReg=UART0_D
DeviceBufferOutAddr=1074176007
DeviceBufferOutReg=UART0_D
DeviceChanel=UART0
DeviceChannel=UART0
DeviceName=IO1
DeviceSharedByOther=no
DeviceSpecBaudHighAddr=1074176000
DeviceSpecBaudHighReg=UART0_BDH
DeviceSpecBaudLowAddr=1074176001
DeviceSpecBaudLowReg=UART0_BDL
DeviceSpecConfig2Reg=SIM_SOPT2
DeviceSpecCtrl1Addr=1074176002
DeviceSpecCtrl1Reg=UART0_C1
DeviceSpecCtrl2Addr=1074176003
DeviceSpecCtrl2Reg=UART0_C2
DeviceSpecCtrl3Addr=1074176006
DeviceSpecCtrl3Reg=UART0_C3
DeviceSpecCtrl4Addr=1074176010
DeviceSpecCtrl4Reg=UART0_C4
DeviceSpecCtrl5Addr=1074176011
DeviceSpecCtrl5Reg=UART0_C5
DeviceSpecDataAddr=1074176007
DeviceSpecDataReg=UART0_D
DeviceSpecMatchAddress1Addr=1074176008
DeviceSpecMatchAddress1Reg=UART0_MA1
DeviceSpecMatchAddress2Addr=1074176009
DeviceSpecMatchAddress2Reg=UART0_MA2
DeviceSpecPERIPHERAL_BASE_ADDRESSAddr=1074176000
DeviceSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
DeviceSpecPE_SPEC_CLKSEL_PRESCALERReg=UART0_ClkSel
DeviceSpecPE_SPEC_FEATURE_CLOCK_SELECTIONReg=PE_SPEC_FEATURE_CLOCK_SELECTION
DeviceSpecPE_SPEC_FEATURE_CLOCK_SOURCE_0Reg=Disable
DeviceSpecPE_SPEC_FEATURE_CLOCK_SOURCE_0_PDDReg=DISABLE_CLOCK
DeviceSpecPE_SPEC_FEATURE_CLOCK_SOURCE_1Reg=PLLFLLSelDistr
DeviceSpecPE_SPEC_FEATURE_CLOCK_SOURCE_1_PDDReg=PLL_FLL_CLOCK
DeviceSpecPE_SPEC_FEATURE_CLOCK_SOURCE_2Reg=ERCLK
DeviceSpecPE_SPEC_FEATURE_CLOCK_SOURCE_2_PDDReg=EXTERNAL_REF_CLOCK
DeviceSpecPE_SPEC_FEATURE_CLOCK_SOURCE_3Reg=IRCLK
DeviceSpecPE_SPEC_FEATURE_CLOCK_SOURCE_3_PDDReg=INTERNAL_REF_CLOCK
DeviceSpecPE_SPEC_FEATURE_DataWidthAndParityReg=_7_8_9
DeviceSpecPE_SPEC_FEATURE_DataWidthReg=_8_9_10
DeviceSpecPE_SPEC_FEATURE_FINEADJUSTReg=NO
DeviceSpecPE_SPEC_FEATURE_FLAGS_CLEARED_BY_WRITING_1Reg=PE_SPEC_FEATURE_FLAGS_CLEARED_BY_WRITING_1
DeviceSpecPE_SPEC_FEATURE_IB_ClockGateCtrl_CommonReg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
DeviceSpecPE_SPEC_FEATURE_IB_ClockSourceReg=PE_SPEC_FEATURE_IB_ClockSource
DeviceSpecPE_SPEC_FEATURE_IB_EnableResyncReg=PE_SPEC_FEATURE_IB_EnableResync
DeviceSpecPE_SPEC_FEATURE_IB_InterruptCtrl_KinetisReg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
DeviceSpecPE_SPEC_FEATURE_IB_OverSamplingRatioReg=PE_SPEC_FEATURE_IB_OverSamplingRatio
DeviceSpecPE_SPEC_FEATURE_IB_PinMuxing_CommonReg=PE_SPEC_FEATURE_IB_PinMuxing_Common
DeviceSpecPE_SPEC_FEATURE_IB_SCIBaudOversampledReg=PE_SPEC_FEATURE_IB_SCIBaudOversampled
DeviceSpecPE_SPEC_FEATURE_IB_SetBothEdgeSamplingReg=PE_SPEC_FEATURE_IB_SetBothEdgeSampling
DeviceSpecPE_SPEC_FEATURE_LoopModeReg=_Normal_LocalLoop
DeviceSpecPE_SPEC_FEATURE_OVERSAMPLINGReg=PE_SPEC_FEATURE_OVERSAMPLING
DeviceSpecPE_SPEC_FEATURE_PDDNAMEReg=UART0
DeviceSpecPE_SPEC_FEATURE_ParityReg=_None_Odd_Even
DeviceSpecPE_SPEC_FEATURE_StopBitsReg=_1_2
DeviceSpecStatus1Addr=1074176004
DeviceSpecStatus1Reg=UART0_S1
DeviceSpecStatus2Addr=1074176005
DeviceSpecStatus2Reg=UART0_S2
DeviceType=Serial_LDD
Device_Name=UART0
EventModule=Events
FlowControlGrp=None
IdleMode=AfterStartBit
Init=Init
InitEnable=yes
Init_Hint=LDD_TDeviceData* IO1_Init(LDD_TUserData *UserDataPtr);
Init_HintHint=Initializes the device. Allocates memory for the device data structure,...
Init_HintHintLong=Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the "Enable in init. code" is set to "yes" value then the device is also enabled(see the description of the Enable() method). In this case the Enable() method is not necessary and needn't to be generated.
Inp=PTA15/SPI0_SCK/UART0_RX
InpBitMask=32768
InpBitNum=15
InpPinName=PTA15/SPI0_SCK/UART0_RX
InpPinNumber=35
InpPortAddr=1074786304
InpPortCntrAddr=1074786324
InpPortCntrReg=GPIOA_PDDR
InpPortName=PTA
InpPortReg=GPIOA_PDOR
InpPortSpecDeviceTypeReg=GPIO
InpPortSpecFastAccessBaseNameReg=FPTA_BASE_PTR
InpPortSpecGPIO_BASE_NameReg=PTA_BASE_PTR
InpPortSpecISFRReg=PORTA_ISFR
InpPortSpecMin8PinGroupsReg=_12to20
InpPortSpecPCORAddr=1074786312
InpPortSpecPCORReg=GPIOA_PCOR
InpPortSpecPCR0Reg=PORTA_PCR0
InpPortSpecPCR12Reg=PORTA_PCR12
InpPortSpecPCR13Reg=PORTA_PCR13
InpPortSpecPCR14Reg=PORTA_PCR14
InpPortSpecPCR15Reg=PORTA_PCR15
InpPortSpecPCR16Reg=PORTA_PCR16
InpPortSpecPCR17Reg=PORTA_PCR17
InpPortSpecPCR18Reg=PORTA_PCR18
InpPortSpecPCR19Reg=PORTA_PCR19
InpPortSpecPCR1Reg=PORTA_PCR1
InpPortSpecPCR20Reg=PORTA_PCR20
InpPortSpecPCR2Reg=PORTA_PCR2
InpPortSpecPCR3Reg=PORTA_PCR3
InpPortSpecPCR4Reg=PORTA_PCR4
InpPortSpecPCR5Reg=PORTA_PCR5
InpPortSpecPDIRAddr=1074786320
InpPortSpecPDIRReg=GPIOA_PDIR
InpPortSpecPDORAddr=1074786304
InpPortSpecPDORReg=GPIOA_PDOR
InpPortSpecPERIPHERAL_BASE_ADDRESSAddr=1074786304
InpPortSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
InpPortSpecPE_SPEC_FEATURE_IB_ClockGateCtrl_CommonReg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable0Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable0
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable12Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable12
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable13Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable13
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable14Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable14
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable15Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable15
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable16Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable16
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable17Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable17
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable18Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable18
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable19Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable19
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable1Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable1
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable20Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable20
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable2Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable2
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable3Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable3
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable4Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable4
InpPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable5Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable5
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration0Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration0
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration12Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration12
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration13Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration13
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration14Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration14
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration15Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration15
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration16Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration16
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration17Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration17
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration18Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration18
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration19Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration19
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration1Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration1
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration20Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration20
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration2Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration2
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration3Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration3
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration4Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration4
InpPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration5Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration5
InpPortSpecPE_SPEC_FEATURE_IB_InterruptCtrl_KinetisReg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable0Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable0
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable12Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable12
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable13Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable13
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable14Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable14
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable15Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable15
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable16Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable16
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable17Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable17
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable18Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable18
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable19Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable19
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable1Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable1
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable20Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable20
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable2Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable2
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable3Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable3
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable4Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable4
InpPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable5Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable5
InpPortSpecPE_SPEC_FEATURE_IB_PinEn0Reg=PE_SPEC_FEATURE_IB_PinEn0
InpPortSpecPE_SPEC_FEATURE_IB_PinEn12Reg=PE_SPEC_FEATURE_IB_PinEn12
InpPortSpecPE_SPEC_FEATURE_IB_PinEn13Reg=PE_SPEC_FEATURE_IB_PinEn13
InpPortSpecPE_SPEC_FEATURE_IB_PinEn14Reg=PE_SPEC_FEATURE_IB_PinEn14
InpPortSpecPE_SPEC_FEATURE_IB_PinEn15Reg=PE_SPEC_FEATURE_IB_PinEn15
InpPortSpecPE_SPEC_FEATURE_IB_PinEn16Reg=PE_SPEC_FEATURE_IB_PinEn16
InpPortSpecPE_SPEC_FEATURE_IB_PinEn17Reg=PE_SPEC_FEATURE_IB_PinEn17
InpPortSpecPE_SPEC_FEATURE_IB_PinEn18Reg=PE_SPEC_FEATURE_IB_PinEn18
InpPortSpecPE_SPEC_FEATURE_IB_PinEn19Reg=PE_SPEC_FEATURE_IB_PinEn19
InpPortSpecPE_SPEC_FEATURE_IB_PinEn1Reg=PE_SPEC_FEATURE_IB_PinEn1
InpPortSpecPE_SPEC_FEATURE_IB_PinEn20Reg=PE_SPEC_FEATURE_IB_PinEn20
InpPortSpecPE_SPEC_FEATURE_IB_PinEn2Reg=PE_SPEC_FEATURE_IB_PinEn2
InpPortSpecPE_SPEC_FEATURE_IB_PinEn3Reg=PE_SPEC_FEATURE_IB_PinEn3
InpPortSpecPE_SPEC_FEATURE_IB_PinEn4Reg=PE_SPEC_FEATURE_IB_PinEn4
InpPortSpecPE_SPEC_FEATURE_IB_PinEn5Reg=PE_SPEC_FEATURE_IB_PinEn5
InpPortSpecPE_SPEC_FEATURE_IB_PinMuxing_CommonReg=PE_SPEC_FEATURE_IB_PinMuxing_Common
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable0Reg=PE_SPEC_FEATURE_IB_PullEnable0
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable12Reg=PE_SPEC_FEATURE_IB_PullEnable12
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable13Reg=PE_SPEC_FEATURE_IB_PullEnable13
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable14Reg=PE_SPEC_FEATURE_IB_PullEnable14
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable15Reg=PE_SPEC_FEATURE_IB_PullEnable15
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable16Reg=PE_SPEC_FEATURE_IB_PullEnable16
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable17Reg=PE_SPEC_FEATURE_IB_PullEnable17
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable18Reg=PE_SPEC_FEATURE_IB_PullEnable18
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable19Reg=PE_SPEC_FEATURE_IB_PullEnable19
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable1Reg=PE_SPEC_FEATURE_IB_PullEnable1
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable20Reg=PE_SPEC_FEATURE_IB_PullEnable20
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable2Reg=PE_SPEC_FEATURE_IB_PullEnable2
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable3Reg=PE_SPEC_FEATURE_IB_PullEnable3
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable4Reg=PE_SPEC_FEATURE_IB_PullEnable4
InpPortSpecPE_SPEC_FEATURE_IB_PullEnable5Reg=PE_SPEC_FEATURE_IB_PullEnable5
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect0Reg=PE_SPEC_FEATURE_IB_PullSelect0
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect12Reg=PE_SPEC_FEATURE_IB_PullSelect12
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect13Reg=PE_SPEC_FEATURE_IB_PullSelect13
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect14Reg=PE_SPEC_FEATURE_IB_PullSelect14
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect15Reg=PE_SPEC_FEATURE_IB_PullSelect15
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect16Reg=PE_SPEC_FEATURE_IB_PullSelect16
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect17Reg=PE_SPEC_FEATURE_IB_PullSelect17
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect18Reg=PE_SPEC_FEATURE_IB_PullSelect18
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect19Reg=PE_SPEC_FEATURE_IB_PullSelect19
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect1Reg=PE_SPEC_FEATURE_IB_PullSelect1
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect20Reg=PE_SPEC_FEATURE_IB_PullSelect20
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect2Reg=PE_SPEC_FEATURE_IB_PullSelect2
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect3Reg=PE_SPEC_FEATURE_IB_PullSelect3
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect4Reg=PE_SPEC_FEATURE_IB_PullSelect4
InpPortSpecPE_SPEC_FEATURE_IB_PullSelect5Reg=PE_SPEC_FEATURE_IB_PullSelect5
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable0Reg=PE_SPEC_FEATURE_IB_SlewRateEnable0
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable12Reg=PE_SPEC_FEATURE_IB_SlewRateEnable12
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable13Reg=PE_SPEC_FEATURE_IB_SlewRateEnable13
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable14Reg=PE_SPEC_FEATURE_IB_SlewRateEnable14
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable15Reg=PE_SPEC_FEATURE_IB_SlewRateEnable15
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable16Reg=PE_SPEC_FEATURE_IB_SlewRateEnable16
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable17Reg=PE_SPEC_FEATURE_IB_SlewRateEnable17
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable18Reg=PE_SPEC_FEATURE_IB_SlewRateEnable18
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable19Reg=PE_SPEC_FEATURE_IB_SlewRateEnable19
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable1Reg=PE_SPEC_FEATURE_IB_SlewRateEnable1
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable20Reg=PE_SPEC_FEATURE_IB_SlewRateEnable20
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable2Reg=PE_SPEC_FEATURE_IB_SlewRateEnable2
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable3Reg=PE_SPEC_FEATURE_IB_SlewRateEnable3
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable4Reg=PE_SPEC_FEATURE_IB_SlewRateEnable4
InpPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable5Reg=PE_SPEC_FEATURE_IB_SlewRateEnable5
InpPortSpecPE_SPEC_FEATURE_InterruptDetectionModesReg=_Disabled_Low_High_Rising_Falling_Both
InpPortSpecPOERAddr=1074786324
InpPortSpecPOERReg=GPIOA_PDDR
InpPortSpecPSORAddr=1074786308
InpPortSpecPSORReg=GPIOA_PSOR
InpPortSpecPTORAddr=1074786316
InpPortSpecPTORReg=GPIOA_PTOR
InpPortSpecPortControl_BASE_NameReg=PORTA_BASE_PTR
InpPortSpecSafeModeIsUselessReg=SafeModeIsUseless
InpPortSpecdirectionAddr=1074786324
InpPortSpecdirectionReg=GPIOA_PDDR
InpPortSpecinterruptEnableAddr=1074786312
InpPortSpecinterruptEnableReg=GPIOA_PCOR
InpPortSpecpullAddr=1074786316
InpPortSpecpullReg=GPIOA_PTOR
InpPortSpecrawInAddr=1074786320
InpPortSpecrawInReg=GPIOA_PDIR
InpSharedByOther=no
InpSpecPCR15Reg=PORTA_PCR15
InpSpecPinInputAddr=1074786304
InpSpecPinInputReg=GPIOA_PDOR
InpSpecPortControlRegisterReg=PORTA_PCR15
InpSpecPortControl_BASE_NameReg=PORTA_BASE_PTR
InpSupportsDirInp=yes
InpSupportsDirOut=yes
InpTrue32Port=yes
Inp_Name=PTA15/SPI0_SCK/UART0_RX
IntService=no
LoopMode=Normal
Main=Main
Main_Hint=void IO1_Main(LDD_TDeviceData *DeviceDataPtr);
Main_HintHint=This method is available only in the polling mode (Interrupt service/event =...
Main_HintHintLong=This method is available only in the polling mode (Interrupt service/event = 'no'). If interrupt service is disabled this method replaces the interrupt handler. This method should be called if Receive/SendBlock was invoked before in order to run the reception/transmission. The end of the receiving/transmitting is indicated by OnBlockSent or OnBlockReceived event.
ModuleName=IO1
NonRtosOthrEvntsGrp=
OnBlockReceivedInitState=Disabled
OnBlockSentInitState=Disabled
OnBreakInitState=Disabled
OnErrorInitState=Disabled
OnTxCompleteInitState=Disabled
Out=PTA14/SPI0_PCS0/UART0_TX
OutBitMask=16384
OutBitNum=14
OutPinName=PTA14/SPI0_PCS0/UART0_TX
OutPinNumber=34
OutPortAddr=1074786304
OutPortCntrAddr=1074786324
OutPortCntrReg=GPIOA_PDDR
OutPortName=PTA
OutPortReg=GPIOA_PDOR
OutPortSpecDeviceTypeReg=GPIO
OutPortSpecFastAccessBaseNameReg=FPTA_BASE_PTR
OutPortSpecGPIO_BASE_NameReg=PTA_BASE_PTR
OutPortSpecISFRReg=PORTA_ISFR
OutPortSpecMin8PinGroupsReg=_12to20
OutPortSpecPCORAddr=1074786312
OutPortSpecPCORReg=GPIOA_PCOR
OutPortSpecPCR0Reg=PORTA_PCR0
OutPortSpecPCR12Reg=PORTA_PCR12
OutPortSpecPCR13Reg=PORTA_PCR13
OutPortSpecPCR14Reg=PORTA_PCR14
OutPortSpecPCR15Reg=PORTA_PCR15
OutPortSpecPCR16Reg=PORTA_PCR16
OutPortSpecPCR17Reg=PORTA_PCR17
OutPortSpecPCR18Reg=PORTA_PCR18
OutPortSpecPCR19Reg=PORTA_PCR19
OutPortSpecPCR1Reg=PORTA_PCR1
OutPortSpecPCR20Reg=PORTA_PCR20
OutPortSpecPCR2Reg=PORTA_PCR2
OutPortSpecPCR3Reg=PORTA_PCR3
OutPortSpecPCR4Reg=PORTA_PCR4
OutPortSpecPCR5Reg=PORTA_PCR5
OutPortSpecPDIRAddr=1074786320
OutPortSpecPDIRReg=GPIOA_PDIR
OutPortSpecPDORAddr=1074786304
OutPortSpecPDORReg=GPIOA_PDOR
OutPortSpecPERIPHERAL_BASE_ADDRESSAddr=1074786304
OutPortSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
OutPortSpecPE_SPEC_FEATURE_IB_ClockGateCtrl_CommonReg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable0Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable0
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable12Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable12
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable13Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable13
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable14Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable14
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable15Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable15
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable16Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable16
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable17Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable17
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable18Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable18
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable19Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable19
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable1Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable1
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable20Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable20
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable2Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable2
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable3Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable3
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable4Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable4
OutPortSpecPE_SPEC_FEATURE_IB_DriveStrengthEnable5Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable5
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration0Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration0
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration12Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration12
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration13Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration13
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration14Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration14
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration15Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration15
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration16Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration16
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration17Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration17
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration18Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration18
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration19Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration19
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration1Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration1
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration20Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration20
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration2Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration2
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration3Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration3
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration4Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration4
OutPortSpecPE_SPEC_FEATURE_IB_InterruptConfiguration5Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration5
OutPortSpecPE_SPEC_FEATURE_IB_InterruptCtrl_KinetisReg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable0Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable0
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable12Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable12
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable13Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable13
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable14Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable14
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable15Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable15
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable16Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable16
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable17Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable17
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable18Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable18
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable19Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable19
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable1Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable1
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable20Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable20
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable2Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable2
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable3Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable3
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable4Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable4
OutPortSpecPE_SPEC_FEATURE_IB_PassiveFilterEnable5Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable5
OutPortSpecPE_SPEC_FEATURE_IB_PinEn0Reg=PE_SPEC_FEATURE_IB_PinEn0
OutPortSpecPE_SPEC_FEATURE_IB_PinEn12Reg=PE_SPEC_FEATURE_IB_PinEn12
OutPortSpecPE_SPEC_FEATURE_IB_PinEn13Reg=PE_SPEC_FEATURE_IB_PinEn13
OutPortSpecPE_SPEC_FEATURE_IB_PinEn14Reg=PE_SPEC_FEATURE_IB_PinEn14
OutPortSpecPE_SPEC_FEATURE_IB_PinEn15Reg=PE_SPEC_FEATURE_IB_PinEn15
OutPortSpecPE_SPEC_FEATURE_IB_PinEn16Reg=PE_SPEC_FEATURE_IB_PinEn16
OutPortSpecPE_SPEC_FEATURE_IB_PinEn17Reg=PE_SPEC_FEATURE_IB_PinEn17
OutPortSpecPE_SPEC_FEATURE_IB_PinEn18Reg=PE_SPEC_FEATURE_IB_PinEn18
OutPortSpecPE_SPEC_FEATURE_IB_PinEn19Reg=PE_SPEC_FEATURE_IB_PinEn19
OutPortSpecPE_SPEC_FEATURE_IB_PinEn1Reg=PE_SPEC_FEATURE_IB_PinEn1
OutPortSpecPE_SPEC_FEATURE_IB_PinEn20Reg=PE_SPEC_FEATURE_IB_PinEn20
OutPortSpecPE_SPEC_FEATURE_IB_PinEn2Reg=PE_SPEC_FEATURE_IB_PinEn2
OutPortSpecPE_SPEC_FEATURE_IB_PinEn3Reg=PE_SPEC_FEATURE_IB_PinEn3
OutPortSpecPE_SPEC_FEATURE_IB_PinEn4Reg=PE_SPEC_FEATURE_IB_PinEn4
OutPortSpecPE_SPEC_FEATURE_IB_PinEn5Reg=PE_SPEC_FEATURE_IB_PinEn5
OutPortSpecPE_SPEC_FEATURE_IB_PinMuxing_CommonReg=PE_SPEC_FEATURE_IB_PinMuxing_Common
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable0Reg=PE_SPEC_FEATURE_IB_PullEnable0
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable12Reg=PE_SPEC_FEATURE_IB_PullEnable12
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable13Reg=PE_SPEC_FEATURE_IB_PullEnable13
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable14Reg=PE_SPEC_FEATURE_IB_PullEnable14
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable15Reg=PE_SPEC_FEATURE_IB_PullEnable15
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable16Reg=PE_SPEC_FEATURE_IB_PullEnable16
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable17Reg=PE_SPEC_FEATURE_IB_PullEnable17
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable18Reg=PE_SPEC_FEATURE_IB_PullEnable18
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable19Reg=PE_SPEC_FEATURE_IB_PullEnable19
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable1Reg=PE_SPEC_FEATURE_IB_PullEnable1
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable20Reg=PE_SPEC_FEATURE_IB_PullEnable20
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable2Reg=PE_SPEC_FEATURE_IB_PullEnable2
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable3Reg=PE_SPEC_FEATURE_IB_PullEnable3
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable4Reg=PE_SPEC_FEATURE_IB_PullEnable4
OutPortSpecPE_SPEC_FEATURE_IB_PullEnable5Reg=PE_SPEC_FEATURE_IB_PullEnable5
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect0Reg=PE_SPEC_FEATURE_IB_PullSelect0
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect12Reg=PE_SPEC_FEATURE_IB_PullSelect12
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect13Reg=PE_SPEC_FEATURE_IB_PullSelect13
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect14Reg=PE_SPEC_FEATURE_IB_PullSelect14
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect15Reg=PE_SPEC_FEATURE_IB_PullSelect15
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect16Reg=PE_SPEC_FEATURE_IB_PullSelect16
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect17Reg=PE_SPEC_FEATURE_IB_PullSelect17
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect18Reg=PE_SPEC_FEATURE_IB_PullSelect18
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect19Reg=PE_SPEC_FEATURE_IB_PullSelect19
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect1Reg=PE_SPEC_FEATURE_IB_PullSelect1
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect20Reg=PE_SPEC_FEATURE_IB_PullSelect20
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect2Reg=PE_SPEC_FEATURE_IB_PullSelect2
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect3Reg=PE_SPEC_FEATURE_IB_PullSelect3
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect4Reg=PE_SPEC_FEATURE_IB_PullSelect4
OutPortSpecPE_SPEC_FEATURE_IB_PullSelect5Reg=PE_SPEC_FEATURE_IB_PullSelect5
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable0Reg=PE_SPEC_FEATURE_IB_SlewRateEnable0
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable12Reg=PE_SPEC_FEATURE_IB_SlewRateEnable12
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable13Reg=PE_SPEC_FEATURE_IB_SlewRateEnable13
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable14Reg=PE_SPEC_FEATURE_IB_SlewRateEnable14
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable15Reg=PE_SPEC_FEATURE_IB_SlewRateEnable15
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable16Reg=PE_SPEC_FEATURE_IB_SlewRateEnable16
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable17Reg=PE_SPEC_FEATURE_IB_SlewRateEnable17
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable18Reg=PE_SPEC_FEATURE_IB_SlewRateEnable18
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable19Reg=PE_SPEC_FEATURE_IB_SlewRateEnable19
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable1Reg=PE_SPEC_FEATURE_IB_SlewRateEnable1
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable20Reg=PE_SPEC_FEATURE_IB_SlewRateEnable20
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable2Reg=PE_SPEC_FEATURE_IB_SlewRateEnable2
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable3Reg=PE_SPEC_FEATURE_IB_SlewRateEnable3
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable4Reg=PE_SPEC_FEATURE_IB_SlewRateEnable4
OutPortSpecPE_SPEC_FEATURE_IB_SlewRateEnable5Reg=PE_SPEC_FEATURE_IB_SlewRateEnable5
OutPortSpecPE_SPEC_FEATURE_InterruptDetectionModesReg=_Disabled_Low_High_Rising_Falling_Both
OutPortSpecPOERAddr=1074786324
OutPortSpecPOERReg=GPIOA_PDDR
OutPortSpecPSORAddr=1074786308
OutPortSpecPSORReg=GPIOA_PSOR
OutPortSpecPTORAddr=1074786316
OutPortSpecPTORReg=GPIOA_PTOR
OutPortSpecPortControl_BASE_NameReg=PORTA_BASE_PTR
OutPortSpecSafeModeIsUselessReg=SafeModeIsUseless
OutPortSpecdirectionAddr=1074786324
OutPortSpecdirectionReg=GPIOA_PDDR
OutPortSpecinterruptEnableAddr=1074786312
OutPortSpecinterruptEnableReg=GPIOA_PCOR
OutPortSpecpullAddr=1074786316
OutPortSpecpullReg=GPIOA_PTOR
OutPortSpecrawInAddr=1074786320
OutPortSpecrawInReg=GPIOA_PDIR
OutSharedByOther=no
OutSpecPCR14Reg=PORTA_PCR14
OutSpecPinInputAddr=1074786304
OutSpecPinInputReg=GPIOA_PDOR
OutSpecPortControlRegisterReg=PORTA_PCR14
OutSpecPortControl_BASE_NameReg=PORTA_BASE_PTR
OutSpecSPI0_CSNumAddr=0
OutSpecSPI0_CSNumReg=SPI0_CSNum
OutSupportsDirInp=yes
OutSupportsDirOut=yes
OutTrue32Port=yes
Out_Name=PTA14/SPI0_PCS0/UART0_TX
Parity=None
Receiver=
ReentrantMethods=no
RxDpinSignal=
RxPolarity=NotInverted
SCIOutMode=0
SpeedMode0=
SpeedMode1=
SpeedMode2=
SpeedMode3=
SpeedMode4=
SpeedMode5=
SpeedMode6=
SpeedMode7=
StopBits=1
StopInWait=no
Transmitter=
TxDpinSignal=
TxPolarity=NotInverted
WakeupCond=IdleLine
runSpeedModeNum=1
BdRateBaudRateE_real=[0.000008666667]
BdRateBaudRateE_real_us=[8.666666666667]
BdRateBaudRateE_ticks=[35]
BdRateBaudRateE_ticksR=[34.666666666667]
BdRateInitPrescaler=[104]
BdRateTotalPrescaler=[1]
BdRateTotalPrescalerReal=[1]
MethodHintList=[LDD_TDeviceData* IO1_Init(LDD_TUserData *UserDataPtr);|void IO1_Main(LDD_TDeviceData *DeviceDataPtr);]
MethodList=[Init|Main]
runSpeedMode=[Yes]

 DEPRECATED LOCAL SYMBOLS (alphabet order)
------------------------------------------
DeviceSpec0Reg=UART0_ClkSel
DeviceSpec10Reg=_Normal_LocalLoop
DeviceSpec11Reg=_8_9_10
DeviceSpec12Reg=_7_8_9
DeviceSpec13Reg=_None_Odd_Even
DeviceSpec14Reg=_1_2
DeviceSpec15Reg=UART0
DeviceSpec16Reg=NO
DeviceSpec17Reg=PE_SPEC_FEATURE_OVERSAMPLING
DeviceSpec18Reg=PE_SPEC_FEATURE_FLAGS_CLEARED_BY_WRITING_1
DeviceSpec19Addr=1074176000
DeviceSpec19Reg=PERIPHERAL_BASE_ADDRESS
DeviceSpec1Reg=PE_SPEC_FEATURE_CLOCK_SELECTION
DeviceSpec22Reg=PE_SPEC_FEATURE_IB_PinMuxing_Common
DeviceSpec23Reg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
DeviceSpec24Reg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
DeviceSpec25Addr=1074176000
DeviceSpec25Reg=UART0_BDH
DeviceSpec26Addr=1074176001
DeviceSpec26Reg=UART0_BDL
DeviceSpec27Addr=1074176002
DeviceSpec27Reg=UART0_C1
DeviceSpec28Addr=1074176003
DeviceSpec28Reg=UART0_C2
DeviceSpec29Addr=1074176004
DeviceSpec29Reg=UART0_S1
DeviceSpec2Reg=Disable
DeviceSpec30Addr=1074176005
DeviceSpec30Reg=UART0_S2
DeviceSpec31Addr=1074176006
DeviceSpec31Reg=UART0_C3
DeviceSpec32Addr=1074176007
DeviceSpec32Reg=UART0_D
DeviceSpec33Addr=1074176008
DeviceSpec33Reg=UART0_MA1
DeviceSpec34Addr=1074176009
DeviceSpec34Reg=UART0_MA2
DeviceSpec35Addr=1074176010
DeviceSpec35Reg=UART0_C4
DeviceSpec36Addr=1074176011
DeviceSpec36Reg=UART0_C5
DeviceSpec37Reg=SIM_SOPT2
DeviceSpec38Reg=PE_SPEC_FEATURE_IB_ClockSource
DeviceSpec39Reg=PE_SPEC_FEATURE_IB_OverSamplingRatio
DeviceSpec3Reg=DISABLE_CLOCK
DeviceSpec40Reg=PE_SPEC_FEATURE_IB_SCIBaudOversampled
DeviceSpec41Reg=PE_SPEC_FEATURE_IB_SetBothEdgeSampling
DeviceSpec42Reg=PE_SPEC_FEATURE_IB_EnableResync
DeviceSpec4Reg=PLLFLLSelDistr
DeviceSpec5Reg=PLL_FLL_CLOCK
DeviceSpec6Reg=ERCLK
DeviceSpec7Reg=EXTERNAL_REF_CLOCK
DeviceSpec8Reg=IRCLK
DeviceSpec9Reg=INTERNAL_REF_CLOCK
InpPortSpec0Reg=SafeModeIsUseless
InpPortSpec100Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable3
InpPortSpec101Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable4
InpPortSpec102Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable5
InpPortSpec103Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable12
InpPortSpec104Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable13
InpPortSpec105Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable14
InpPortSpec106Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable15
InpPortSpec107Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable16
InpPortSpec108Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable17
InpPortSpec109Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable18
InpPortSpec10Addr=1074786324
InpPortSpec10Reg=GPIOA_PDDR
InpPortSpec110Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable19
InpPortSpec111Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable20
InpPortSpec112Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration0
InpPortSpec113Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration1
InpPortSpec114Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration2
InpPortSpec115Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration3
InpPortSpec116Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration4
InpPortSpec117Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration5
InpPortSpec118Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration12
InpPortSpec119Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration13
InpPortSpec120Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration14
InpPortSpec121Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration15
InpPortSpec122Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration16
InpPortSpec123Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration17
InpPortSpec124Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration18
InpPortSpec125Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration19
InpPortSpec126Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration20
InpPortSpec127Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable0
InpPortSpec128Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable1
InpPortSpec129Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable2
InpPortSpec130Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable3
InpPortSpec131Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable4
InpPortSpec132Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable5
InpPortSpec133Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable12
InpPortSpec134Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable13
InpPortSpec135Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable14
InpPortSpec136Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable15
InpPortSpec137Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable16
InpPortSpec138Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable17
InpPortSpec139Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable18
InpPortSpec13Reg=PE_SPEC_FEATURE_IB_PinMuxing_Common
InpPortSpec140Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable19
InpPortSpec141Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable20
InpPortSpec142Reg=FPTA_BASE_PTR
InpPortSpec143Reg=_12to20
InpPortSpec14Reg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
InpPortSpec15Reg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
InpPortSpec16Addr=1074786304
InpPortSpec16Reg=GPIOA_PDOR
InpPortSpec17Addr=1074786308
InpPortSpec17Reg=GPIOA_PSOR
InpPortSpec18Addr=1074786312
InpPortSpec18Reg=GPIOA_PCOR
InpPortSpec19Addr=1074786316
InpPortSpec19Reg=GPIOA_PTOR
InpPortSpec1Reg=GPIO
InpPortSpec20Addr=1074786320
InpPortSpec20Reg=GPIOA_PDIR
InpPortSpec21Addr=1074786324
InpPortSpec21Reg=GPIOA_PDDR
InpPortSpec22Reg=PORTA_PCR0
InpPortSpec23Reg=PORTA_PCR1
InpPortSpec24Reg=PORTA_PCR2
InpPortSpec25Reg=PORTA_PCR3
InpPortSpec26Reg=PORTA_PCR4
InpPortSpec27Reg=PORTA_PCR5
InpPortSpec28Reg=PORTA_PCR12
InpPortSpec29Reg=PORTA_PCR13
InpPortSpec2Reg=PTA_BASE_PTR
InpPortSpec30Reg=PORTA_PCR14
InpPortSpec31Reg=PORTA_PCR15
InpPortSpec32Reg=PORTA_PCR16
InpPortSpec33Reg=PORTA_PCR17
InpPortSpec34Reg=PORTA_PCR18
InpPortSpec35Reg=PORTA_PCR19
InpPortSpec36Reg=PORTA_PCR20
InpPortSpec37Reg=PE_SPEC_FEATURE_IB_PinEn0
InpPortSpec38Reg=PE_SPEC_FEATURE_IB_PinEn1
InpPortSpec39Reg=PE_SPEC_FEATURE_IB_PinEn2
InpPortSpec3Reg=PORTA_BASE_PTR
InpPortSpec40Reg=PE_SPEC_FEATURE_IB_PinEn3
InpPortSpec41Reg=PE_SPEC_FEATURE_IB_PinEn4
InpPortSpec42Reg=PE_SPEC_FEATURE_IB_PinEn5
InpPortSpec43Reg=PE_SPEC_FEATURE_IB_PinEn12
InpPortSpec44Reg=PE_SPEC_FEATURE_IB_PinEn13
InpPortSpec45Reg=PE_SPEC_FEATURE_IB_PinEn14
InpPortSpec46Reg=PE_SPEC_FEATURE_IB_PinEn15
InpPortSpec47Reg=PE_SPEC_FEATURE_IB_PinEn16
InpPortSpec48Reg=PE_SPEC_FEATURE_IB_PinEn17
InpPortSpec49Reg=PE_SPEC_FEATURE_IB_PinEn18
InpPortSpec4Reg=PORTA_ISFR
InpPortSpec50Reg=PE_SPEC_FEATURE_IB_PinEn19
InpPortSpec51Reg=PE_SPEC_FEATURE_IB_PinEn20
InpPortSpec52Reg=PE_SPEC_FEATURE_IB_PullEnable0
InpPortSpec53Reg=PE_SPEC_FEATURE_IB_PullEnable1
InpPortSpec54Reg=PE_SPEC_FEATURE_IB_PullEnable2
InpPortSpec55Reg=PE_SPEC_FEATURE_IB_PullEnable3
InpPortSpec56Reg=PE_SPEC_FEATURE_IB_PullEnable4
InpPortSpec57Reg=PE_SPEC_FEATURE_IB_PullEnable5
InpPortSpec58Reg=PE_SPEC_FEATURE_IB_PullEnable12
InpPortSpec59Reg=PE_SPEC_FEATURE_IB_PullEnable13
InpPortSpec5Reg=_Disabled_Low_High_Rising_Falling_Both
InpPortSpec60Reg=PE_SPEC_FEATURE_IB_PullEnable14
InpPortSpec61Reg=PE_SPEC_FEATURE_IB_PullEnable15
InpPortSpec62Reg=PE_SPEC_FEATURE_IB_PullEnable16
InpPortSpec63Reg=PE_SPEC_FEATURE_IB_PullEnable17
InpPortSpec64Reg=PE_SPEC_FEATURE_IB_PullEnable18
InpPortSpec65Reg=PE_SPEC_FEATURE_IB_PullEnable19
InpPortSpec66Reg=PE_SPEC_FEATURE_IB_PullEnable20
InpPortSpec67Reg=PE_SPEC_FEATURE_IB_PullSelect0
InpPortSpec68Reg=PE_SPEC_FEATURE_IB_PullSelect1
InpPortSpec69Reg=PE_SPEC_FEATURE_IB_PullSelect2
InpPortSpec6Addr=1074786304
InpPortSpec6Reg=PERIPHERAL_BASE_ADDRESS
InpPortSpec70Reg=PE_SPEC_FEATURE_IB_PullSelect3
InpPortSpec71Reg=PE_SPEC_FEATURE_IB_PullSelect4
InpPortSpec72Reg=PE_SPEC_FEATURE_IB_PullSelect5
InpPortSpec73Reg=PE_SPEC_FEATURE_IB_PullSelect12
InpPortSpec74Reg=PE_SPEC_FEATURE_IB_PullSelect13
InpPortSpec75Reg=PE_SPEC_FEATURE_IB_PullSelect14
InpPortSpec76Reg=PE_SPEC_FEATURE_IB_PullSelect15
InpPortSpec77Reg=PE_SPEC_FEATURE_IB_PullSelect16
InpPortSpec78Reg=PE_SPEC_FEATURE_IB_PullSelect17
InpPortSpec79Reg=PE_SPEC_FEATURE_IB_PullSelect18
InpPortSpec7Addr=1074786312
InpPortSpec7Reg=GPIOA_PCOR
InpPortSpec80Reg=PE_SPEC_FEATURE_IB_PullSelect19
InpPortSpec81Reg=PE_SPEC_FEATURE_IB_PullSelect20
InpPortSpec82Reg=PE_SPEC_FEATURE_IB_SlewRateEnable0
InpPortSpec83Reg=PE_SPEC_FEATURE_IB_SlewRateEnable1
InpPortSpec84Reg=PE_SPEC_FEATURE_IB_SlewRateEnable2
InpPortSpec85Reg=PE_SPEC_FEATURE_IB_SlewRateEnable3
InpPortSpec86Reg=PE_SPEC_FEATURE_IB_SlewRateEnable4
InpPortSpec87Reg=PE_SPEC_FEATURE_IB_SlewRateEnable5
InpPortSpec88Reg=PE_SPEC_FEATURE_IB_SlewRateEnable12
InpPortSpec89Reg=PE_SPEC_FEATURE_IB_SlewRateEnable13
InpPortSpec8Addr=1074786316
InpPortSpec8Reg=GPIOA_PTOR
InpPortSpec90Reg=PE_SPEC_FEATURE_IB_SlewRateEnable14
InpPortSpec91Reg=PE_SPEC_FEATURE_IB_SlewRateEnable15
InpPortSpec92Reg=PE_SPEC_FEATURE_IB_SlewRateEnable16
InpPortSpec93Reg=PE_SPEC_FEATURE_IB_SlewRateEnable17
InpPortSpec94Reg=PE_SPEC_FEATURE_IB_SlewRateEnable18
InpPortSpec95Reg=PE_SPEC_FEATURE_IB_SlewRateEnable19
InpPortSpec96Reg=PE_SPEC_FEATURE_IB_SlewRateEnable20
InpPortSpec97Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable0
InpPortSpec98Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable1
InpPortSpec99Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable2
InpPortSpec9Addr=1074786320
InpPortSpec9Reg=GPIOA_PDIR
InpSpec1Reg=PORTA_PCR15
InpSpec4Addr=1074786304
InpSpec4Reg=GPIOA_PDOR
InpSpec5Reg=PORTA_BASE_PTR
InpSpec6Reg=PORTA_PCR15
OutPortSpec0Reg=SafeModeIsUseless
OutPortSpec100Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable3
OutPortSpec101Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable4
OutPortSpec102Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable5
OutPortSpec103Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable12
OutPortSpec104Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable13
OutPortSpec105Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable14
OutPortSpec106Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable15
OutPortSpec107Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable16
OutPortSpec108Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable17
OutPortSpec109Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable18
OutPortSpec10Addr=1074786324
OutPortSpec10Reg=GPIOA_PDDR
OutPortSpec110Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable19
OutPortSpec111Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable20
OutPortSpec112Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration0
OutPortSpec113Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration1
OutPortSpec114Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration2
OutPortSpec115Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration3
OutPortSpec116Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration4
OutPortSpec117Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration5
OutPortSpec118Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration12
OutPortSpec119Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration13
OutPortSpec120Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration14
OutPortSpec121Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration15
OutPortSpec122Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration16
OutPortSpec123Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration17
OutPortSpec124Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration18
OutPortSpec125Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration19
OutPortSpec126Reg=PE_SPEC_FEATURE_IB_InterruptConfiguration20
OutPortSpec127Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable0
OutPortSpec128Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable1
OutPortSpec129Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable2
OutPortSpec130Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable3
OutPortSpec131Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable4
OutPortSpec132Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable5
OutPortSpec133Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable12
OutPortSpec134Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable13
OutPortSpec135Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable14
OutPortSpec136Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable15
OutPortSpec137Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable16
OutPortSpec138Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable17
OutPortSpec139Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable18
OutPortSpec13Reg=PE_SPEC_FEATURE_IB_PinMuxing_Common
OutPortSpec140Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable19
OutPortSpec141Reg=PE_SPEC_FEATURE_IB_PassiveFilterEnable20
OutPortSpec142Reg=FPTA_BASE_PTR
OutPortSpec143Reg=_12to20
OutPortSpec14Reg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
OutPortSpec15Reg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
OutPortSpec16Addr=1074786304
OutPortSpec16Reg=GPIOA_PDOR
OutPortSpec17Addr=1074786308
OutPortSpec17Reg=GPIOA_PSOR
OutPortSpec18Addr=1074786312
OutPortSpec18Reg=GPIOA_PCOR
OutPortSpec19Addr=1074786316
OutPortSpec19Reg=GPIOA_PTOR
OutPortSpec1Reg=GPIO
OutPortSpec20Addr=1074786320
OutPortSpec20Reg=GPIOA_PDIR
OutPortSpec21Addr=1074786324
OutPortSpec21Reg=GPIOA_PDDR
OutPortSpec22Reg=PORTA_PCR0
OutPortSpec23Reg=PORTA_PCR1
OutPortSpec24Reg=PORTA_PCR2
OutPortSpec25Reg=PORTA_PCR3
OutPortSpec26Reg=PORTA_PCR4
OutPortSpec27Reg=PORTA_PCR5
OutPortSpec28Reg=PORTA_PCR12
OutPortSpec29Reg=PORTA_PCR13
OutPortSpec2Reg=PTA_BASE_PTR
OutPortSpec30Reg=PORTA_PCR14
OutPortSpec31Reg=PORTA_PCR15
OutPortSpec32Reg=PORTA_PCR16
OutPortSpec33Reg=PORTA_PCR17
OutPortSpec34Reg=PORTA_PCR18
OutPortSpec35Reg=PORTA_PCR19
OutPortSpec36Reg=PORTA_PCR20
OutPortSpec37Reg=PE_SPEC_FEATURE_IB_PinEn0
OutPortSpec38Reg=PE_SPEC_FEATURE_IB_PinEn1
OutPortSpec39Reg=PE_SPEC_FEATURE_IB_PinEn2
OutPortSpec3Reg=PORTA_BASE_PTR
OutPortSpec40Reg=PE_SPEC_FEATURE_IB_PinEn3
OutPortSpec41Reg=PE_SPEC_FEATURE_IB_PinEn4
OutPortSpec42Reg=PE_SPEC_FEATURE_IB_PinEn5
OutPortSpec43Reg=PE_SPEC_FEATURE_IB_PinEn12
OutPortSpec44Reg=PE_SPEC_FEATURE_IB_PinEn13
OutPortSpec45Reg=PE_SPEC_FEATURE_IB_PinEn14
OutPortSpec46Reg=PE_SPEC_FEATURE_IB_PinEn15
OutPortSpec47Reg=PE_SPEC_FEATURE_IB_PinEn16
OutPortSpec48Reg=PE_SPEC_FEATURE_IB_PinEn17
OutPortSpec49Reg=PE_SPEC_FEATURE_IB_PinEn18
OutPortSpec4Reg=PORTA_ISFR
OutPortSpec50Reg=PE_SPEC_FEATURE_IB_PinEn19
OutPortSpec51Reg=PE_SPEC_FEATURE_IB_PinEn20
OutPortSpec52Reg=PE_SPEC_FEATURE_IB_PullEnable0
OutPortSpec53Reg=PE_SPEC_FEATURE_IB_PullEnable1
OutPortSpec54Reg=PE_SPEC_FEATURE_IB_PullEnable2
OutPortSpec55Reg=PE_SPEC_FEATURE_IB_PullEnable3
OutPortSpec56Reg=PE_SPEC_FEATURE_IB_PullEnable4
OutPortSpec57Reg=PE_SPEC_FEATURE_IB_PullEnable5
OutPortSpec58Reg=PE_SPEC_FEATURE_IB_PullEnable12
OutPortSpec59Reg=PE_SPEC_FEATURE_IB_PullEnable13
OutPortSpec5Reg=_Disabled_Low_High_Rising_Falling_Both
OutPortSpec60Reg=PE_SPEC_FEATURE_IB_PullEnable14
OutPortSpec61Reg=PE_SPEC_FEATURE_IB_PullEnable15
OutPortSpec62Reg=PE_SPEC_FEATURE_IB_PullEnable16
OutPortSpec63Reg=PE_SPEC_FEATURE_IB_PullEnable17
OutPortSpec64Reg=PE_SPEC_FEATURE_IB_PullEnable18
OutPortSpec65Reg=PE_SPEC_FEATURE_IB_PullEnable19
OutPortSpec66Reg=PE_SPEC_FEATURE_IB_PullEnable20
OutPortSpec67Reg=PE_SPEC_FEATURE_IB_PullSelect0
OutPortSpec68Reg=PE_SPEC_FEATURE_IB_PullSelect1
OutPortSpec69Reg=PE_SPEC_FEATURE_IB_PullSelect2
OutPortSpec6Addr=1074786304
OutPortSpec6Reg=PERIPHERAL_BASE_ADDRESS
OutPortSpec70Reg=PE_SPEC_FEATURE_IB_PullSelect3
OutPortSpec71Reg=PE_SPEC_FEATURE_IB_PullSelect4
OutPortSpec72Reg=PE_SPEC_FEATURE_IB_PullSelect5
OutPortSpec73Reg=PE_SPEC_FEATURE_IB_PullSelect12
OutPortSpec74Reg=PE_SPEC_FEATURE_IB_PullSelect13
OutPortSpec75Reg=PE_SPEC_FEATURE_IB_PullSelect14
OutPortSpec76Reg=PE_SPEC_FEATURE_IB_PullSelect15
OutPortSpec77Reg=PE_SPEC_FEATURE_IB_PullSelect16
OutPortSpec78Reg=PE_SPEC_FEATURE_IB_PullSelect17
OutPortSpec79Reg=PE_SPEC_FEATURE_IB_PullSelect18
OutPortSpec7Addr=1074786312
OutPortSpec7Reg=GPIOA_PCOR
OutPortSpec80Reg=PE_SPEC_FEATURE_IB_PullSelect19
OutPortSpec81Reg=PE_SPEC_FEATURE_IB_PullSelect20
OutPortSpec82Reg=PE_SPEC_FEATURE_IB_SlewRateEnable0
OutPortSpec83Reg=PE_SPEC_FEATURE_IB_SlewRateEnable1
OutPortSpec84Reg=PE_SPEC_FEATURE_IB_SlewRateEnable2
OutPortSpec85Reg=PE_SPEC_FEATURE_IB_SlewRateEnable3
OutPortSpec86Reg=PE_SPEC_FEATURE_IB_SlewRateEnable4
OutPortSpec87Reg=PE_SPEC_FEATURE_IB_SlewRateEnable5
OutPortSpec88Reg=PE_SPEC_FEATURE_IB_SlewRateEnable12
OutPortSpec89Reg=PE_SPEC_FEATURE_IB_SlewRateEnable13
OutPortSpec8Addr=1074786316
OutPortSpec8Reg=GPIOA_PTOR
OutPortSpec90Reg=PE_SPEC_FEATURE_IB_SlewRateEnable14
OutPortSpec91Reg=PE_SPEC_FEATURE_IB_SlewRateEnable15
OutPortSpec92Reg=PE_SPEC_FEATURE_IB_SlewRateEnable16
OutPortSpec93Reg=PE_SPEC_FEATURE_IB_SlewRateEnable17
OutPortSpec94Reg=PE_SPEC_FEATURE_IB_SlewRateEnable18
OutPortSpec95Reg=PE_SPEC_FEATURE_IB_SlewRateEnable19
OutPortSpec96Reg=PE_SPEC_FEATURE_IB_SlewRateEnable20
OutPortSpec97Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable0
OutPortSpec98Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable1
OutPortSpec99Reg=PE_SPEC_FEATURE_IB_DriveStrengthEnable2
OutPortSpec9Addr=1074786320
OutPortSpec9Reg=GPIOA_PDIR
OutSpec10Addr=0
OutSpec10Reg=SPI0_CSNum
OutSpec1Reg=PORTA_PCR14
OutSpec5Addr=1074786304
OutSpec5Reg=GPIOA_PDOR
OutSpec6Reg=PORTA_BASE_PTR
OutSpec7Reg=PORTA_PCR14


GLOBAL SYMBOLS (alphabet order)
-------------------------------
ADC0AsynchroClockAddr=1073983496
ADC0AsynchroClockReg=ADC0_CFG1
ADC0BusClockAddr=1073983496
ADC0BusClockReg=ADC0_CFG1
ADC0ClkSelAddr=1073983496
ADC0ClkSelReg=ADC0_CFG1
ActiveConfigIdentifier=PEcfg_FLASH
ActiveConfiguration=FLASH
CPUDB_BUS_FREQ_HZ_MAX=24000000
CPUDB_CPU_MASTER=MKL25Z4
CPUDB_CW_MCU_ID=28695
CPUDB_CW_MCU_NAME=MKL25Z128xxx4
CPUDB_LQFP80=-1
CPUDB_MKL25Z128xxx4=-1
CPUDB_MKL25Z4=-1
CPUDB_PACKAGE=LQFP80
CPUDB_PLL_INPUT_FREQ_HZ_MAX=4000000
CPUDB_PLL_INPUT_FREQ_HZ_MIN=2000000
CPUDB_PLL_OUTPUT_FREQ_HZ_MAX=100000000
CPUDB_PLL_OUTPUT_FREQ_HZ_MIN=48000000
CPUDB_ProgramFlashBlockCount=1
CPUDB_ProgramFlashEraseUnitSize=1024
CPUDB_ProgramFlashSize=131072
CPUDB_ProgramFlashWriteUnitSize=4
CPUDB_SYSTEM_FREQ_HZ_MAX=48000000
CPU_DB_version=3.00.000
CPUendian=little
CPUfamily=Kinetis
CPUproducer=Freescale
CPUrunSpeedModeNum=1
CPUsubFamily=MKL25
CPUtype=MKL25Z128LK4
CPUvariant=MKL25Z128VLK4
ClientDir_Binary=E:\L2K_PEx_MQX_Lite\Test\2012_12_26\Examples\L2K\MQX_Lite\USB_AUDIO_HOST_MQX_Lite_MKL25Z128_PEx\Sources\
ClientDir_Code=E:\L2K_PEx_MQX_Lite\Test\2012_12_26\Examples\L2K\MQX_Lite\USB_AUDIO_HOST_MQX_Lite_MKL25Z128_PEx\Generated_Code\
ClientDir_PE=D:\FreeScale\CW MCU v10.3_B121029\MCU\ProcessorExpert\
ClientDir_Project=E:\L2K_PEx_MQX_Lite\Test\2012_12_26\Examples\L2K\MQX_Lite\USB_AUDIO_HOST_MQX_Lite_MKL25Z128_PEx\
CommentBrackets=/**/
Compiler=GNUC
CompilerID=GNU C Compiler
DirRel_Binary=Sources\
DirRel_BinaryToEvents=
DirRel_Code=Generated_Code\
DirRel_Docs=Documentation\
DirRel_EventToBinary=
DirRel_Events=Sources\
DirRel_ProjectSettings=Project_Settings\
EclipseProjectName=USB_AUDIO_HOST_MQX_Lite_MKL25Z128_PEx
InterruptTableType=ROM
Language=ANSIC
Not_for_MPC512x=
OnChipEEPROM=0
OnChipFLASH=131072
OnChipRAM=16384
OperatingSystemId=MQXLite
PE_DEBUG=
PE_DEVELOPMENT=
PE_ECLIPSE=
PE_GENERATING=
PE_G_CPUCFG_AutoIncludeIO_Map=yes
PE_G_CPUCFG_EntryPointFunctionName=__init_hardware
PE_G_CPUCFG_EntryPointFunctionReturn=
PE_G_CPUCFG_EntryPointFunctionReturnType=void __attribute__ ((constructor))
PE_G_CPUCFG_GenerateLinkerFile=yes
PE_G_CPUCFG_GenerateMainModule=yes
PE_G_CPUCFG_InitIntVectorTableSym=yes
PE_G_CPUCFG_ManageInterruptVectorTable=yes
PE_G_EBGN_TPM0BeanName=PWM
PE_G_GenBitMask=
PE_G_MisraCnfBackParams_0=
PE_G_MisraCnfParams_0=
PE_G_MisraRuleList_0=
PE_G_MisraStackIdx=-1
PE_G_NO_SETREGMACROS=
PE_G_RTOSAdap_P_RTOSFun_EnterCritical=_int_disable
PE_G_RTOSAdap_P_RTOSFun_ExitCritical=_int_enable
PE_G_RTOSAdap_regCompIndex=0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBlockReceived=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBlockSent=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBreak=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnError=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnIdle=(void (*)(LDD_TUserData RTOSDeviceData))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnRxActiveEdge=(void (*)(LDD_TUserData RTOSDeviceData))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnTxComplete=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodEnabled_Init=
PE_G_RTOSAdap_regCompInstance_IO1_methodEnabled_Main=
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_CancelBlockReception=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_CancelBlockTransmission=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ClearRTS=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ClearStats=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ConnectPin=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TPinMask PinMask))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Deinit=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Disable=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Enable=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetBreak=(bool (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetCTS=(bool (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetDataWidth=(LDD_SERIAL_TDataWidth (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetDriverState=(LDD_TDriverState (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetError=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TError *ErrorPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetEventMask=(LDD_TEventMask (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetLoopMode=(LDD_SERIAL_TLoopMode (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetParity=(LDD_SERIAL_TParity (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetReceivedDataNum=(uint16_t (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetSelectedBaudRate=(LDD_SERIAL_TBaudMode (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetSentDataNum=(uint16_t (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetStats=(LDD_SERIAL_TStats (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetStopBitLength=(LDD_SERIAL_TStopBitLen (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetTxCompleteStatus=(bool (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Init=(LDD_TDeviceData* (*)(LDD_TUserData *UserDataPtr))&IO1_Init
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Main=(void (*)(LDD_TDeviceData *DeviceDataPtr))&IO1_Main
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ReceiveBlock=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TData *BufferPtr, uint16_t Size))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SelectBaudRate=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TBaudMode Mode))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SendBlock=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TData *BufferPtr, uint16_t Size))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SendBreak=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetDataWidth=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TDataWidth DataWidth))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetEventMask=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TEventMask EventMask))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetLoopMode=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TLoopMode LoopMode))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetOperationMode=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TDriverOperationMode OperationMode, LDD_TCallback ModeChangeCallback, LDD_TCallbackParam *ModeChangeCallbackParamPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetParity=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TParity Parity))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetRTS=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetStopBitLength=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TStopBitLen StopBitLen))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnRxOff=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnRxOn=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnTxOff=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnTxOn=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_USE_UINTXX_T=
PE_ProductVersion=10.0
PEversion=05.03
PEversionDecimal=1283
ProcessorModule=Cpu
ProcessorName=Cpu
ProjectModule=ProcessorExpert
ProjectName=ProcessorExpert
ServerDir_PE=D:\FreeScale\CW MCU v10.3_B121029\MCU\ProcessorExpert\
SetHighSpeedMode=
SupportedCPUfamily=
TimeStamp=2012-12-26, 15:00, # CodeGen: 93
Xtal_kHz=4000
Xtal_kHz_real=4000
virtual_ADC0_TotalConversionPrescalerAddr=1073983496
virtual_ADC0_TotalConversionPrescalerReg=ADC0_CFG1

 DEPRECATED GLOBAL SYMBOLS (alphabet order)
-------------------------------------------
ADC0AsynchroClockAddr=null
ADC0AsynchroClockReg=null
ADC0BusClockAddr=null
ADC0BusClockReg=null
ADC0ClkSelAddr=null
ADC0ClkSelReg=null
ActiveConfigIdentifier=null
ActiveConfiguration=null
CPUDB_BUS_FREQ_HZ_MAX=null
CPUDB_CPU_MASTER=null
CPUDB_CW_MCU_ID=null
CPUDB_CW_MCU_NAME=null
CPUDB_LQFP80=null
CPUDB_MKL25Z128xxx4=null
CPUDB_MKL25Z4=null
CPUDB_PACKAGE=null
CPUDB_PLL_INPUT_FREQ_HZ_MAX=null
CPUDB_PLL_INPUT_FREQ_HZ_MIN=null
CPUDB_PLL_OUTPUT_FREQ_HZ_MAX=null
CPUDB_PLL_OUTPUT_FREQ_HZ_MIN=null
CPUDB_ProgramFlashBlockCount=null
CPUDB_ProgramFlashEraseUnitSize=null
CPUDB_ProgramFlashSize=null
CPUDB_ProgramFlashWriteUnitSize=null
CPUDB_SYSTEM_FREQ_HZ_MAX=null
CPU_DB_version=null
CPUendian=null
CPUfamily=null
CPUproducer=null
CPUrunSpeedModeNum=null
CPUsubFamily=null
CPUtype=null
CPUvariant=null
ClientDir_Binary=null
ClientDir_Code=null
ClientDir_PE=null
ClientDir_Project=null
CommentBrackets=null
Compiler=null
CompilerID=null
DirRel_Binary=null
DirRel_BinaryToEvents=null
DirRel_Code=null
DirRel_Docs=null
DirRel_EventToBinary=null
DirRel_Events=null
DirRel_ProjectSettings=null
EclipseProjectName=null
InterruptTableType=null
Language=null
Not_for_MPC512x=null
OnChipEEPROM=null
OnChipFLASH=null
OnChipRAM=null
OperatingSystemId=null
PE_DEBUG=null
PE_DEVELOPMENT=null
PE_ECLIPSE=null
PE_GENERATING=null
PE_G_CPUCFG_AutoIncludeIO_Map=null
PE_G_CPUCFG_EntryPointFunctionName=null
PE_G_CPUCFG_EntryPointFunctionReturn=null
PE_G_CPUCFG_EntryPointFunctionReturnType=null
PE_G_CPUCFG_GenerateLinkerFile=null
PE_G_CPUCFG_GenerateMainModule=null
PE_G_CPUCFG_InitIntVectorTableSym=null
PE_G_CPUCFG_ManageInterruptVectorTable=null
PE_G_EBGN_TPM0BeanName=null
PE_G_GenBitMask=null
PE_G_MisraCnfBackParams_0=null
PE_G_MisraCnfParams_0=null
PE_G_MisraRuleList_0=null
PE_G_MisraStackIdx=null
PE_G_NO_SETREGMACROS=null
PE_G_RTOSAdap_P_RTOSFun_EnterCritical=null
PE_G_RTOSAdap_P_RTOSFun_ExitCritical=null
PE_G_RTOSAdap_regCompIndex=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBlockReceived=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBlockSent=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBreak=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnError=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnIdle=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnRxActiveEdge=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnTxComplete=null
PE_G_RTOSAdap_regCompInstance_IO1_methodEnabled_Init=null
PE_G_RTOSAdap_regCompInstance_IO1_methodEnabled_Main=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_CancelBlockReception=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_CancelBlockTransmission=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ClearRTS=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ClearStats=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ConnectPin=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Deinit=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Disable=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Enable=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetBreak=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetCTS=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetDataWidth=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetDriverState=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetError=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetEventMask=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetLoopMode=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetParity=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetReceivedDataNum=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetSelectedBaudRate=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetSentDataNum=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetStats=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetStopBitLength=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetTxCompleteStatus=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Init=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Main=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ReceiveBlock=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SelectBaudRate=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SendBlock=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SendBreak=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetDataWidth=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetEventMask=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetLoopMode=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetOperationMode=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetParity=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetRTS=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetStopBitLength=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnRxOff=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnRxOn=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnTxOff=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnTxOn=null
PE_G_USE_UINTXX_T=null
PE_ProductVersion=null
PEversion=null
PEversionDecimal=null
ProcessorModule=null
ProcessorName=null
ProjectModule=null
ProjectName=null
ServerDir_PE=null
SetHighSpeedMode=null
SupportedCPUfamily=null
TimeStamp=null
Xtal_kHz=null
Xtal_kHz_real=null
virtual_ADC0_TotalConversionPrescalerAddr=null
virtual_ADC0_TotalConversionPrescalerReg=null

 GLOBAL LISTS (alphabet order)
-------------------------------------------
ADC0AsynchroClock=[1]
ADC0AsynchroClock_Setting=[ADC0Async_FullPower_HighSpeed]
ADC0BusClock=[1]
ADC0BusClock_Setting=[1]
ADC0ClkSel=[1]
ADC0ClkSel_Setting=[ADC0BusClock]
COPClkSelect=[1]
COPClkSelect_Setting=[COPBusClock]
ERCLK32KSel=[1]
ERCLK32KSel_Setting=[SYSTEM_OSC]
EventModuleList=[Events|mqx_tasks]
I2C0_LoTimeoutClkSel=[1]
I2C0_LoTimeoutClkSel_Setting=[I2C0_LoTimeout_BusClkDiv64]
I2C1_LoTimeoutClkSel=[1]
I2C1_LoTimeoutClkSel_Setting=[I2C1_LoTimeout_BusClkDiv64]
IRCLKSel=[1]
IRCLKSel_Setting=[IRC_32kHz]
IncludeSharedModules=[PE_Types|PE_Error|PE_Const|IO_Map]
InstructionClock=[undef]
LPTMR0_ClockSelect=[1]
LPTMR0_ClockSelect_Setting=[ERCLK]
MCGOUTSel=[1]
MCGOUTSel_Setting=[MCGPLLCLK]
MCG_FLL_MFactor=[640]
MCG_FLL_MFactor_Setting=[640]
MCG_FLL_RCLKSel=[1]
MCG_FLL_RCLKSel_Setting=[MCG_FRDIV]
MCG_FRDIV=[256]
MCG_FRDIV_Setting=[256]
MCG_PRDIV=[2]
MCG_PRDIV_Setting=[2]
MCG_VDIV=[24]
MCG_VDIV_Setting=[24]
ModuleList=[UART|IO1|usb_host|USB_LDD|MQX1|SystemTimer1|PWM|PIT0|PTA4]
OUTDIV1Presc=[2]
OUTDIV1Presc_Setting=[2]
OUTDIV4Presc=[2]
OUTDIV4Presc_Setting=[2]
PE_G_GPIO_PTA_GetPortEventStatusList=[no]
PE_G_GPIO_PTA_IntServiceList=[yes]
PE_G_GPIO_PTA_ModuleNameList=[PTA4]
PE_G_RTOSAdap_regCompInstanceAllocatedDevices=[UART0]
PE_G_RTOSAdap_regCompInstanceDeviceBaseAddrs=[1074176000]
PE_G_RTOSAdap_regCompInstanceIds=[0]
PE_G_RTOSAdap_regCompInstanceNames=[IO1]
PE_G_RTOSAdap_regCompInstanceSharedComponentName=[IO1]
PE_G_RTOSAdap_regCompInstanceTypes=[Serial_LDD]
PE_G_RTOSAdap_regCompInstance_IO1_events=[OnBlockReceived|OnBlockSent|OnBreak|OnError|OnTxComplete|OnIdle|OnRxActiveEdge]
PE_G_RTOSAdap_regCompInstance_IO1_methods=[Init|Deinit|Enable|Disable|SendBlock|ReceiveBlock|CancelBlockTransmission|CancelBlockReception|GetError|GetSentDataNum|GetReceivedDataNum|GetTxCompleteStatus|SetEventMask|GetEventMask|SelectBaudRate|GetSelectedBaudRate|SetParity|GetParity|SetDataWidth|GetDataWidth|SetStopBitLength|GetStopBitLength|SetLoopMode|GetLoopMode|GetStats|ClearStats|SetRTS|ClearRTS|GetCTS|SendBreak|GetBreak|TurnTxOn|TurnTxOff|TurnRxOn|TurnRxOff|ConnectPin|Main|SetOperationMode|GetDriverState]
PLLFLLSel=[1]
PLLFLLSel_Setting=[MCGPLLCLKDIV2]
SPI0_BaudRatePrescDiv=[1]
SPI0_BaudRatePrescDiv_Setting=[1]
SPI1_BaudRatePrescDiv=[1]
SPI1_BaudRatePrescDiv_Setting=[1]
SharedModules=[Kinetis\PE_Types.drv|Kinetis\PE_Error.drv|Kinetis\PE_Const.drv|Kinetis\IO_Map.drv]
SpeedModeList=[SpeedMode0]
SpeedModeNames=[SpeedMode0|SpeedMode1|SpeedMode2|SpeedMode3|SpeedMode4|SpeedMode5|SpeedMode6|SpeedMode7]
SystemPrescaler=[1]
SystemPrescaler_Setting=[1]
TPMClk=[1]
TPMClk_Setting=[PLLFLLSelDistr]
UART0_ClkSel=[1]
UART0_ClkSel_Setting=[PLLFLLSelDistr]
UART0_Divider=[4]
UART0_Divider_Setting=[4]
USB0_ClkSel=[1]
USB0_ClkSel_Setting=[USB0_PLLFLL0]
virtual_ADC0_TotalConversionPrescaler=[1]
virtual_ADC0_TotalConversionPrescaler_Setting=[1]

{{DEVELOPMENT}} --------(((DEBUGINFO)))--------.{{DEVELOPMENT}} 

