

================================================================
== Vitis HLS Report for 'mac_Pipeline_VITIS_LOOP_259_4'
================================================================
* Date:           Tue Apr 15 09:07:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  0.213 us|  0.213 us|   64|   64|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_259_4  |       62|       62|        14|          7|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 7, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 17 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%result_tmp = alloca i32 1"   --->   Operation 18 'alloca' 'result_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %result_tmp"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %jj"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body45"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%jj_1 = load i4 %jj" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:259]   --->   Operation 23 'load' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "%icmp_ln259 = icmp_eq  i4 %jj_1, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:259]   --->   Operation 24 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln259 = add i4 %jj_1, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:259]   --->   Operation 26 'add' 'add_ln259' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %for.body45.split, void %for.end68.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:259]   --->   Operation 27 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i4 %jj_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:259]   --->   Operation 28 'zext' 'zext_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln260 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:260]   --->   Operation 29 'specpipeline' 'specpipeline_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:257]   --->   Operation 30 'specloopname' 'specloopname_ln257' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %p_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:261]   --->   Operation 31 'nbreadreq' 'tmp_9' <Predicate = (!icmp_ln259)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %tmp_9, void %for.inc66, void %if.then47" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:261]   --->   Operation 32 'br' 'br_ln261' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%z_u_local_addr = getelementptr i32 %z_u_local, i64 0, i64 %zext_ln259" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:265]   --->   Operation 33 'getelementptr' 'z_u_local_addr' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.69ns)   --->   "%z_u_local_load = load i3 %z_u_local_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:265]   --->   Operation 34 'load' 'z_u_local_load' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln259 = store i4 %add_ln259, i4 %jj" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:259]   --->   Operation 35 'store' 'store_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.body45" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:259]   --->   Operation 36 'br' 'br_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 37 [1/1] (1.19ns)   --->   "%p_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %p_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:262]   --->   Operation 37 'read' 'p_stream_read' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_2 : Operation 38 [1/2] (0.69ns)   --->   "%z_u_local_load = load i3 %z_u_local_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:265]   --->   Operation 38 'load' 'z_u_local_load' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_local = bitcast i32 %p_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:262]   --->   Operation 39 'bitcast' 'p_local' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 0.00>
ST_3 : Operation 40 [4/4] (2.32ns)   --->   "%mult_tmp = fmul i32 %p_local, i32 %z_u_local_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:265]   --->   Operation 40 'fmul' 'mult_tmp' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 41 [3/4] (2.32ns)   --->   "%mult_tmp = fmul i32 %p_local, i32 %z_u_local_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:265]   --->   Operation 41 'fmul' 'mult_tmp' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 42 [2/4] (2.32ns)   --->   "%mult_tmp = fmul i32 %p_local, i32 %z_u_local_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:265]   --->   Operation 42 'fmul' 'mult_tmp' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 43 [1/4] (2.32ns)   --->   "%mult_tmp = fmul i32 %p_local, i32 %z_u_local_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:265]   --->   Operation 43 'fmul' 'mult_tmp' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%result_tmp_load = load i32 %result_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:266]   --->   Operation 44 'load' 'result_tmp_load' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 0.00>
ST_7 : Operation 45 [7/7] (2.34ns)   --->   "%result_tmp_1 = fadd i32 %result_tmp_load, i32 %mult_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:266]   --->   Operation 45 'fadd' 'result_tmp_1' <Predicate = (!icmp_ln259 & tmp_9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%result_tmp_load_1 = load i32 %result_tmp"   --->   Operation 54 'load' 'result_tmp_load_1' <Predicate = (icmp_ln259)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %result_tmp_out, i32 %result_tmp_load_1"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln259)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln259)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 46 [6/7] (2.34ns)   --->   "%result_tmp_1 = fadd i32 %result_tmp_load, i32 %mult_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:266]   --->   Operation 46 'fadd' 'result_tmp_1' <Predicate = (tmp_9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 47 [5/7] (2.34ns)   --->   "%result_tmp_1 = fadd i32 %result_tmp_load, i32 %mult_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:266]   --->   Operation 47 'fadd' 'result_tmp_1' <Predicate = (tmp_9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 48 [4/7] (2.34ns)   --->   "%result_tmp_1 = fadd i32 %result_tmp_load, i32 %mult_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:266]   --->   Operation 48 'fadd' 'result_tmp_1' <Predicate = (tmp_9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 49 [3/7] (2.34ns)   --->   "%result_tmp_1 = fadd i32 %result_tmp_load, i32 %mult_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:266]   --->   Operation 49 'fadd' 'result_tmp_1' <Predicate = (tmp_9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 50 [2/7] (2.34ns)   --->   "%result_tmp_1 = fadd i32 %result_tmp_load, i32 %mult_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:266]   --->   Operation 50 'fadd' 'result_tmp_1' <Predicate = (tmp_9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 51 [1/7] (2.34ns)   --->   "%result_tmp_1 = fadd i32 %result_tmp_load, i32 %mult_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:266]   --->   Operation 51 'fadd' 'result_tmp_1' <Predicate = (tmp_9)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.38>
ST_14 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln267 = store i32 %result_tmp_1, i32 %result_tmp" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:267]   --->   Operation 52 'store' 'store_ln267' <Predicate = (tmp_9)> <Delay = 0.38>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc66" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:267]   --->   Operation 53 'br' 'br_ln267' <Predicate = (tmp_9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_u_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_tmp_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj                 (alloca           ) [ 010000000000000]
result_tmp         (alloca           ) [ 011111111111111]
specinterface_ln0  (specinterface    ) [ 000000000000000]
store_ln0          (store            ) [ 000000000000000]
store_ln0          (store            ) [ 000000000000000]
br_ln0             (br               ) [ 000000000000000]
jj_1               (load             ) [ 000000000000000]
icmp_ln259         (icmp             ) [ 011111110000000]
empty              (speclooptripcount) [ 000000000000000]
add_ln259          (add              ) [ 000000000000000]
br_ln259           (br               ) [ 000000000000000]
zext_ln259         (zext             ) [ 000000000000000]
specpipeline_ln260 (specpipeline     ) [ 000000000000000]
specloopname_ln257 (specloopname     ) [ 000000000000000]
tmp_9              (nbreadreq        ) [ 011111111111111]
br_ln261           (br               ) [ 000000000000000]
z_u_local_addr     (getelementptr    ) [ 001000000000000]
store_ln259        (store            ) [ 000000000000000]
br_ln259           (br               ) [ 000000000000000]
p_stream_read      (read             ) [ 000100000000000]
z_u_local_load     (load             ) [ 000111100000000]
p_local            (bitcast          ) [ 000011100000000]
mult_tmp           (fmul             ) [ 011111111111110]
result_tmp_load    (load             ) [ 011111101111110]
result_tmp_1       (fadd             ) [ 000000010000001]
store_ln267        (store            ) [ 000000000000000]
br_ln267           (br               ) [ 000000000000000]
result_tmp_load_1  (load             ) [ 000000000000000]
write_ln0          (write            ) [ 000000000000000]
ret_ln0            (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_u_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_u_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_tmp_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_tmp_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="jj_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="result_tmp_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_9_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_stream_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_stream_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="73" class="1004" name="z_u_local_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_u_local_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_u_local_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="result_tmp_1/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult_tmp/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="jj_1_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln259_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln259/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln259_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln259/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln259_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln259_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln259/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_local_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_local/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="result_tmp_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="6"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_tmp_load/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln267_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="13"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="result_tmp_load_1_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="6"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_tmp_load_1/7 "/>
</bind>
</comp>

<comp id="145" class="1005" name="jj_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="152" class="1005" name="result_tmp_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_tmp "/>
</bind>
</comp>

<comp id="160" class="1005" name="icmp_ln259_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln259 "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_9_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="168" class="1005" name="z_u_local_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="z_u_local_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_stream_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_stream_read "/>
</bind>
</comp>

<comp id="178" class="1005" name="z_u_local_load_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_u_local_load "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_local_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_local "/>
</bind>
</comp>

<comp id="188" class="1005" name="mult_tmp_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult_tmp "/>
</bind>
</comp>

<comp id="193" class="1005" name="result_tmp_load_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_tmp_load "/>
</bind>
</comp>

<comp id="198" class="1005" name="result_tmp_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="104" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="128"><net_src comp="113" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="148"><net_src comp="44" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="155"><net_src comp="48" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="163"><net_src comp="107" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="52" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="73" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="176"><net_src comp="60" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="181"><net_src comp="80" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="186"><net_src comp="129" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="191"><net_src comp="90" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="196"><net_src comp="133" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="201"><net_src comp="86" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_tmp_out | {7 }
 - Input state : 
	Port: mac_Pipeline_VITIS_LOOP_259_4 : z_u_local | {1 2 }
	Port: mac_Pipeline_VITIS_LOOP_259_4 : p_stream | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		jj_1 : 1
		icmp_ln259 : 2
		add_ln259 : 2
		br_ln259 : 3
		zext_ln259 : 2
		z_u_local_addr : 3
		z_u_local_load : 4
		store_ln259 : 3
	State 2
	State 3
		mult_tmp : 1
	State 4
	State 5
	State 6
	State 7
		result_tmp_1 : 1
		write_ln0 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |         grp_fu_86        |    2    |   318   |   198   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |         grp_fu_90        |    3    |   143   |    78   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln259_fu_113     |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln259_fu_107    |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
| nbreadreq|   tmp_9_nbreadreq_fu_52  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   | p_stream_read_read_fu_60 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_66  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln259_fu_119    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   461   |   297   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   icmp_ln259_reg_160  |    1   |
|       jj_reg_145      |    4   |
|    mult_tmp_reg_188   |   32   |
|    p_local_reg_183    |   32   |
| p_stream_read_reg_173 |   32   |
|  result_tmp_1_reg_198 |   32   |
|result_tmp_load_reg_193|   32   |
|   result_tmp_reg_152  |   32   |
|     tmp_9_reg_164     |    1   |
| z_u_local_addr_reg_168|    3   |
| z_u_local_load_reg_178|   32   |
+-----------------------+--------+
|         Total         |   233  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_86    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_90    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   134  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   461  |   297  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   233  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   694  |   324  |
+-----------+--------+--------+--------+--------+
