\doxysection{Référence de la structure FMAC\+\_\+\+Type\+Def}
\hypertarget{struct_f_m_a_c___type_def}{}\label{struct_f_m_a_c___type_def}\index{FMAC\_TypeDef@{FMAC\_TypeDef}}


FMAC.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsubsection*{Champs de données}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_a_c___type_def_a9730ac0a50a8130a1b39225f6b8fcef2}{X1\+BUFCFG}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_a_c___type_def_a61cf42919a775e85905c87824c108253}{X2\+BUFCFG}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa449b465f8f7ea9f57e025f8c619dd5d}{YBUFCFG}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa03458fe971a538d6b532b6bcb9afb14}{PARAM}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_a_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}{WDATA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}{RDATA}}
\end{DoxyCompactItemize}


\doxysubsection{Description détaillée}
FMAC. 

\doxysubsection{Documentation des champs}
\Hypertarget{struct_f_m_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{FMAC\_TypeDef@{FMAC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_f_m_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

FMAC Control register, Address offset\+: 0x10 \Hypertarget{struct_f_m_a_c___type_def_aa03458fe971a538d6b532b6bcb9afb14}\index{FMAC\_TypeDef@{FMAC\_TypeDef}!PARAM@{PARAM}}
\index{PARAM@{PARAM}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PARAM}{PARAM}}
{\footnotesize\ttfamily \label{struct_f_m_a_c___type_def_aa03458fe971a538d6b532b6bcb9afb14} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PARAM}

FMAC Parameter register, Address offset\+: 0x0C \Hypertarget{struct_f_m_a_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}\index{FMAC\_TypeDef@{FMAC\_TypeDef}!RDATA@{RDATA}}
\index{RDATA@{RDATA}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDATA}{RDATA}}
{\footnotesize\ttfamily \label{struct_f_m_a_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDATA}

FMAC Read Data register, Address offset\+: 0x1C \Hypertarget{struct_f_m_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{FMAC\_TypeDef@{FMAC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_f_m_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

FMAC Status register, Address offset\+: 0x14 \Hypertarget{struct_f_m_a_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}\index{FMAC\_TypeDef@{FMAC\_TypeDef}!WDATA@{WDATA}}
\index{WDATA@{WDATA}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WDATA}{WDATA}}
{\footnotesize\ttfamily \label{struct_f_m_a_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WDATA}

FMAC Write Data register, Address offset\+: 0x18 \Hypertarget{struct_f_m_a_c___type_def_a9730ac0a50a8130a1b39225f6b8fcef2}\index{FMAC\_TypeDef@{FMAC\_TypeDef}!X1BUFCFG@{X1BUFCFG}}
\index{X1BUFCFG@{X1BUFCFG}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{X1BUFCFG}{X1BUFCFG}}
{\footnotesize\ttfamily \label{struct_f_m_a_c___type_def_a9730ac0a50a8130a1b39225f6b8fcef2} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X1\+BUFCFG}

FMAC X1 Buffer Configuration register, Address offset\+: 0x00 \Hypertarget{struct_f_m_a_c___type_def_a61cf42919a775e85905c87824c108253}\index{FMAC\_TypeDef@{FMAC\_TypeDef}!X2BUFCFG@{X2BUFCFG}}
\index{X2BUFCFG@{X2BUFCFG}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{X2BUFCFG}{X2BUFCFG}}
{\footnotesize\ttfamily \label{struct_f_m_a_c___type_def_a61cf42919a775e85905c87824c108253} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t X2\+BUFCFG}

FMAC X2 Buffer Configuration register, Address offset\+: 0x04 \Hypertarget{struct_f_m_a_c___type_def_aa449b465f8f7ea9f57e025f8c619dd5d}\index{FMAC\_TypeDef@{FMAC\_TypeDef}!YBUFCFG@{YBUFCFG}}
\index{YBUFCFG@{YBUFCFG}!FMAC\_TypeDef@{FMAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{YBUFCFG}{YBUFCFG}}
{\footnotesize\ttfamily \label{struct_f_m_a_c___type_def_aa449b465f8f7ea9f57e025f8c619dd5d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t YBUFCFG}

FMAC Y Buffer Configuration register, Address offset\+: 0x08 

La documentation de cette structure a été générée à partir du fichier suivant \+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
