#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa301f001a0 .scope module, "ControlRom_test" "ControlRom_test" 2 1;
 .timescale 0 0;
v0x7fa301f10d30_0 .var "in", 63 0;
v0x7fa301f10dc0_0 .net "out", 6 0, v0x7fa301f10640_0;  1 drivers
S_0x7fa301f00310 .scope module, "DUT" "ControlRom" 2 8, 3 1 0, S_0x7fa301f001a0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "in"
    .port_info 1 /OUTPUT 7 "out"
v0x7fa301f00580_0 .net "in", 63 0, v0x7fa301f10d30_0;  1 drivers
v0x7fa301f10640_0 .var "out", 6 0;
v0x7fa301f106e0_0 .var "out1", 6 0;
v0x7fa301f10790_0 .var "out2", 6 0;
v0x7fa301f10840_0 .var "out3", 6 0;
v0x7fa301f10930_0 .var "out4", 6 0;
v0x7fa301f109e0_0 .var "out5", 6 0;
v0x7fa301f10a90_0 .var "out6", 6 0;
v0x7fa301f10b40_0 .var "out7", 6 0;
v0x7fa301f10c50_0 .var "out8", 6 0;
E_0x7fa301f004f0/0 .event edge, v0x7fa301f00580_0, v0x7fa301f106e0_0, v0x7fa301f10790_0, v0x7fa301f10840_0;
E_0x7fa301f004f0/1 .event edge, v0x7fa301f10930_0, v0x7fa301f109e0_0, v0x7fa301f10a90_0, v0x7fa301f10b40_0;
E_0x7fa301f004f0/2 .event edge, v0x7fa301f10c50_0;
E_0x7fa301f004f0 .event/or E_0x7fa301f004f0/0, E_0x7fa301f004f0/1, E_0x7fa301f004f0/2;
    .scope S_0x7fa301f00310;
T_0 ;
    %wait E_0x7fa301f004f0;
    %load/vec4 v0x7fa301f00580_0;
    %cmpi/e 16, 0, 64;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f106e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f106e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f106e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f106e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f106e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f106e0_0, 4, 5;
    %load/vec4 v0x7fa301f106e0_0;
    %assign/vec4 v0x7fa301f10640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa301f00580_0;
    %cmpi/e 16777216, 0, 64;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10790_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10790_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10790_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10790_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10790_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10790_0, 4, 5;
    %load/vec4 v0x7fa301f10790_0;
    %assign/vec4 v0x7fa301f10640_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fa301f00580_0;
    %cmpi/e 2048, 0, 64;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10840_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10840_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10840_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10840_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10840_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10840_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10840_0, 4, 5;
    %load/vec4 v0x7fa301f10840_0;
    %assign/vec4 v0x7fa301f10640_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fa301f00580_0;
    %cmpi/e 4096, 0, 64;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10930_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10930_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10930_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10930_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10930_0, 4, 5;
    %load/vec4 v0x7fa301f10930_0;
    %assign/vec4 v0x7fa301f10640_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fa301f00580_0;
    %pushi/vec4 2147483648, 0, 35;
    %concati/vec4 0, 0, 29;
    %cmp/e;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f109e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f109e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f109e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f109e0_0, 4, 5;
    %load/vec4 v0x7fa301f109e0_0;
    %assign/vec4 v0x7fa301f10640_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fa301f00580_0;
    %cmpi/e 32768, 0, 64;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10a90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10a90_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10a90_0, 4, 5;
    %load/vec4 v0x7fa301f10a90_0;
    %assign/vec4 v0x7fa301f10640_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fa301f00580_0;
    %cmpi/e 32, 0, 64;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10b40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10b40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10b40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10b40_0, 4, 5;
    %load/vec4 v0x7fa301f10b40_0;
    %assign/vec4 v0x7fa301f10640_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10c50_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa301f10c50_0, 4, 5;
    %load/vec4 v0x7fa301f10c50_0;
    %assign/vec4 v0x7fa301f10640_0, 0;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa301f001a0;
T_1 ;
    %vpi_call 2 12 "$display", "Control Rom" {0 0 0};
    %vpi_call 2 13 "$display", " " {0 0 0};
    %vpi_call 2 14 "$display", "Test 1" {0 0 0};
    %pushi/vec4 16, 0, 64;
    %assign/vec4 v0x7fa301f10d30_0, 0;
    %delay 1000, 0;
    %vpi_call 2 20 "$display", "in = %b", v0x7fa301f10d30_0 {0 0 0};
    %vpi_call 2 21 "$display", "out = %d%d%d%d%d%d%d", &PV<v0x7fa301f10dc0_0, 6, 1>, &PV<v0x7fa301f10dc0_0, 5, 1>, &PV<v0x7fa301f10dc0_0, 4, 1>, &PV<v0x7fa301f10dc0_0, 3, 1>, &PV<v0x7fa301f10dc0_0, 2, 1>, &PV<v0x7fa301f10dc0_0, 1, 1>, &PV<v0x7fa301f10dc0_0, 0, 1> {0 0 0};
    %vpi_call 2 23 "$display", " " {0 0 0};
    %vpi_call 2 24 "$display", "Test 2" {0 0 0};
    %pushi/vec4 2147483648, 0, 35;
    %concati/vec4 0, 0, 29;
    %assign/vec4 v0x7fa301f10d30_0, 0;
    %delay 1000, 0;
    %vpi_call 2 32 "$display", "in = %b", v0x7fa301f10d30_0 {0 0 0};
    %vpi_call 2 33 "$display", "out = %d%d%d%d%d%d%d", &PV<v0x7fa301f10dc0_0, 6, 1>, &PV<v0x7fa301f10dc0_0, 5, 1>, &PV<v0x7fa301f10dc0_0, 4, 1>, &PV<v0x7fa301f10dc0_0, 3, 1>, &PV<v0x7fa301f10dc0_0, 2, 1>, &PV<v0x7fa301f10dc0_0, 1, 1>, &PV<v0x7fa301f10dc0_0, 0, 1> {0 0 0};
    %vpi_call 2 35 "$display", " " {0 0 0};
    %vpi_call 2 36 "$display", "Test 3" {0 0 0};
    %pushi/vec4 32768, 0, 64;
    %assign/vec4 v0x7fa301f10d30_0, 0;
    %delay 1000, 0;
    %vpi_call 2 42 "$display", "in = %b", v0x7fa301f10d30_0 {0 0 0};
    %vpi_call 2 43 "$display", "out = %d%d%d%d%d%d%d", &PV<v0x7fa301f10dc0_0, 6, 1>, &PV<v0x7fa301f10dc0_0, 5, 1>, &PV<v0x7fa301f10dc0_0, 4, 1>, &PV<v0x7fa301f10dc0_0, 3, 1>, &PV<v0x7fa301f10dc0_0, 2, 1>, &PV<v0x7fa301f10dc0_0, 1, 1>, &PV<v0x7fa301f10dc0_0, 0, 1> {0 0 0};
    %vpi_call 2 46 "$display", " " {0 0 0};
    %vpi_call 2 47 "$display", "Test 4" {0 0 0};
    %pushi/vec4 32, 0, 64;
    %assign/vec4 v0x7fa301f10d30_0, 0;
    %delay 1000, 0;
    %vpi_call 2 55 "$display", "in = %b", v0x7fa301f10d30_0 {0 0 0};
    %vpi_call 2 56 "$display", "out = %d%d%d%d%d%d%d", &PV<v0x7fa301f10dc0_0, 6, 1>, &PV<v0x7fa301f10dc0_0, 5, 1>, &PV<v0x7fa301f10dc0_0, 4, 1>, &PV<v0x7fa301f10dc0_0, 3, 1>, &PV<v0x7fa301f10dc0_0, 2, 1>, &PV<v0x7fa301f10dc0_0, 1, 1>, &PV<v0x7fa301f10dc0_0, 0, 1> {0 0 0};
    %vpi_call 2 60 "$display", " " {0 0 0};
    %vpi_call 2 61 "$display", "Test 5" {0 0 0};
    %pushi/vec4 2348810240, 0, 50;
    %concati/vec4 32, 0, 14;
    %assign/vec4 v0x7fa301f10d30_0, 0;
    %delay 1000, 0;
    %vpi_call 2 69 "$display", "in = %b", v0x7fa301f10d30_0 {0 0 0};
    %vpi_call 2 70 "$display", "out = %d%d%d%d%d%d%d", &PV<v0x7fa301f10dc0_0, 6, 1>, &PV<v0x7fa301f10dc0_0, 5, 1>, &PV<v0x7fa301f10dc0_0, 4, 1>, &PV<v0x7fa301f10dc0_0, 3, 1>, &PV<v0x7fa301f10dc0_0, 2, 1>, &PV<v0x7fa301f10dc0_0, 1, 1>, &PV<v0x7fa301f10dc0_0, 0, 1> {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ControlRom_test.v";
    "ControlRom.v";
