# FPGA Basic Synthesis ðŸš€

This repository contains introductory experiments in **FPGA synthesis and simulation** using Verilog HDL.  
The goal of this project is to practice writing, synthesizing, and testing basic **combinational and sequential circuits** on FPGA platforms.

---
```
## ðŸ“‚ Repository Structure
FPGA_Basic_Synthesis/
â”‚â”€â”€ README.md 
â”‚â”€â”€ adder.v 
â”‚â”€â”€ counter.v 
â”‚â”€â”€ fsm.v
â”‚â”€â”€ paralleladder.v
â”‚â”€â”€ srlatch.v 
â”‚â”€â”€ synthesis_reports/
â”‚ â”œâ”€â”€ vivado_log.txt 
â”‚ â””â”€â”€ waveform 
```
---

## ðŸ›  Tools & Environment
- **HDL Language:** Verilog  
- **Synthesis Tool:** Xilinx Vivado (basic synthesis flow)  
- **Simulation:** Vivado Simulator / ModelSim  

---

## ðŸ”§ Implemented Modules
1. **Adder (`adder.v`)**
   - Simple 2-bit adder with carry.  
2. **Counter (`counter.v`)**
   - Synchronous counter with reset functionality.  
3. **Finite State Machine (`fsm.v`)**
   - Basic FSM example (Moore/Moore type).  
4. **Parallel Adder (`paralleladder.v`)**
   - N-bit parallel adder design using multiple full adders.  
5. **SR Latch (`sr_latch.v`)**
   - Basic SR latch implementation using NOR/ NAND gates.   

---

## ðŸ“Š Results
- Verified functionality via **simulation waveforms**.  
- Successfully synthesized designs with no critical warnings.  
- Example waveform:  



---

## ðŸ“Œ Future Work
- Expand with additional modules (multipliers, shift registers).  
- Experiment with timing analysis and resource utilization reports.  
- Test on physical FPGA development boards (e.g., Xilinx Artix-7, Intel Cyclone).  

---

## âœ¨ Author
**Aditya Raj**  
- B.Tech in Electronics & Communication Engineering, NIT Agartala  
- [LinkedIn](https://www.linkedin.com/in/aditya-raj-682396199) | [GitHub](https://github.com/muddycode-tech)
