Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jan 18 00:00:00 2022
| Host         : LAPTOP-M107SEOD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file key_control_sets_placed.rpt
| Design       : key
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+-------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal    |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------------+-------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | key_flag             | key_dd[1]_i_1_n_0 |                1 |              4 |
|  sys_clk_IBUF_BUFG |                      | key_dd[1]_i_1_n_0 |                4 |              8 |
|  sys_clk_IBUF_BUFG | cnt_time[21]_i_1_n_0 | key_dd[1]_i_1_n_0 |                5 |             22 |
+--------------------+----------------------+-------------------+------------------+----------------+


