<profile>

<section name = "Vitis HLS Report for 'gramSchmidt'" level="0">
<item name = "Date">Sun Jun 23 03:32:26 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">gramSchmidt</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p-fsvh2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.906 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8001, 191233, 40.005 us, 0.956 ms, 8002, 191234, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102">gramSchmidt_Pipeline_VITIS_LOOP_36_2, 168, 168, 0.840 us, 0.840 us, 168, 168, no</column>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110">gramSchmidt_Pipeline_VITIS_LOOP_40_3, 45, 45, 0.225 us, 0.225 us, 45, 45, no</column>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120">gramSchmidt_Pipeline_VITIS_LOOP_42_4, 2, 5728, 10.000 ns, 28.640 us, 2, 5728, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_34_1">8000, 191232, 250 ~ 5976, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 75, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 160, 17548, 12476, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 530, -</column>
<column name="Register">-, -, 217, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 5, 2, 3, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U87">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 219, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U88">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102">gramSchmidt_Pipeline_VITIS_LOOP_36_2, 0, 0, 151, 137, 0</column>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110">gramSchmidt_Pipeline_VITIS_LOOP_40_3, 0, 0, 174, 93, 0</column>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120">gramSchmidt_Pipeline_VITIS_LOOP_42_4, 0, 155, 16875, 11949, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln34_fu_254_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln39_fu_215_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln42_fu_190_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln49_fu_231_p2">+, 0, 0, 18, 11, 6</column>
<column name="icmp_ln42_fu_184_p2">icmp, 0, 0, 14, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">20, 4, 10, 40</column>
<column name="a_ce0">20, 4, 1, 4</column>
<column name="a_ce1">9, 2, 1, 2</column>
<column name="a_we0">9, 2, 1, 2</column>
<column name="a_we1">9, 2, 1, 2</column>
<column name="ap_NS_fsm">165, 37, 1, 37</column>
<column name="grp_fu_137_ce">14, 3, 1, 3</column>
<column name="grp_fu_137_opcode">20, 4, 2, 8</column>
<column name="grp_fu_137_p0">26, 5, 32, 160</column>
<column name="grp_fu_137_p1">31, 6, 32, 192</column>
<column name="grp_fu_144_ce">14, 3, 1, 3</column>
<column name="grp_fu_144_p0">26, 5, 32, 160</column>
<column name="grp_fu_144_p1">26, 5, 32, 160</column>
<column name="indvars_iv24_fu_60">9, 2, 6, 12</column>
<column name="k_fu_68">9, 2, 6, 12</column>
<column name="kk_fu_64">9, 2, 11, 22</column>
<column name="q_address0">20, 4, 10, 40</column>
<column name="q_ce0">20, 4, 1, 4</column>
<column name="q_ce1">9, 2, 1, 2</column>
<column name="q_we0">9, 2, 1, 2</column>
<column name="r_address0">14, 3, 10, 30</column>
<column name="r_ce0">14, 3, 1, 3</column>
<column name="r_d0">14, 3, 32, 96</column>
<column name="r_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">36, 0, 36, 0</column>
<column name="bitcast_ln45_reg_334">32, 0, 32, 0</column>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="indvars_iv24_fu_60">6, 0, 6, 0</column>
<column name="indvars_iv24_load_reg_329">6, 0, 6, 0</column>
<column name="k_1_reg_292">6, 0, 6, 0</column>
<column name="k_fu_68">6, 0, 6, 0</column>
<column name="kk_fu_64">11, 0, 11, 0</column>
<column name="q_load_reg_324">32, 0, 32, 0</column>
<column name="reg_149">32, 0, 32, 0</column>
<column name="reg_155">32, 0, 32, 0</column>
<column name="trunc_ln42_1_reg_314">10, 0, 10, 0</column>
<column name="trunc_ln42_reg_298">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gramSchmidt, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gramSchmidt, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gramSchmidt, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gramSchmidt, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gramSchmidt, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gramSchmidt, return value</column>
<column name="a_address0">out, 10, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_we0">out, 1, ap_memory, a, array</column>
<column name="a_d0">out, 32, ap_memory, a, array</column>
<column name="a_q0">in, 32, ap_memory, a, array</column>
<column name="a_address1">out, 10, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_we1">out, 1, ap_memory, a, array</column>
<column name="a_d1">out, 32, ap_memory, a, array</column>
<column name="a_q1">in, 32, ap_memory, a, array</column>
<column name="r_address0">out, 10, ap_memory, r, array</column>
<column name="r_ce0">out, 1, ap_memory, r, array</column>
<column name="r_we0">out, 1, ap_memory, r, array</column>
<column name="r_d0">out, 32, ap_memory, r, array</column>
<column name="q_address0">out, 10, ap_memory, q, array</column>
<column name="q_ce0">out, 1, ap_memory, q, array</column>
<column name="q_we0">out, 1, ap_memory, q, array</column>
<column name="q_d0">out, 32, ap_memory, q, array</column>
<column name="q_q0">in, 32, ap_memory, q, array</column>
<column name="q_address1">out, 10, ap_memory, q, array</column>
<column name="q_ce1">out, 1, ap_memory, q, array</column>
<column name="q_q1">in, 32, ap_memory, q, array</column>
</table>
</item>
</section>
</profile>
