Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controller"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Asus\Desktop\module 7\module7\register.v" into library work
Parsing module <register>.
WARNING:HDLCompiler:751 - "C:\Users\Asus\Desktop\module 7\module7\register.v" Line 23: Redeclaration of ansi port Q is not allowed
Analyzing Verilog file "C:\Users\Asus\Desktop\module 7\module7\controller.v" into library work
Parsing module <controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <controller>.

Elaborating module <register>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <controller>.
    Related source file is "C:\Users\Asus\Desktop\module 7\module7\controller.v".
        A = 3'b000
        B = 3'b001
        C = 3'b101
        E = 3'b111
        D = 3'b110
        P = 3'b011
        Q = 3'b100
    Found 3-bit register for signal <Prstate>.
    Found 8x1-bit Read Only RAM for signal <Prstate[2]_PWR_5_o_Mux_30_o>
    Found 1-bit 7-to-1 multiplexer for signal <Prstate[2]_request_Mux_20_o> created at line 44.
    Found 1-bit 5-to-1 multiplexer for signal <Prstate[2]_Nxtstate[2]_Mux_21_o> created at line 44.
    Found 1-bit 5-to-1 multiplexer for signal <Prstate[2]_Nxtstate[2]_Mux_23_o> created at line 44.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Nxtstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegQ>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit comparator equal for signal <system_token[2]_user_token[2]_equal_4_o> created at line 50
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <controller> synthesized.

Synthesizing Unit <register>.
    Related source file is "C:\Users\Asus\Desktop\module 7\module7\register.v".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Registers                                            : 3
 3-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 1
 3-bit comparator equal                                : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <controller>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Prstate[2]_PWR_5_o_Mux_30_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Prstate>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 1
 3-bit comparator equal                                : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 7-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11
#      INV                         : 1
#      LUT3                        : 1
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 3
# FlipFlops/Latches                : 24
#      FDC                         : 3
#      FDRE                        : 16
#      LD                          : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  11440     0%  
 Number of Slice LUTs:                   11  out of   5720     0%  
    Number used as Logic:                11  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     13
   Number with an unused Flip Flop:       5  out of     13    38%  
   Number with an unused LUT:             2  out of     13    15%  
   Number of fully used LUT-FF pairs:     6  out of     13    46%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    102    33%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------------+------------------------+-------+
Prstate[2]_request_Mux_20_o(Mmux_Prstate[2]_request_Mux_20_o11:O)     | NONE(*)(Nxtstate_0)    | 3     |
clock                                                                 | BUFGP                  | 19    |
Mram_Prstate[2]_PWR_5_o_Mux_30_o(Mram_Prstate[2]_PWR_5_o_Mux_30_o11:O)| NONE(*)(RegQ)          | 2     |
----------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 4.795ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Prstate[2]_request_Mux_20_o'
  Total number of paths / destination ports: 25 / 3
-------------------------------------------------------------------------
Offset:              4.795ns (Levels of Logic = 4)
  Source:            TimeData<4> (PAD)
  Destination:       Nxtstate_1 (LATCH)
  Destination Clock: Prstate[2]_request_Mux_20_o falling

  Data Path: TimeData<4> to Nxtstate_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.042  TimeData_4_IBUF (TimeData_4_IBUF)
     LUT4:I0->O            5   0.254   0.949  RegP_GND_1_o_MUX_51_o<4>1 (RegP_GND_1_o_MUX_51_o)
     LUT5:I3->O            1   0.250   0.682  Mmux_Prstate[2]_Nxtstate[2]_Mux_19_o111 (Mmux_Prstate[2]_Nxtstate[2]_Mux_19_o11)
     LUT5:I4->O            1   0.254   0.000  Mmux_Prstate[2]_Nxtstate[2]_Mux_19_o113 (Prstate[2]_Nxtstate[2]_Mux_21_o)
     LD:D                      0.036          Nxtstate_1
    ----------------------------------------
    Total                      4.795ns (2.122ns logic, 2.673ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              3.983ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Prstate_0 (FF)
  Destination Clock: clock rising

  Data Path: reset to Prstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  reset_IBUF (reset_IBUF)
     INV:I->O             19   0.255   1.260  left_reg/RST_inv1_INV_0 (left_reg/RST_inv)
     FDRE:R                    0.459          left_reg/Q_0
    ----------------------------------------
    Total                      3.983ns (2.042ns logic, 1.941ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram_Prstate[2]_PWR_5_o_Mux_30_o'
  Total number of paths / destination ports: 8 / 2
-------------------------------------------------------------------------
Offset:              4.031ns (Levels of Logic = 3)
  Source:            TimeData<4> (PAD)
  Destination:       RegQ (LATCH)
  Destination Clock: Mram_Prstate[2]_PWR_5_o_Mux_30_o falling

  Data Path: TimeData<4> to RegQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.042  TimeData_4_IBUF (TimeData_4_IBUF)
     LUT4:I0->O            5   0.254   1.117  RegP_GND_1_o_MUX_51_o<4>1 (RegP_GND_1_o_MUX_51_o)
     LUT4:I0->O            1   0.254   0.000  Mmux_Prstate[2]_GND_1_o_Mux_31_o11 (Prstate[2]_GND_1_o_Mux_31_o)
     LD:D                      0.036          RegP
    ----------------------------------------
    Total                      4.031ns (1.872ns logic, 2.159ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            right_reg/Q_7 (FF)
  Destination:       data_Q<7> (PAD)
  Source Clock:      clock rising

  Data Path: right_reg/Q_7 to data_Q<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  right_reg/Q_7 (right_reg/Q_7)
     OBUF:I->O                 2.912          data_Q_7_OBUF (data_Q<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram_Prstate[2]_PWR_5_o_Mux_30_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.934|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Prstate[2]_request_Mux_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    3.091|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Mram_Prstate[2]_PWR_5_o_Mux_30_o|         |    1.826|         |         |
Prstate[2]_request_Mux_20_o     |         |    1.336|         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.43 secs
 
--> 

Total memory usage is 4486140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

