TimeQuest Timing Analyzer report for lab6
Tue Feb 11 12:44:02 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; lab6                                                    ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processors 3-4         ;   1.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 73.46 MHz  ; 73.46 MHz       ; CLOCK_50                                         ;      ;
; 248.45 MHz ; 248.45 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; -2.177 ; -99.489       ;
; CLOCK_50                                         ; -1.813 ; -12.745       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 0.235 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.700  ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 12.210 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.177 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.885     ; 4.280      ;
; -2.151 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.885     ; 4.254      ;
; -2.148 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.874     ; 4.262      ;
; -2.131 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 4.232      ;
; -2.101 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.869     ; 4.220      ;
; -2.077 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.882     ; 4.183      ;
; -2.071 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.886     ; 4.173      ;
; -2.069 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.894     ; 4.163      ;
; -2.035 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.885     ; 4.138      ;
; -2.031 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.884     ; 4.135      ;
; -2.001 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.874     ; 4.115      ;
; -1.999 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.885     ; 4.102      ;
; -1.980 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 4.081      ;
; -1.968 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.882     ; 4.074      ;
; -1.963 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.894     ; 4.057      ;
; -1.956 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.869     ; 4.075      ;
; -1.950 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.872     ; 4.066      ;
; -1.938 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.886     ; 4.040      ;
; -1.925 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.884     ; 4.029      ;
; -1.902 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.880     ; 4.010      ;
; -1.886 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 4.008      ;
; -1.885 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.885     ; 3.988      ;
; -1.859 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.885     ; 3.962      ;
; -1.856 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.874     ; 3.970      ;
; -1.855 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 3.956      ;
; -1.847 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.869     ; 3.966      ;
; -1.825 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.884     ; 3.929      ;
; -1.824 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 3.925      ;
; -1.812 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.880     ; 3.920      ;
; -1.809 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.931      ;
; -1.804 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.882     ; 3.910      ;
; -1.799 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.894     ; 3.893      ;
; -1.796 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.918      ;
; -1.792 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.867     ; 3.913      ;
; -1.785 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.872     ; 3.901      ;
; -1.764 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.886     ; 3.866      ;
; -1.762 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.881     ; 3.869      ;
; -1.761 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.884     ; 3.865      ;
; -1.736 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.886     ; 3.838      ;
; -1.735 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.857      ;
; -1.698 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.820      ;
; -1.691 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.873     ; 3.806      ;
; -1.658 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.872     ; 3.774      ;
; -1.658 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.780      ;
; -1.650 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 3.761      ;
; -1.645 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.879     ; 3.754      ;
; -1.645 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.767      ;
; -1.642 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.867     ; 3.763      ;
; -1.641 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.886     ; 3.743      ;
; -1.640 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.880     ; 3.748      ;
; -1.638 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.856     ; 3.770      ;
; -1.633 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.872     ; 3.749      ;
; -1.631 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.868     ; 3.751      ;
; -1.629 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.881     ; 3.736      ;
; -1.623 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a39~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.859     ; 3.752      ;
; -1.622 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 3.723      ;
; -1.621 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.743      ;
; -1.620 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a56~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.878     ; 3.730      ;
; -1.617 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.875     ; 3.730      ;
; -1.610 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a38~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.865     ; 3.733      ;
; -1.610 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a32~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.862     ; 3.736      ;
; -1.608 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.730      ;
; -1.606 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a34~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.860     ; 3.734      ;
; -1.604 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.867     ; 3.725      ;
; -1.602 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.873     ; 3.717      ;
; -1.600 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a60~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 3.711      ;
; -1.592 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a58~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 3.703      ;
; -1.592 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.884     ; 3.696      ;
; -1.582 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a37~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.854     ; 3.716      ;
; -1.571 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.873     ; 3.686      ;
; -1.549 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a59~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.876     ; 3.661      ;
; -1.530 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a51~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.862     ; 3.656      ;
; -1.530 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a56~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.878     ; 3.640      ;
; -1.521 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.864     ; 3.645      ;
; -1.513 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 3.614      ;
; -1.510 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a60~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 3.621      ;
; -1.502 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a58~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 3.613      ;
; -1.493 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.615      ;
; -1.483 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.884     ; 3.587      ;
; -1.477 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.886     ; 3.579      ;
; -1.466 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 3.577      ;
; -1.459 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a59~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.876     ; 3.571      ;
; -1.455 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.881     ; 3.562      ;
; -1.452 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a62~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.864     ; 3.576      ;
; -1.435 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.875     ; 3.548      ;
; -1.421 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.868     ; 3.541      ;
; -1.412 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.879     ; 3.521      ;
; -1.407 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.873     ; 3.522      ;
; -1.400 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.872     ; 3.516      ;
; -1.400 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.856     ; 3.532      ;
; -1.399 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a38~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.865     ; 3.522      ;
; -1.397 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.866     ; 3.519      ;
; -1.393 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a34~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.860     ; 3.521      ;
; -1.387 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a39~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.859     ; 3.516      ;
; -1.385 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a51~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.862     ; 3.511      ;
; -1.383 ; translate:TR1|address_out[7]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.870     ; 3.501      ;
; -1.376 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.864     ; 3.500      ;
; -1.376 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a32~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.862     ; 3.502      ;
; -1.369 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.873     ; 3.484      ;
; -1.362 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a62~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.864     ; 3.486      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                         ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.813 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 9.332      ;
; -1.597 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 9.133      ;
; -1.407 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.943      ;
; -1.319 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.838      ;
; -1.142 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.662      ;
; -1.044 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.563      ;
; -0.997 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.517      ;
; -0.921 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.441      ;
; -0.907 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.427      ;
; -0.899 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.418      ;
; -0.879 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.399      ;
; -0.874 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.393      ;
; -0.857 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.376      ;
; -0.840 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.359      ;
; -0.823 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.342      ;
; -0.816 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.336      ;
; -0.812 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.332      ;
; -0.787 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.306      ;
; -0.764 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.283      ;
; -0.742 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.600      ; 8.260      ;
; -0.735 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.271      ;
; -0.734 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.254      ;
; -0.728 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.247      ;
; -0.725 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.600      ; 8.243      ;
; -0.723 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 8.258      ;
; -0.718 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.237      ;
; -0.717 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.253      ;
; -0.707 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.605      ; 8.230      ;
; -0.706 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 8.241      ;
; -0.694 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.213      ;
; -0.667 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.187      ;
; -0.660 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.179      ;
; -0.650 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.169      ;
; -0.624 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.144      ;
; -0.590 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.126      ;
; -0.583 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.102      ;
; -0.574 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.094      ;
; -0.572 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.108      ;
; -0.569 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.089      ;
; -0.565 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 8.100      ;
; -0.562 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.600      ; 8.080      ;
; -0.562 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.605      ; 8.085      ;
; -0.555 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.075      ;
; -0.555 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.075      ;
; -0.553 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.073      ;
; -0.552 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.600      ; 8.070      ;
; -0.548 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 8.083      ;
; -0.543 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.063      ;
; -0.543 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 8.078      ;
; -0.532 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.052      ;
; -0.530 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.066      ;
; -0.526 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.045      ;
; -0.523 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 8.058      ;
; -0.519 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.605      ; 8.042      ;
; -0.516 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.052      ;
; -0.512 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.031      ;
; -0.510 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.029      ;
; -0.508 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.044      ;
; -0.506 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 8.041      ;
; -0.494 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.030      ;
; -0.494 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.030      ;
; -0.493 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 8.012      ;
; -0.486 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 8.006      ;
; -0.480 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 8.016      ;
; -0.479 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.999      ;
; -0.470 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.989      ;
; -0.467 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.987      ;
; -0.466 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.985      ;
; -0.455 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.975      ;
; -0.455 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.605      ; 7.978      ;
; -0.450 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.970      ;
; -0.445 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.964      ;
; -0.445 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.964      ;
; -0.441 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.605      ; 7.964      ;
; -0.439 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.958      ;
; -0.436 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.955      ;
; -0.434 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.954      ;
; -0.431 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.950      ;
; -0.428 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.947      ;
; -0.409 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 7.945      ;
; -0.402 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.921      ;
; -0.401 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.604      ; 7.923      ;
; -0.396 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.603      ; 7.917      ;
; -0.391 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.911      ;
; -0.391 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 7.927      ;
; -0.389 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.618      ; 7.925      ;
; -0.385 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 7.920      ;
; -0.384 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.604      ; 7.906      ;
; -0.381 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.605      ; 7.904      ;
; -0.374 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.605      ; 7.897      ;
; -0.369 ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.888      ;
; -0.367 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.887      ;
; -0.351 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.604      ; 7.873      ;
; -0.350 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.870      ;
; -0.350 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.602      ; 7.870      ;
; -0.343 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.617      ; 7.878      ;
; -0.338 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.600      ; 7.856      ;
; -0.334 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.604      ; 7.856      ;
; -0.333 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.600      ; 7.851      ;
; -0.330 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.601      ; 7.849      ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                         ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.235 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 3.693      ;
; 0.403 ; translate:TR1|video_mode.01  ; translate:TR1|video_mode.01   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; translate:TR1|video_mode.10  ; translate:TR1|video_mode.10   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; translate:TR1|video_mode.11  ; translate:TR1|video_mode.11   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.551 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.009      ;
; 0.697 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.155      ;
; 0.822 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.280      ;
; 0.963 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.421      ;
; 1.006 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.464      ;
; 1.063 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 4.520      ;
; 1.074 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.532      ;
; 1.165 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.623      ;
; 1.182 ; translate:TR1|video_mode.00  ; translate:TR1|video_mode.00   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.080      ; 1.448      ;
; 1.183 ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.641      ;
; 1.245 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 4.702      ;
; 1.258 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.716      ;
; 1.259 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.717      ;
; 1.279 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.737      ;
; 1.306 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 4.763      ;
; 1.337 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 4.794      ;
; 1.421 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.879      ;
; 1.467 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.925      ;
; 1.470 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.928      ;
; 1.505 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.963      ;
; 1.532 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 4.990      ;
; 1.544 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.001      ;
; 1.584 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.042      ;
; 1.584 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.042      ;
; 1.588 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.046      ;
; 1.626 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.083      ;
; 1.654 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.111      ;
; 1.656 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.114      ;
; 1.729 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.187      ;
; 1.744 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.217      ; 5.217      ;
; 1.764 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.222      ;
; 1.765 ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.223      ;
; 1.772 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.230      ;
; 1.784 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.242      ;
; 1.790 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.248      ;
; 1.803 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.259      ;
; 1.805 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.262      ;
; 1.812 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.270      ;
; 1.813 ; svga_sync:SVGA1|pixel_rw[0]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.269      ;
; 1.815 ; svga_sync:SVGA1|pixel_rw[1]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.271      ;
; 1.819 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.276      ;
; 1.836 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.293      ;
; 1.845 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.303      ;
; 1.846 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.304      ;
; 1.857 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.315      ;
; 1.866 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.218      ; 5.340      ;
; 1.870 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.328      ;
; 1.873 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.330      ;
; 1.894 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.351      ;
; 1.895 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.353      ;
; 1.897 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.354      ;
; 1.918 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.204      ; 5.378      ;
; 1.926 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.217      ; 5.399      ;
; 1.928 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.385      ;
; 1.937 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.393      ;
; 1.959 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.218      ; 5.433      ;
; 1.969 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.218      ; 5.443      ;
; 1.971 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.204      ; 5.431      ;
; 1.972 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.430      ;
; 1.978 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.435      ;
; 1.983 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.440      ;
; 1.985 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.441      ;
; 1.986 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.443      ;
; 1.987 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.217      ; 5.460      ;
; 1.988 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.204      ; 5.448      ;
; 1.998 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.454      ;
; 1.998 ; svga_sync:SVGA1|pixel_rw[0]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.454      ;
; 2.000 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.457      ;
; 2.005 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.462      ;
; 2.009 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.218      ; 5.483      ;
; 2.015 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.472      ;
; 2.015 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.472      ;
; 2.018 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.217      ; 5.491      ;
; 2.027 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.484      ;
; 2.032 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.218      ; 5.506      ;
; 2.038 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.494      ;
; 2.043 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.501      ;
; 2.044 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.501      ;
; 2.046 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.502      ;
; 2.068 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.525      ;
; 2.076 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.218      ; 5.550      ;
; 2.077 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.533      ;
; 2.093 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.550      ;
; 2.103 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.218      ; 5.577      ;
; 2.105 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.561      ;
; 2.109 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.203      ; 5.568      ;
; 2.114 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.572      ;
; 2.119 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.203      ; 5.578      ;
; 2.128 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.200      ; 5.584      ;
; 2.131 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.588      ;
; 2.132 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.204      ; 5.592      ;
; 2.143 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.600      ;
; 2.149 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.606      ;
; 2.150 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.203      ; 5.609      ;
; 2.155 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.202      ; 5.613      ;
; 2.156 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.201      ; 5.613      ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|main_loop.row_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|main_loop.row_count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|main_loop.row_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|main_loop.row_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|main_loop.row_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|main_loop.row_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[5]  ; svga_sync:SVGA1|main_loop.row_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|main_loop.row_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[7]  ; svga_sync:SVGA1|main_loop.row_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; svga_sync:SVGA1|main_loop.row_count[8]  ; svga_sync:SVGA1|main_loop.row_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.645 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.914      ;
; 0.657 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.925      ;
; 0.660 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.928      ;
; 0.661 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.929      ;
; 0.667 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.678 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.946      ;
; 0.684 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.952      ;
; 0.688 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.956      ;
; 0.689 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.957      ;
; 0.711 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.764 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.033      ;
; 0.775 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|pixel_col[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.843 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|pixel_col[5]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.110      ;
; 0.848 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.116      ;
; 0.848 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.116      ;
; 0.912 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|pixel_rw[2]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.183      ;
; 0.973 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.242      ;
; 0.978 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.246      ;
; 0.987 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.255      ;
; 0.992 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.260      ;
; 0.992 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.260      ;
; 0.994 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.262      ;
; 0.995 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.263      ;
; 0.997 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.265      ;
; 0.998 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|pixel_col[1]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.265      ;
; 0.999 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.267      ;
; 1.002 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.270      ;
; 1.010 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.278      ;
; 1.016 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.284      ;
; 1.035 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|pixel_col[2]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.302      ;
; 1.045 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|pixel_col[7]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.312      ;
; 1.051 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|pixel_col[3]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.318      ;
; 1.053 ; svga_sync:SVGA1|main_loop.row_count[5]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.321      ;
; 1.054 ; svga_sync:SVGA1|main_loop.col_count[10] ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.322      ;
; 1.095 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.363      ;
; 1.099 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.367      ;
; 1.104 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.372      ;
; 1.106 ; svga_sync:SVGA1|main_loop.row_count[7]  ; svga_sync:SVGA1|pixel_rw[7]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.376      ;
; 1.113 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.381      ;
; 1.116 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.118 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|pixel_rw[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.388      ;
; 1.118 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.386      ;
; 1.121 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.389      ;
; 1.123 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.124 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|pixel_rw[3]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.394      ;
; 1.125 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.128 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.396      ;
; 1.131 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.134 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.136 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.404      ;
; 1.143 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|pixel_rw[6]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.414      ;
; 1.144 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|pixel_rw[1]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.415      ;
; 1.149 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.185 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|pixel_rw[9]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.456      ;
; 1.212 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.481      ;
; 1.230 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.498      ;
; 1.242 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.510      ;
; 1.246 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.514      ;
; 1.249 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.517      ;
; 1.249 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.517      ;
; 1.251 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.519      ;
; 1.254 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.522      ;
; 1.257 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.275 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.293 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|pixel_col[4]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.330 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|pixel_rw[0]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.601      ;
; 1.351 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.619      ;
; 1.356 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.624      ;
; 1.370 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.638      ;
; 1.372 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.640      ;
; 1.375 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.643      ;
; 1.375 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.643      ;
; 1.387 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|video_on_h              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.656      ;
; 1.407 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.675      ;
; 1.407 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.675      ;
; 1.407 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.675      ;
; 1.423 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.457 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.725      ;
; 1.458 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.726      ;
; 1.477 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.745      ;
; 1.479 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.748      ;
; 1.482 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.750      ;
; 1.492 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|pixel_col[9]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.759      ;
; 1.496 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.764      ;
; 1.498 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.766      ;
; 1.506 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|video_on_h              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.775      ;
; 1.528 ; svga_sync:SVGA1|main_loop.row_count[5]  ; svga_sync:SVGA1|main_loop.row_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.796      ;
; 1.529 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.797      ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 80.35 MHz  ; 80.35 MHz       ; CLOCK_50                                         ;      ;
; 272.55 MHz ; 272.55 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -1.517 ; -8.698        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; -1.417 ; -54.649       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 0.260 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.734  ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 12.211 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                          ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.517 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 8.701      ;
; -1.174 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 8.375      ;
; -1.043 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 8.227      ;
; -1.013 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 8.214      ;
; -0.855 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 8.041      ;
; -0.779 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.964      ;
; -0.732 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.918      ;
; -0.656 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.841      ;
; -0.615 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.801      ;
; -0.596 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.782      ;
; -0.574 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.758      ;
; -0.567 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.753      ;
; -0.561 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.745      ;
; -0.552 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.738      ;
; -0.542 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.728      ;
; -0.539 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.724      ;
; -0.538 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.722      ;
; -0.525 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.709      ;
; -0.520 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.705      ;
; -0.500 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.701      ;
; -0.498 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.264      ; 7.681      ;
; -0.491 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.676      ;
; -0.485 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.264      ; 7.668      ;
; -0.475 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.674      ;
; -0.471 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.672      ;
; -0.466 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.270      ; 7.655      ;
; -0.462 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.661      ;
; -0.429 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.615      ;
; -0.419 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.605      ;
; -0.414 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.598      ;
; -0.401 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.586      ;
; -0.390 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.575      ;
; -0.378 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.564      ;
; -0.378 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.562      ;
; -0.377 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.578      ;
; -0.348 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.549      ;
; -0.343 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.270      ; 7.532      ;
; -0.338 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.264      ; 7.521      ;
; -0.325 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.509      ;
; -0.325 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.511      ;
; -0.315 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.514      ;
; -0.312 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.498      ;
; -0.302 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.501      ;
; -0.295 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.481      ;
; -0.295 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.494      ;
; -0.293 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.479      ;
; -0.289 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.488      ;
; -0.283 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.270      ; 7.472      ;
; -0.282 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.481      ;
; -0.271 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.455      ;
; -0.267 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.452      ;
; -0.267 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.452      ;
; -0.264 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.450      ;
; -0.260 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.461      ;
; -0.258 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.442      ;
; -0.255 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.441      ;
; -0.254 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.440      ;
; -0.254 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.439      ;
; -0.249 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.434      ;
; -0.241 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.442      ;
; -0.231 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.432      ;
; -0.230 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.415      ;
; -0.226 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.270      ; 7.415      ;
; -0.222 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.406      ;
; -0.219 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.404      ;
; -0.218 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.403      ;
; -0.218 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.419      ;
; -0.215 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.401      ;
; -0.212 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.413      ;
; -0.212 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.413      ;
; -0.209 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.393      ;
; -0.207 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.270      ; 7.396      ;
; -0.199 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.400      ;
; -0.198 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.384      ;
; -0.188 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.374      ;
; -0.183 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.384      ;
; -0.182 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.367      ;
; -0.178 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.270      ; 7.367      ;
; -0.174 ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.359      ;
; -0.170 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.282      ; 7.371      ;
; -0.169 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.355      ;
; -0.169 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.268      ; 7.356      ;
; -0.160 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.270      ; 7.349      ;
; -0.156 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.268      ; 7.343      ;
; -0.154 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.338      ;
; -0.151 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.268      ; 7.338      ;
; -0.150 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.335      ;
; -0.148 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.332      ;
; -0.146 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.268      ; 7.333      ;
; -0.144 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.330      ;
; -0.142 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.326      ;
; -0.142 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.341      ;
; -0.138 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.324      ;
; -0.138 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.324      ;
; -0.138 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.268      ; 7.325      ;
; -0.135 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.280      ; 7.334      ;
; -0.131 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.266      ; 7.316      ;
; -0.119 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.281      ; 7.319      ;
; -0.119 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.267      ; 7.305      ;
; -0.111 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.265      ; 7.295      ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.417 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.527     ; 3.870      ;
; -1.401 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.855      ;
; -1.371 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.825      ;
; -1.369 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.513     ; 3.836      ;
; -1.368 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.822      ;
; -1.367 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.521     ; 3.826      ;
; -1.362 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.534     ; 3.808      ;
; -1.356 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.810      ;
; -1.352 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.510     ; 3.822      ;
; -1.324 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.513     ; 3.791      ;
; -1.323 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.522     ; 3.781      ;
; -1.323 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.777      ;
; -1.224 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.527     ; 3.677      ;
; -1.217 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.510     ; 3.687      ;
; -1.208 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.506     ; 3.682      ;
; -1.196 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.521     ; 3.655      ;
; -1.196 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.534     ; 3.642      ;
; -1.186 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.640      ;
; -1.181 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.635      ;
; -1.172 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.640      ;
; -1.166 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.527     ; 3.619      ;
; -1.166 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.510     ; 3.636      ;
; -1.158 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.522     ; 3.616      ;
; -1.149 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.513     ; 3.616      ;
; -1.148 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.602      ;
; -1.144 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.527     ; 3.597      ;
; -1.139 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.519     ; 3.600      ;
; -1.138 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.505     ; 3.613      ;
; -1.137 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.523     ; 3.594      ;
; -1.132 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.505     ; 3.607      ;
; -1.127 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.508     ; 3.599      ;
; -1.125 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.593      ;
; -1.098 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.552      ;
; -1.075 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.520     ; 3.535      ;
; -1.073 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.506     ; 3.547      ;
; -1.064 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.519     ; 3.525      ;
; -1.053 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.524     ; 3.509      ;
; -1.045 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.521     ; 3.504      ;
; -1.045 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.534     ; 3.491      ;
; -1.022 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.506     ; 3.496      ;
; -1.014 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.482      ;
; -1.007 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.522     ; 3.465      ;
; -1.003 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.505     ; 3.478      ;
; -0.997 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.505     ; 3.472      ;
; -0.992 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.508     ; 3.464      ;
; -0.977 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.514     ; 3.443      ;
; -0.975 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.517     ; 3.438      ;
; -0.962 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.527     ; 3.415      ;
; -0.961 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.507     ; 3.434      ;
; -0.957 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.511     ; 3.426      ;
; -0.955 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.496     ; 3.439      ;
; -0.952 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.505     ; 3.427      ;
; -0.950 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.418      ;
; -0.947 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.415      ;
; -0.946 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.505     ; 3.421      ;
; -0.945 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a38~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.504     ; 3.421      ;
; -0.944 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a39~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.499     ; 3.425      ;
; -0.941 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a34~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.500     ; 3.421      ;
; -0.941 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.508     ; 3.413      ;
; -0.935 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a32~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.502     ; 3.413      ;
; -0.934 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.511     ; 3.403      ;
; -0.933 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.523     ; 3.390      ;
; -0.929 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.519     ; 3.390      ;
; -0.905 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a37~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.494     ; 3.391      ;
; -0.905 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.520     ; 3.365      ;
; -0.904 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.524     ; 3.360      ;
; -0.884 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a56~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.518     ; 3.346      ;
; -0.870 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.504     ; 3.346      ;
; -0.861 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a60~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.517     ; 3.324      ;
; -0.859 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.527     ; 3.312      ;
; -0.857 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a58~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.517     ; 3.320      ;
; -0.850 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.318      ;
; -0.830 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.523     ; 3.287      ;
; -0.824 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a51~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.502     ; 3.302      ;
; -0.818 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a59~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.516     ; 3.282      ;
; -0.816 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a56~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.518     ; 3.278      ;
; -0.802 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.520     ; 3.262      ;
; -0.793 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a60~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.517     ; 3.256      ;
; -0.789 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a58~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.517     ; 3.252      ;
; -0.788 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.504     ; 3.264      ;
; -0.771 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.517     ; 3.234      ;
; -0.760 ; translate:TR1|address_out[7]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.511     ; 3.229      ;
; -0.758 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a62~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.503     ; 3.235      ;
; -0.757 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.514     ; 3.223      ;
; -0.753 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.511     ; 3.222      ;
; -0.753 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.524     ; 3.209      ;
; -0.750 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a59~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.516     ; 3.214      ;
; -0.743 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.504     ; 3.219      ;
; -0.742 ; translate:TR1|address_out[3]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.495     ; 3.227      ;
; -0.735 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.504     ; 3.211      ;
; -0.734 ; translate:TR1|address_out[1]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a56~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.503     ; 3.211      ;
; -0.730 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.511     ; 3.199      ;
; -0.727 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.195      ;
; -0.714 ; translate:TR1|address_out[7]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.182      ;
; -0.713 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.507     ; 3.186      ;
; -0.713 ; translate:TR1|address_out[3]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.493     ; 3.200      ;
; -0.707 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.496     ; 3.191      ;
; -0.704 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.514     ; 3.170      ;
; -0.699 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.512     ; 3.167      ;
; -0.697 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a38~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.504     ; 3.173      ;
+--------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                          ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.260 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 3.299      ;
; 0.354 ; translate:TR1|video_mode.01  ; translate:TR1|video_mode.01   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; translate:TR1|video_mode.10  ; translate:TR1|video_mode.10   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; translate:TR1|video_mode.11  ; translate:TR1|video_mode.11   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.558 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 3.597      ;
; 0.666 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 3.705      ;
; 0.784 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 3.823      ;
; 0.915 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 3.954      ;
; 0.971 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.010      ;
; 1.013 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.051      ;
; 1.067 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.106      ;
; 1.081 ; translate:TR1|video_mode.00  ; translate:TR1|video_mode.00   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.072      ; 1.324      ;
; 1.135 ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.174      ;
; 1.166 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.205      ;
; 1.199 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.238      ;
; 1.200 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.238      ;
; 1.248 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.286      ;
; 1.253 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.292      ;
; 1.253 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.292      ;
; 1.269 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.307      ;
; 1.374 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.413      ;
; 1.385 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.424      ;
; 1.394 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.433      ;
; 1.439 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.478      ;
; 1.472 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.511      ;
; 1.504 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.543      ;
; 1.504 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.543      ;
; 1.532 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.571      ;
; 1.546 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.584      ;
; 1.551 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.590      ;
; 1.551 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.590      ;
; 1.600 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.639      ;
; 1.616 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.812      ; 4.669      ;
; 1.624 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.663      ;
; 1.637 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.676      ;
; 1.657 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.696      ;
; 1.668 ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.707      ;
; 1.670 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.709      ;
; 1.676 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.796      ; 4.713      ;
; 1.701 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.740      ;
; 1.707 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.746      ;
; 1.707 ; svga_sync:SVGA1|pixel_rw[1]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.745      ;
; 1.725 ; svga_sync:SVGA1|pixel_rw[0]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.763      ;
; 1.733 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.771      ;
; 1.740 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.813      ; 4.794      ;
; 1.756 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.795      ;
; 1.756 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.795      ;
; 1.758 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.797      ;
; 1.772 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.811      ;
; 1.777 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.816      ;
; 1.781 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.819      ;
; 1.784 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.822      ;
; 1.801 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.840      ;
; 1.802 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.841      ;
; 1.802 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.840      ;
; 1.803 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.812      ; 4.856      ;
; 1.815 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.854      ;
; 1.818 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.857      ;
; 1.822 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.860      ;
; 1.844 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.882      ;
; 1.851 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.812      ; 4.904      ;
; 1.857 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.896      ;
; 1.860 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.801      ; 4.902      ;
; 1.861 ; svga_sync:SVGA1|pixel_rw[0]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.899      ;
; 1.863 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.796      ; 4.900      ;
; 1.867 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.905      ;
; 1.871 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.910      ;
; 1.872 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.812      ; 4.925      ;
; 1.876 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.915      ;
; 1.877 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.916      ;
; 1.879 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.917      ;
; 1.888 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.813      ; 4.942      ;
; 1.898 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.813      ; 4.952      ;
; 1.902 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.940      ;
; 1.911 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.796      ; 4.948      ;
; 1.912 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.951      ;
; 1.921 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.813      ; 4.975      ;
; 1.921 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.801      ; 4.963      ;
; 1.922 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.960      ;
; 1.923 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.961      ;
; 1.926 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.801      ; 4.968      ;
; 1.930 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 4.968      ;
; 1.931 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.970      ;
; 1.932 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.796      ; 4.969      ;
; 1.940 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 4.979      ;
; 1.940 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.801      ; 4.982      ;
; 1.941 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.813      ; 4.995      ;
; 1.960 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.813      ; 5.014      ;
; 1.971 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.800      ; 5.012      ;
; 1.972 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 5.011      ;
; 1.974 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 5.012      ;
; 1.974 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 5.012      ;
; 1.977 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.813      ; 5.031      ;
; 1.981 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 5.020      ;
; 1.990 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 5.029      ;
; 1.997 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.798      ; 5.036      ;
; 1.997 ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 5.035      ;
; 1.999 ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.813      ; 5.053      ;
; 1.999 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.800      ; 5.040      ;
; 2.001 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.797      ; 5.039      ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.353 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|main_loop.row_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|main_loop.row_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; svga_sync:SVGA1|main_loop.row_count[7]  ; svga_sync:SVGA1|main_loop.row_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; svga_sync:SVGA1|main_loop.row_count[8]  ; svga_sync:SVGA1|main_loop.row_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|main_loop.row_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|main_loop.row_count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|main_loop.row_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|main_loop.row_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; svga_sync:SVGA1|main_loop.row_count[5]  ; svga_sync:SVGA1|main_loop.row_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|main_loop.row_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.597 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.842      ;
; 0.602 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.609 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.853      ;
; 0.618 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.862      ;
; 0.624 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.629 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.629 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.642 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.702 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.947      ;
; 0.719 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|pixel_col[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.775 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.019      ;
; 0.775 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.019      ;
; 0.782 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|pixel_col[5]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.025      ;
; 0.837 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|pixel_rw[2]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.084      ;
; 0.889 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.892 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.136      ;
; 0.896 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.140      ;
; 0.897 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.141      ;
; 0.901 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.903 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.147      ;
; 0.904 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.148      ;
; 0.907 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.151      ;
; 0.908 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.152      ;
; 0.910 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.154      ;
; 0.917 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.161      ;
; 0.917 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.161      ;
; 0.927 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|pixel_col[1]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.170      ;
; 0.953 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|pixel_col[2]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.196      ;
; 0.954 ; svga_sync:SVGA1|main_loop.col_count[10] ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.198      ;
; 0.956 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|pixel_col[3]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.199      ;
; 0.967 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|pixel_col[7]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.210      ;
; 0.973 ; svga_sync:SVGA1|main_loop.row_count[5]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.217      ;
; 0.988 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.232      ;
; 0.999 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.243      ;
; 1.002 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.246      ;
; 1.003 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.247      ;
; 1.006 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.250      ;
; 1.014 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.258      ;
; 1.016 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.260      ;
; 1.017 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.261      ;
; 1.018 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.262      ;
; 1.020 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.264      ;
; 1.027 ; svga_sync:SVGA1|main_loop.row_count[7]  ; svga_sync:SVGA1|pixel_rw[7]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.273      ;
; 1.027 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.271      ;
; 1.042 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|pixel_rw[3]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.289      ;
; 1.043 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|pixel_rw[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.290      ;
; 1.048 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.052 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.066 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|pixel_rw[6]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.312      ;
; 1.067 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|pixel_rw[1]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.314      ;
; 1.101 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|pixel_rw[9]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.347      ;
; 1.109 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.353      ;
; 1.111 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.356      ;
; 1.113 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.357      ;
; 1.117 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.361      ;
; 1.119 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.363      ;
; 1.126 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.370      ;
; 1.127 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.371      ;
; 1.128 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.130 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.171 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|pixel_col[4]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.414      ;
; 1.174 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.208 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.452      ;
; 1.219 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.463      ;
; 1.224 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|pixel_rw[0]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.471      ;
; 1.226 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.470      ;
; 1.227 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.471      ;
; 1.229 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.473      ;
; 1.237 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.481      ;
; 1.270 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|video_on_h              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.515      ;
; 1.289 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.289 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.533      ;
; 1.294 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.538      ;
; 1.304 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.548      ;
; 1.314 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.558      ;
; 1.315 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.318 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.562      ;
; 1.336 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.580      ;
; 1.337 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|pixel_col[9]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.580      ;
; 1.347 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.592      ;
; 1.351 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.595      ;
; 1.374 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.618      ;
; 1.376 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|video_on_h              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.621      ;
; 1.384 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|main_loop.row_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.628      ;
; 1.389 ; svga_sync:SVGA1|main_loop.row_count[8]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.633      ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 1.114 ; 0.000         ;
; CLOCK_50                                         ; 1.429 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -0.177 ; -0.177        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.181  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.396  ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 12.251 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.114 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.223      ;
; 1.126 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.211      ;
; 1.132 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 2.214      ;
; 1.166 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.614     ; 2.179      ;
; 1.179 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.623     ; 2.157      ;
; 1.197 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.623     ; 2.139      ;
; 1.201 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.136      ;
; 1.209 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.115      ;
; 1.218 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.106      ;
; 1.219 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.620     ; 2.120      ;
; 1.219 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.118      ;
; 1.228 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.620     ; 2.111      ;
; 1.244 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.093      ;
; 1.246 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.614     ; 2.099      ;
; 1.253 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.084      ;
; 1.253 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.084      ;
; 1.258 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 2.088      ;
; 1.260 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.619     ; 2.080      ;
; 1.262 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.075      ;
; 1.265 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.072      ;
; 1.271 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 2.075      ;
; 1.274 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.063      ;
; 1.280 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 2.066      ;
; 1.297 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.027      ;
; 1.298 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.610     ; 2.051      ;
; 1.307 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.620     ; 2.032      ;
; 1.309 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.619     ; 2.031      ;
; 1.327 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.623     ; 2.009      ;
; 1.332 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a47~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 2.005      ;
; 1.342 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.608     ; 2.009      ;
; 1.343 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.612     ; 2.004      ;
; 1.348 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.609     ; 2.002      ;
; 1.348 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 1.989      ;
; 1.349 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 1.988      ;
; 1.367 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.618     ; 1.974      ;
; 1.374 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.614     ; 1.971      ;
; 1.378 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.610     ; 1.971      ;
; 1.392 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a57~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.619     ; 1.948      ;
; 1.393 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.615     ; 1.951      ;
; 1.397 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 1.949      ;
; 1.397 ; translate:TR1|address_out[7]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.612     ; 1.950      ;
; 1.403 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.625     ; 1.931      ;
; 1.406 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 1.940      ;
; 1.411 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.615     ; 1.933      ;
; 1.412 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.625     ; 1.922      ;
; 1.416 ; translate:TR1|address_out[7]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 1.930      ;
; 1.417 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a56~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.618     ; 1.924      ;
; 1.422 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.608     ; 1.929      ;
; 1.423 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.612     ; 1.924      ;
; 1.428 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.609     ; 1.922      ;
; 1.431 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a60~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.617     ; 1.911      ;
; 1.433 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 1.913      ;
; 1.441 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a58~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.616     ; 1.902      ;
; 1.442 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 1.904      ;
; 1.448 ; translate:TR1|address_out[11] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.624     ; 1.887      ;
; 1.449 ; translate:TR1|address_out[0]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.611     ; 1.899      ;
; 1.454 ; translate:TR1|address_out[10] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.604     ; 1.901      ;
; 1.455 ; translate:TR1|address_out[0]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.611     ; 1.893      ;
; 1.459 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 1.878      ;
; 1.460 ; translate:TR1|address_out[2]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.611     ; 1.888      ;
; 1.466 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a56~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.618     ; 1.875      ;
; 1.468 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a59~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.616     ; 1.875      ;
; 1.477 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a51~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.602     ; 1.880      ;
; 1.478 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.618     ; 1.863      ;
; 1.478 ; translate:TR1|address_out[5]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.597     ; 1.884      ;
; 1.480 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a60~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.617     ; 1.862      ;
; 1.483 ; translate:TR1|address_out[2]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.612     ; 1.864      ;
; 1.484 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.610     ; 1.865      ;
; 1.486 ; translate:TR1|address_out[3]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a53~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.603     ; 1.870      ;
; 1.490 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a58~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.616     ; 1.853      ;
; 1.491 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.625     ; 1.843      ;
; 1.492 ; translate:TR1|address_out[5]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a59~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.606     ; 1.861      ;
; 1.493 ; translate:TR1|address_out[4]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 1.853      ;
; 1.494 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 1.852      ;
; 1.499 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.606     ; 1.854      ;
; 1.499 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a48~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.607     ; 1.853      ;
; 1.500 ; translate:TR1|address_out[4]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.612     ; 1.847      ;
; 1.500 ; translate:TR1|address_out[3]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a54~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.601     ; 1.858      ;
; 1.502 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a22~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.610     ; 1.847      ;
; 1.504 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.608     ; 1.847      ;
; 1.505 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.602     ; 1.852      ;
; 1.506 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a55~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.610     ; 1.843      ;
; 1.511 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a38~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.604     ; 1.844      ;
; 1.511 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.622     ; 1.826      ;
; 1.513 ; translate:TR1|address_out[0]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.611     ; 1.835      ;
; 1.516 ; translate:TR1|address_out[4]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.612     ; 1.831      ;
; 1.517 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a59~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.616     ; 1.826      ;
; 1.521 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.613     ; 1.825      ;
; 1.522 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.608     ; 1.829      ;
; 1.524 ; translate:TR1|address_out[4]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a24~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.612     ; 1.823      ;
; 1.525 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.598     ; 1.836      ;
; 1.526 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a34~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.600     ; 1.833      ;
; 1.526 ; translate:TR1|address_out[1]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a56~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.607     ; 1.826      ;
; 1.527 ; translate:TR1|address_out[5]  ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a52~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.598     ; 1.834      ;
; 1.528 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.607     ; 1.824      ;
; 1.530 ; translate:TR1|address_out[13] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.618     ; 1.811      ;
; 1.530 ; translate:TR1|address_out[12] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a49~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.600     ; 1.829      ;
; 1.532 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a39~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.600     ; 1.827      ;
; 1.532 ; translate:TR1|address_out[14] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.610     ; 1.817      ;
; 1.532 ; translate:TR1|address_out[15] ; de2_picture:PIC1|altsyncram:data_rtl_0|altsyncram_b271:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK_50     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.606     ; 1.821      ;
+-------+-------------------------------+--------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                         ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 1.429 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.919      ;
; 1.607 ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.741      ;
; 1.608 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.752      ;
; 1.625 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.735      ;
; 2.051 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.298      ;
; 2.051 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.298      ;
; 2.058 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.291      ;
; 2.110 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.239      ;
; 2.110 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.239      ;
; 2.117 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.232      ;
; 2.118 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.231      ;
; 2.163 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.197      ;
; 2.175 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.185      ;
; 2.177 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.172      ;
; 2.207 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.142      ;
; 2.208 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.141      ;
; 2.211 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.138      ;
; 2.211 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.138      ;
; 2.212 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.148      ;
; 2.218 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.131      ;
; 2.219 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.130      ;
; 2.219 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.141      ;
; 2.222 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.126      ;
; 2.230 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.130      ;
; 2.232 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.116      ;
; 2.232 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.116      ;
; 2.232 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.128      ;
; 2.237 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.123      ;
; 2.238 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.110      ;
; 2.239 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.121      ;
; 2.239 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.121      ;
; 2.249 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.110      ;
; 2.249 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.110      ;
; 2.251 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.444      ; 4.100      ;
; 2.251 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.109      ;
; 2.251 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.444      ; 4.100      ;
; 2.252 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.097      ;
; 2.255 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.104      ;
; 2.258 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.444      ; 4.093      ;
; 2.266 ; svga_sync:SVGA1|pixel_rw[0]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.082      ;
; 2.267 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.082      ;
; 2.270 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.089      ;
; 2.270 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.089      ;
; 2.276 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.083      ;
; 2.278 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.071      ;
; 2.278 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.071      ;
; 2.281 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.067      ;
; 2.282 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.077      ;
; 2.282 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.077      ;
; 2.283 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.066      ;
; 2.285 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.064      ;
; 2.288 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.071      ;
; 2.291 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.057      ;
; 2.291 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.057      ;
; 2.297 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.051      ;
; 2.298 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.051      ;
; 2.304 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.056      ;
; 2.305 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.044      ;
; 2.308 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.041      ;
; 2.308 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.041      ;
; 2.311 ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.038      ;
; 2.313 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.035      ;
; 2.314 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.034      ;
; 2.314 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.034      ;
; 2.315 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.034      ;
; 2.316 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.444      ; 4.035      ;
; 2.316 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.444      ; 4.035      ;
; 2.318 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.444      ; 4.033      ;
; 2.320 ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.028      ;
; 2.323 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.444      ; 4.028      ;
; 2.325 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.035      ;
; 2.326 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.023      ;
; 2.327 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 4.021      ;
; 2.328 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.443      ; 4.022      ;
; 2.330 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.029      ;
; 2.331 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.443      ; 4.019      ;
; 2.331 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.443      ; 4.019      ;
; 2.333 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 4.016      ;
; 2.337 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 4.023      ;
; 2.338 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.443      ; 4.012      ;
; 2.351 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 4.008      ;
; 2.361 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 3.988      ;
; 2.363 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 3.996      ;
; 2.364 ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 3.984      ;
; 2.368 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 3.981      ;
; 2.369 ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 3.980      ;
; 2.372 ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 3.976      ;
; 2.375 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 3.974      ;
; 2.379 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 3.970      ;
; 2.380 ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.453      ; 3.980      ;
; 2.382 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 3.966      ;
; 2.383 ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[15] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.452      ; 3.976      ;
; 2.383 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.444      ; 3.968      ;
; 2.384 ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 3.965      ;
; 2.384 ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 3.965      ;
; 2.386 ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 3.962      ;
; 2.391 ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.442      ; 3.958      ;
; 2.392 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 3.956      ;
; 2.392 ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 3.956      ;
; 2.392 ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.441      ; 3.956      ;
+-------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                           ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.177 ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 1.740      ;
; -0.054 ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 1.863      ;
; 0.001  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 1.918      ;
; 0.083  ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.000      ;
; 0.176  ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.093      ;
; 0.178  ; translate:TR1|video_mode.01  ; translate:TR1|video_mode.01   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; translate:TR1|video_mode.10  ; translate:TR1|video_mode.10   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; translate:TR1|video_mode.11  ; translate:TR1|video_mode.11   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.191  ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.107      ;
; 0.192  ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.108      ;
; 0.230  ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.147      ;
; 0.231  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.148      ;
; 0.254  ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.170      ;
; 0.266  ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.182      ;
; 0.317  ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.233      ;
; 0.348  ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.264      ;
; 0.363  ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.280      ;
; 0.364  ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.280      ;
; 0.376  ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.293      ;
; 0.380  ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.297      ;
; 0.390  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.307      ;
; 0.392  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.309      ;
; 0.421  ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.337      ;
; 0.422  ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.338      ;
; 0.424  ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.340      ;
; 0.429  ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.346      ;
; 0.482  ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.399      ;
; 0.484  ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.400      ;
; 0.485  ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.402      ;
; 0.492  ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.408      ;
; 0.493  ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.409      ;
; 0.494  ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.410      ;
; 0.506  ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.423      ;
; 0.515  ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.432      ;
; 0.519  ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.436      ;
; 0.524  ; translate:TR1|video_mode.00  ; translate:TR1|video_mode.00   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.045      ; 0.653      ;
; 0.531  ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.448      ;
; 0.540  ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.457      ;
; 0.547  ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.463      ;
; 0.547  ; svga_sync:SVGA1|pixel_col[3] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.464      ;
; 0.557  ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.772      ; 2.483      ;
; 0.563  ; svga_sync:SVGA1|pixel_rw[0]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.478      ;
; 0.564  ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.479      ;
; 0.565  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.481      ;
; 0.574  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.491      ;
; 0.574  ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.491      ;
; 0.575  ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.491      ;
; 0.578  ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.494      ;
; 0.580  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.497      ;
; 0.581  ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.497      ;
; 0.581  ; svga_sync:SVGA1|pixel_rw[1]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.496      ;
; 0.589  ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.773      ; 2.516      ;
; 0.593  ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.508      ;
; 0.594  ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.510      ;
; 0.600  ; svga_sync:SVGA1|pixel_rw[3]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.516      ;
; 0.606  ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.522      ;
; 0.607  ; svga_sync:SVGA1|pixel_rw[0]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.522      ;
; 0.608  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.524      ;
; 0.616  ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.533      ;
; 0.617  ; svga_sync:SVGA1|pixel_rw[9]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.533      ;
; 0.620  ; svga_sync:SVGA1|pixel_col[0] ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.537      ;
; 0.628  ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.544      ;
; 0.628  ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.543      ;
; 0.639  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.773      ; 2.566      ;
; 0.650  ; svga_sync:SVGA1|pixel_col[6] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.567      ;
; 0.651  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.567      ;
; 0.654  ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.570      ;
; 0.655  ; svga_sync:SVGA1|pixel_rw[8]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.571      ;
; 0.659  ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.574      ;
; 0.663  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.579      ;
; 0.675  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.591      ;
; 0.677  ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.593      ;
; 0.688  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.764      ; 2.606      ;
; 0.688  ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.604      ;
; 0.692  ; svga_sync:SVGA1|pixel_col[1] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.608      ;
; 0.693  ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.772      ; 2.619      ;
; 0.694  ; svga_sync:SVGA1|pixel_col[2] ; translate:TR1|address_out[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.611      ;
; 0.696  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.773      ; 2.623      ;
; 0.696  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.773      ; 2.623      ;
; 0.698  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|blank_out       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.614      ;
; 0.704  ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.619      ;
; 0.706  ; svga_sync:SVGA1|pixel_col[9] ; translate:TR1|address_out[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.622      ;
; 0.711  ; svga_sync:SVGA1|pixel_rw[2]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.627      ;
; 0.720  ; svga_sync:SVGA1|pixel_rw[1]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.635      ;
; 0.722  ; svga_sync:SVGA1|pixel_rw[7]  ; translate:TR1|address_out[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.637      ;
; 0.725  ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.642      ;
; 0.725  ; svga_sync:SVGA1|pixel_col[4] ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.773      ; 2.652      ;
; 0.728  ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.772      ; 2.654      ;
; 0.733  ; svga_sync:SVGA1|pixel_rw[4]  ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.648      ;
; 0.735  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.651      ;
; 0.736  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.652      ;
; 0.738  ; svga_sync:SVGA1|pixel_col[8] ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.654      ;
; 0.738  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.764      ; 2.656      ;
; 0.739  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.763      ; 2.656      ;
; 0.740  ; svga_sync:SVGA1|pixel_rw[6]  ; translate:TR1|address_out[14] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.772      ; 2.666      ;
; 0.741  ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.657      ;
; 0.742  ; svga_sync:SVGA1|pixel_col[5] ; translate:TR1|address_out[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.764      ; 2.660      ;
; 0.746  ; svga_sync:SVGA1|pixel_rw[5]  ; translate:TR1|address_out[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.662      ;
; 0.748  ; svga_sync:SVGA1|pixel_rw[1]  ; translate:TR1|address_out[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.761      ; 2.663      ;
; 0.748  ; svga_sync:SVGA1|pixel_col[7] ; translate:TR1|address_out[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.762      ; 2.664      ;
+--------+------------------------------+-------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|main_loop.row_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|main_loop.row_count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|main_loop.row_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|main_loop.row_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|main_loop.row_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|main_loop.row_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[5]  ; svga_sync:SVGA1|main_loop.row_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|main_loop.row_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[7]  ; svga_sync:SVGA1|main_loop.row_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; svga_sync:SVGA1|main_loop.row_count[8]  ; svga_sync:SVGA1|main_loop.row_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.290 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.416      ;
; 0.300 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.304 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.311 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.437      ;
; 0.315 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.441      ;
; 0.315 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.441      ;
; 0.317 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.443      ;
; 0.327 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.453      ;
; 0.337 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|pixel_col[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.462      ;
; 0.345 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.471      ;
; 0.368 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|pixel_col[5]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.493      ;
; 0.390 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.516      ;
; 0.390 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.516      ;
; 0.418 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|pixel_rw[2]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.547      ;
; 0.436 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|pixel_col[1]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.561      ;
; 0.437 ; svga_sync:SVGA1|main_loop.row_count[2]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.564      ;
; 0.449 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.451 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|pixel_col[2]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.458 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|pixel_col[7]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|pixel_col[3]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.461 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.592      ;
; 0.467 ; svga_sync:SVGA1|main_loop.row_count[5]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.594      ;
; 0.472 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.598      ;
; 0.475 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.601      ;
; 0.476 ; svga_sync:SVGA1|main_loop.col_count[10] ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.602      ;
; 0.498 ; svga_sync:SVGA1|main_loop.row_count[7]  ; svga_sync:SVGA1|pixel_rw[7]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.626      ;
; 0.506 ; svga_sync:SVGA1|main_loop.row_count[3]  ; svga_sync:SVGA1|pixel_rw[3]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.634      ;
; 0.506 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|pixel_rw[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.634      ;
; 0.510 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.637      ;
; 0.512 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.640      ;
; 0.516 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|pixel_rw[6]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.645      ;
; 0.517 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; svga_sync:SVGA1|main_loop.row_count[1]  ; svga_sync:SVGA1|pixel_rw[1]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.647      ;
; 0.524 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.651      ;
; 0.527 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.654      ;
; 0.530 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.531 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.657      ;
; 0.532 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.535 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|pixel_rw[9]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.664      ;
; 0.535 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.661      ;
; 0.538 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.664      ;
; 0.543 ; svga_sync:SVGA1|main_loop.col_count[6]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.669      ;
; 0.569 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|pixel_col[4]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.694      ;
; 0.578 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.705      ;
; 0.583 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.709      ;
; 0.590 ; svga_sync:SVGA1|main_loop.col_count[5]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.716      ;
; 0.593 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.719      ;
; 0.595 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.721      ;
; 0.596 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.722      ;
; 0.597 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.723      ;
; 0.598 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.724      ;
; 0.601 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.727      ;
; 0.602 ; svga_sync:SVGA1|main_loop.row_count[0]  ; svga_sync:SVGA1|pixel_rw[0]             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.731      ;
; 0.636 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.763      ;
; 0.643 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|video_on_h              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.769      ;
; 0.646 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.772      ;
; 0.648 ; svga_sync:SVGA1|main_loop.row_count[4]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.774      ;
; 0.649 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.775      ;
; 0.649 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.775      ;
; 0.649 ; svga_sync:SVGA1|main_loop.col_count[1]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.775      ;
; 0.659 ; svga_sync:SVGA1|main_loop.col_count[3]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.785      ;
; 0.660 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.786      ;
; 0.661 ; svga_sync:SVGA1|main_loop.col_count[2]  ; svga_sync:SVGA1|main_loop.col_count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.787      ;
; 0.663 ; svga_sync:SVGA1|main_loop.col_count[0]  ; svga_sync:SVGA1|main_loop.col_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.789      ;
; 0.667 ; svga_sync:SVGA1|main_loop.col_count[9]  ; svga_sync:SVGA1|pixel_col[9]            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.792      ;
; 0.667 ; svga_sync:SVGA1|main_loop.col_count[7]  ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.793      ;
; 0.677 ; svga_sync:SVGA1|main_loop.row_count[9]  ; svga_sync:SVGA1|v_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.804      ;
; 0.681 ; svga_sync:SVGA1|main_loop.col_count[4]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.807      ;
; 0.686 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.812      ;
; 0.686 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|main_loop.col_count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.812      ;
; 0.693 ; svga_sync:SVGA1|main_loop.row_count[5]  ; svga_sync:SVGA1|main_loop.row_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.820      ;
; 0.698 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|main_loop.row_count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.825      ;
; 0.699 ; svga_sync:SVGA1|main_loop.col_count[8]  ; svga_sync:SVGA1|video_on_h              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.825      ;
; 0.701 ; svga_sync:SVGA1|main_loop.col_count[10] ; svga_sync:SVGA1|h_sync_out              ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.827      ;
; 0.703 ; svga_sync:SVGA1|main_loop.row_count[6]  ; svga_sync:SVGA1|main_loop.row_count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.830      ;
+-------+-----------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -2.177   ; -0.177 ; N/A      ; N/A     ; 9.396               ;
;  CLOCK_50                                         ; -1.813   ; -0.177 ; N/A      ; N/A     ; 9.396               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[0] ; -2.177   ; 0.181  ; N/A      ; N/A     ; 12.210              ;
; Design-wide TNS                                   ; -112.234 ; -0.177 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; -12.745  ; -0.177 ; N/A      ; N/A     ; 0.000               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[0] ; -99.489  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_SYNC      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_H         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_V         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_H         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_V         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_H         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_V         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_H         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_V         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; 0        ; 124      ; 0        ; 4        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                         ; 2652     ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 1027     ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 717      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; 0        ; 124      ; 0        ; 4        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                         ; 2652     ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 1027     ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 717      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 1558  ; 1558 ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; CLOCK_50                                         ; CLOCK_50                                         ; Base      ; Constrained ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_H       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_V       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_H       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_V       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Tue Feb 11 12:44:00 2020
Info: Command: quartus_sta lab6 -c lab6
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[0]} {PLL1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.177             -99.489 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.813             -12.745 CLOCK_50 
Info (332146): Worst-case hold slack is 0.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.235               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.700               0.000 CLOCK_50 
    Info (332119):    12.210               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.517              -8.698 CLOCK_50 
    Info (332119):    -1.417             -54.649 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.260               0.000 CLOCK_50 
    Info (332119):     0.353               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.734               0.000 CLOCK_50 
    Info (332119):    12.211               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.114               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.429               0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.177              -0.177 CLOCK_50 
    Info (332119):     0.181               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.396               0.000 CLOCK_50 
    Info (332119):    12.251               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 706 megabytes
    Info: Processing ended: Tue Feb 11 12:44:02 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


