C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipepc.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipepc.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipepc

Top level modules:
	pipepc

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeir.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeir.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipeir

Top level modules:
	pipeir

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux2x32.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux2x32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module mux2x32

Top level modules:
	mux2x32

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux2x5.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux2x5.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module mux2x5

Top level modules:
	mux2x5

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module out_port_seg

Top level modules:
	out_port_seg

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/dffe32.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/dffe32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module dffe32

Top level modules:
	dffe32

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeid.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeid.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipeid

Top level modules:
	pipeid

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux4x32.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux4x32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module mux4x32

Top level modules:
	mux4x32

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/in_port.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/in_port.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module in_port

Top level modules:
	in_port

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_computer.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_computer.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_computer

Top level modules:
	sc_computer

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_cu.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_cu.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_cu

Top level modules:
	sc_cu

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeif.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeif.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipeif

Top level modules:
	pipeif

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/cla32.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/cla32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module cla32

Top level modules:
	cla32

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/dff32.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/dff32.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module dff32

Top level modules:
	dff32

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_datamem.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_datamem.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_datamem

Top level modules:
	sc_datamem

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeemreg.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeemreg.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipeemreg

Top level modules:
	pipeemreg

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemwreg.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemwreg.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipemwreg

Top level modules:
	pipemwreg

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipeline_computer_main

Top level modules:
	pipeline_computer_main

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeexe.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeexe.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipeexe

Top level modules:
	pipeexe

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_output.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_output.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module io_output

Top level modules:
	io_output

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/alu.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/alu.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_instmen.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_instmen.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_instmem

Top level modules:
	sc_instmem

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/altera_mf.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/altera_mf.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module lcell
-- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
-- Compiling module ALTERA_MF_HINT_EVALUATION
-- Compiling module ALTERA_DEVICE_FAMILIES
-- Compiling module dffp
-- Compiling module pll_iobuf
-- Compiling module stx_m_cntr
-- Compiling module stx_n_cntr
-- Compiling module stx_scale_cntr
-- Compiling module MF_pll_reg
-- Compiling module MF_stratix_pll
-- Compiling module arm_m_cntr
-- Compiling module arm_n_cntr
-- Compiling module arm_scale_cntr
-- Compiling module MF_stratixii_pll
-- Compiling module ttn_m_cntr
-- Compiling module ttn_n_cntr
-- Compiling module ttn_scale_cntr
-- Compiling module MF_stratixiii_pll
-- Compiling module cda_m_cntr
-- Compiling module cda_n_cntr
-- Compiling module cda_scale_cntr
-- Compiling module MF_cycloneiii_pll
-- Compiling module MF_cycloneiiigl_m_cntr
-- Compiling module MF_cycloneiiigl_n_cntr
-- Compiling module MF_cycloneiiigl_scale_cntr
-- Compiling module cycloneiiigl_post_divider
-- Compiling module MF_cycloneiiigl_pll
-- Compiling module altpll
-- Compiling module altlvds_rx
-- Compiling module stratix_lvds_rx
-- Compiling module stratixgx_dpa_lvds_rx
-- Compiling module stratixii_lvds_rx
-- Compiling module flexible_lvds_rx
-- Compiling module stratixiii_lvds_rx
-- Compiling module stratixiii_lvds_rx_channel
-- Compiling module stratixiii_lvds_rx_dpa
-- Compiling module altlvds_tx
-- Compiling module stratixv_local_clk_divider
-- Compiling module stratix_tx_outclk
-- Compiling module stratixii_tx_outclk
-- Compiling module flexible_lvds_tx
-- Compiling module dcfifo_dffpipe
-- Compiling module dcfifo_fefifo
-- Compiling module dcfifo_async
-- Compiling module dcfifo_sync
-- Compiling module dcfifo_low_latency
-- Compiling module dcfifo_mixed_widths
-- Compiling module dcfifo
-- Compiling module altaccumulate
-- Compiling module altmult_accum
-- Compiling module altmult_add
-- Compiling module altfp_mult
-- Compiling module altsqrt
-- Compiling module altclklock
-- Compiling module altddio_in
-- Compiling module altddio_out
-- Compiling module altddio_bidir
-- Compiling module altdpram
-- Compiling module altsyncram
-- Compiling module alt3pram
-- Compiling module parallel_add
-- Compiling module scfifo
-- Compiling module altshift_taps
-- Compiling module a_graycounter
-- Compiling module altsquare
-- Compiling module altera_std_synchronizer
-- Compiling module altera_std_synchronizer_bundle
-- Compiling module alt_cal
-- Compiling module alt_cal_mm
-- Compiling module alt_cal_c3gxb
-- Compiling module alt_cal_sv
-- Compiling module alt_cal_av
-- Compiling module alt_aeq_s4
-- Compiling module alt_eyemon
-- Compiling module alt_dfe
-- Compiling module signal_gen
-- Compiling module jtag_tap_controller
-- Compiling module dummy_hub
-- Compiling module sld_virtual_jtag
-- Compiling module sld_signaltap
-- Compiling module altstratixii_oct
-- Compiling module altparallel_flash_loader
-- Compiling module altserial_flash_loader
-- Compiling module sld_virtual_jtag_basic
-- Compiling module altsource_probe

Top level modules:
	lcell
	altpll
	altlvds_rx
	altlvds_tx
	dcfifo
	altaccumulate
	altmult_accum
	altmult_add
	altfp_mult
	altsqrt
	altclklock
	altddio_bidir
	altdpram
	alt3pram
	parallel_add
	scfifo
	altshift_taps
	a_graycounter
	altsquare
	altera_std_synchronizer_bundle
	alt_cal
	alt_cal_mm
	alt_cal_c3gxb
	alt_cal_sv
	alt_cal_av
	alt_aeq_s4
	alt_eyemon
	alt_dfe
	sld_virtual_jtag
	sld_signaltap
	altstratixii_oct
	altparallel_flash_loader
	altserial_flash_loader
	sld_virtual_jtag_basic
	altsource_probe

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_computer_sim.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_computer_sim.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_computer_sim

Top level modules:
	sc_computer_sim

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_rom_irom.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_rom_irom.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module lpm_rom_irom

Top level modules:
	lpm_rom_irom

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_cpu.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_cpu.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sc_cpu

Top level modules:
	sc_cpu

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemem.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemem.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipemem

Top level modules:
	pipemem

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipedereg.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipedereg.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipedereg

Top level modules:
	pipedereg

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/regfile.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/regfile.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/clock_and_mem_clock.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/clock_and_mem_clock.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module clock_and_mem_clock

Top level modules:
	clock_and_mem_clock

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module io_input
-- Compiling module io_input_mux

Top level modules:
	io_input

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_ram_dq_dram.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_ram_dq_dram.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module lpm_ram_dq_dram

Top level modules:
	lpm_ram_dq_dram

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipelined_computer_sim.v {2 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipelined_computer_sim.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module pipelined_computer_sim
** Warning: C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipelined_computer_sim.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipelined_computer_sim.v(36): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipelined_computer_sim.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.


Top level modules:
	pipelined_computer_sim

} {} {}} C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sevenseg.v {1 {vlog -work work C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sevenseg.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sevenseg

Top level modules:
	sevenseg

} {} {}}
