<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myip_SA_AXI4_Master</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">128</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_SA_AXI4_Master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b2cccd21</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_SA_AXI4_Master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b2cccd21</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2d4f724c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>c_m00_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m00_off_mem_addra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m00_off_mem_addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m00_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m00_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m_idle_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>Base address of targeted slave</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;))))" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_34d65ff4</spirit:name>
      <spirit:enumeration>128</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myip_SA_AXI4_Master_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_SA_AXI4_Master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2901dada</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myip_SA_AXI4_Master_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_SA_AXI4_Master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myip_SA_AXI4_Master_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2d4f724c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>Base address of targeted slave</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_34d65ff4" spirit:order="7">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Response Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myip_SA_AXI4_Master_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myip_SA_AXI4_Master_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-26T11:04:22Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38248b5a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1dc6ae_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c14def1_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674b8f46_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400be0bc_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358b9fd0_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d527252_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468a5e18_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b92aea_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16671ea0_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae2ea6c_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a82345_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14110db3_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c6f7f7_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1b6ea1_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d8efb5_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0b8b27_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a6182f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1955aa79_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd8b580_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e331a5c_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c181ed3_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27beac20_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c8e3cf_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d32943_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cec9abd_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789fc2b6_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557529db_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74dd3c48_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ee69c5_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d63316b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1b051c_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331c29ae_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b97408_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717d0f9b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8aab51_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a03175_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d4787f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82a18ec_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b2413e_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7177872b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406470c5_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e47d5d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af52ee5_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d32f0_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0f65dc_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104b9a5a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3960f7_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72091332_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6a7838_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1d8a96_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2fc8cf_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9cd365_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f5bf4f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eeec653_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b7b594_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c56141_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55595163_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4394c7_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624ffdad_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e12cc6_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13388fdb_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ca10c1_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bbbdc8_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6ae2af_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6220ce19_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bc77f5_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52aec673_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e68bdca_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd4e148_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186d70c4_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ef2e15_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57bba932_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c745ca5_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c89d3b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655e57f8_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c3bd5b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aaaf73d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a22377_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445b2151_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ae2f5b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d5af97_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20480ce6_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec64703_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70632a59_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3b4daa_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a51255_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecc577b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492cb769_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f2556_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba0484a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76140deb_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4949a7_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d2fa91_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfc6afa_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481e0cae_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395e6641_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301b2790_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc36dd0_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d783c6f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc1ef8f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a33493_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334924d4_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3354ef7_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86e8bb_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b68673_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a070a2d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c52e411_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33808a66_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731528a5_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0dcb23_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8f5fcc_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e194e6_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140b0b30_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6596452f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176cad60_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d44c6a8_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2cbf2d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779b6ac3_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffd794a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f2d1bd_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175f2582_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232b945d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fc6ddc_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fb5bf3_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756f5b83_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5531f261_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4add825c_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a12f6ba_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730eb39a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf5f75f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d455458_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12dbe075_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4e4842_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e0e925_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5927e6fe_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1848257a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188578ed_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2e68af_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6450591_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d12d66_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fabe1a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758595b0_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57389e6_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1974a6_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbbc6f1_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456c01cb_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684b4470_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae300e_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd051a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5271cf27_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22065123_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb2e5bf_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba9d319_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1ce78e_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7065ed6c_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3822d04a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcc5d34_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ead7f5a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6d44d0_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f6e9cf_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8fc7e5_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fa817e_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c72edd_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9fe3c9_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bc1d4d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4124ab4a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e3ff95_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0867c6_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee6f013_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6672e32a_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49171c8f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262e65a1_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698aca1_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2342786d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773fc7b4_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120c0c78_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40aea109_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eae9de4_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba4abff_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e75591_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed45ae6_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7193e557_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ceb2942_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e425288_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a18a6cd_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c853120_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7125d86d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3acf28aa_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee40f2_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7d606b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29365880_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3356b907_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d4f95f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ca52f9_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb8645c_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44290c7_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae498e3_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56940346_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5852984b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325b808d_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faeee14_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fe47cd_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543ea329_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bc627b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f50c135_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c8ec35_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a42464_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439bc90_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6e25f9_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4df5c4_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451e8d1b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24aa5623_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b72391f_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35dcea99_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97baad4_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd18746_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de3123b_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f58b82e_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3a39_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3809950_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d20a548_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2381727c_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3e45a9_ARCHIVE_LOCATION">/home/hankyulkwon/vivado_project/systolic_array/systolic_array.srcs/sources_1/axi/myip_SA_AXI4_Master_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="372f74e8"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="0d32590a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e2be5b62"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2ea88d5f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b67510f6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="25ad2d67"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
