#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun 12 13:43:44 2025
# Process ID: 11976
# Current directory: Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10496 Y:\Code\Digital_Design_MCU\MCU_test\prj\MCU_test\MCU_test.xpr
# Log file: Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'Y:/Code/Digital_Design_MCU/MCU_test/rtl/top_test.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 963.273 ; gain = 211.543
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files Y:/Code/Digital_Design_MCU/MCU_test/rtl/top_test.v] -no_script -reset -force -quiet
remove_files  Y:/Code/Digital_Design_MCU/MCU_test/rtl/top_test.v
reset_run rom_synth_1
launch_runs synth_1 -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom'...
[Thu Jun 12 13:45:01 2025] Launched rom_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.runs/rom_synth_1/runme.log
[Thu Jun 12 13:45:01 2025] Launched synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.runs/synth_1/runme.log
generate_target Simulation [get_files Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/rom/rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom'...
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/rom/rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/rom/rom.xci] -directory Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:47:21 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module rom
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Compiling module decoder
# -- Compiling module dmem
# -- Skipping module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Compiling module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 13:47:21 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:47:21 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:47:21 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=13376)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:02:39 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module rom
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:02:39 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:02:39 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:02:39 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=17636)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:05:57 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module rom
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:05:57 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:05:57 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:05:57 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=4944)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:39:10 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module rom
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 14:39:10 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:39:10 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:39:10 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=12180)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:15:00 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module rom
# -- Skipping module adder
# -- Compiling module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 17:15:00 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:15:00 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:15:00 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=12188)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:32:44 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/rom/sim/rom.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module rom
# -- Skipping module adder
# -- Compiling module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 17:32:44 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:32:44 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:32:44 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=13348)
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/MCU_test/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/MCU_test/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
generate_target all [get_files  y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Thu Jun 12 18:04:41 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:07:18 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Compiling module dist_mem_gen_0
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Compiling module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:07:18 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:07:18 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:07:18 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=19144)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:46:50 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Compiling module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:46:50 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:46:50 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:46:50 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=15144)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:59 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:50:59 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:50:59 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:50:59 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=5948)
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/rom.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:56:12 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module adder
# -- Skipping module alu
# -- Skipping module arm
# -- Skipping module condlogic
# -- Skipping module condcheck
# -- Skipping module controller
# -- Skipping module datapath
# -- Skipping module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module imem
# -- Skipping module mux2
# -- Skipping module regfile
# -- Skipping module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 18:56:12 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:56:12 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:56:12 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=15784)
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/simulate.log
INFO: [Vivado 12-2267] Reset complete
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
export_ip_user_files -of_objects  [get_files Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/rom/rom.xci] -no_script -reset -force -quiet
remove_files  -fileset rom Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/rom/rom.xci
INFO: [Project 1-386] Moving file 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/rom/rom.xci' from fileset 'rom' to fileset 'sources_1'.
file delete -force Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/rom
set_property -dict [list CONFIG.coefficient_file {Y:/Code/Digital_Design_MCU/MCU_test/sim/memfile.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'y:/Code/Digital_Design_MCU/MCU_test/sim/memfile.coe' provided. It will be converted relative to IP Instance files '../../../../../../sim/memfile.coe'
generate_target all [get_files  y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs -jobs 12 dist_mem_gen_0_synth_1
[Thu Jun 12 18:59:12 2025] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path E:/modeltech64_2020.4/win64
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'E:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/modeltech64_2020.4/vivado2019.2_lib/modelsim.ini' copied to run dir:'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim/dist_mem_gen_0.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:00:04 on Jun 12,2025
# vlog -64 -incr -work xil_defaultlib ../../../../MCU_test.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../rtl/adder.v ../../../../../../rtl/alu.v ../../../../../../rtl/arm.v ../../../../../../rtl/condlogic.v ../../../../../../rtl/controller.v ../../../../../../rtl/datapath.v ../../../../../../rtl/decoder.v ../../../../../../rtl/dmem.v ../../../../../../rtl/extend.v ../../../../../../rtl/flopenr.v ../../../../../../rtl/flopr.v ../../../../../../rtl/imem.v ../../../../../../rtl/mux2.v ../../../../../../rtl/regfile.v ../../../../../../rtl/top.v ../../../../../../sim/tb.v 
# -- Compiling module dist_mem_gen_0
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module arm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module controller
# -- Compiling module datapath
# -- Compiling module decoder
# -- Compiling module dmem
# -- Compiling module extend
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module imem
# -- Compiling module mux2
# -- Compiling module regfile
# -- Compiling module top
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:00:04 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:00:04 on Jun 12,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:00:04 on Jun 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'Y:/Code/Digital_Design_MCU/MCU_test/prj/MCU_test/MCU_test.sim/sim_1/behav/modelsim'
Program launched (PID=5384)
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 19:15:17 2025...
