//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_10,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_11
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<25>;
	.reg .b32 	%r<74>;
	.reg .f32 	%f<38>;
	.reg .b64 	%rd<43>;
	.loc	1 19 0                          // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_0];
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_1];
$L__tmp0:
	.loc	1 21 28                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:21:33
	shl.b32 	%r37, %r1, 8;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_2];
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_3];
	.loc	1 22 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:22:36
	mov.u32 	%r38, %tid.x;
	shl.b32 	%r39, %r38, 1;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_4];
	and.b32  	%r40, %r39, 254;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_5];
	.loc	1 22 23                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:22:23
	or.b32  	%r41, %r37, %r40;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_6];
	or.b32  	%r42, %r41, 1;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_7];
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_8];
	.loc	1 25 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:25:19
	shr.s32 	%r44, %r41, 31;
	shr.u32 	%r45, %r44, 26;
	add.s32 	%r46, %r41, %r45;
	shr.s32 	%r47, %r46, 6;
	ld.param.u64 	%rd5, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_9];
	.loc	1 24 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:24:19
	and.b32  	%r48, %r46, -64;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_cat_16_param_10];
	sub.s32 	%r49, %r41, %r48;
	bfe.s32 	%r50, %r1, 23, 1;
	shr.u32 	%r51, %r50, 26;
	add.s32 	%r52, %r42, %r51;
	and.b32  	%r53, %r52, 16777152;
	sub.s32 	%r54, %r42, %r53;
	.loc	1 26 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:26:19
	shr.u32 	%r55, %r50, 18;
	add.s32 	%r56, %r41, %r55;
	shr.s32 	%r57, %r56, 14;
	.loc	1 27 27                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:27:27
	shr.s32 	%r58, %r46, 31;
	shr.u32 	%r59, %r58, 24;
	add.s32 	%r60, %r47, %r59;
	and.b32  	%r61, %r60, -256;
	sub.s32 	%r62, %r47, %r61;
	.loc	1 28 21                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:28:21
	shr.u32 	%r63, %r50, 22;
	add.s32 	%r64, %r41, %r63;
	shr.s32 	%r65, %r64, 10;
	.loc	1 28 29                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:28:29
	shr.u32 	%r66, %r65, 28;
	add.s32 	%r67, %r65, %r66;
	and.b32  	%r68, %r67, -16;
	sub.s32 	%r69, %r65, %r68;
	.loc	1 30 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:30:31
	mul.wide.s32 	%rd25, %r49, 4;
	add.s64 	%rd1, %rd20, %rd25;
	mov.pred 	%p1, -1;
	.loc	1 30 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:30:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 31 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:31:31
	add.s64 	%rd2, %rd21, %rd25;
	.loc	1 31 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:31:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r4, %r5 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	mov.b32 	%f2, %r5;
	.loc	1 32 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:32:31
	add.s64 	%rd3, %rd22, %rd25;
	.loc	1 32 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:32:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r6, %r7 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 33 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:33:31
	add.s64 	%rd4, %rd23, %rd25;
	.loc	1 33 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:33:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r8, %r9 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 34 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:34:20
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.b32 { %r10 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 40 18                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:40:18
	setp.lt.s32 	%p6, %r49, 48;
	.loc	1 41 39                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:39
	mad.lo.s32 	%r70, %r47, 48, %r49;
	.loc	1 41 30                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:30
	mul.wide.s32 	%rd26, %r70, 4;
	add.s64 	%rd6, %rd16, %rd26;
	mov.b32 	%r13, 0;
	.loc	1 41 45                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:45
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd6 + 0 ];
	@!%p6 mov.u32 %r11, %r13;
	@!%p6 mov.u32 %r12, %r13;
	// end inline asm
	.loc	1 42 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:42:19
	setp.gt.s32 	%p9, %r49, 47;
	.loc	1 45 40                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:40
	shl.b32 	%r71, %r49, 8;
	shl.b32 	%r72, %r54, 8;
	.loc	1 45 59                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:59
	shl.b32 	%r73, %r57, 12;
	.loc	1 45 30                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:30
	cvt.s64.s32 	%rd27, %r73;
	cvt.s64.s32 	%rd28, %r71;
	cvt.s64.s32 	%rd29, %r62;
	add.s64 	%rd30, %rd29, %rd28;
	add.s64 	%rd31, %rd30, %rd27;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd17, %rd32;
	add.s64 	%rd7, %rd33, -49152;
	cvt.s64.s32 	%rd34, %r72;
	add.s64 	%rd35, %rd29, %rd34;
	add.s64 	%rd36, %rd35, %rd27;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd38, %rd17, %rd37;
	add.s64 	%rd8, %rd38, -49152;
	.loc	1 45 64                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:64
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r15 }, [ %rd7 + 0 ];
	@!%p9 mov.u32 %r15, %r13;
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r17 }, [ %rd8 + 0 ];
	@!%p9 mov.u32 %r17, %r13;
	// end inline asm
	.loc	1 46 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:46:31
	add.s64 	%rd39, %rd18, %rd32;
	add.s64 	%rd9, %rd39, -49152;
	add.s64 	%rd40, %rd18, %rd37;
	add.s64 	%rd10, %rd40, -49152;
	.loc	1 46 65                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:46:65
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r19 }, [ %rd9 + 0 ];
	@!%p9 mov.u32 %r19, %r13;
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r21 }, [ %rd10 + 0 ];
	@!%p9 mov.u32 %r21, %r13;
	// end inline asm
	.loc	1 47 31                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:47:31
	mul.wide.s32 	%rd41, %r69, 4;
	add.s64 	%rd11, %rd19, %rd41;
	.loc	1 47 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:47:36
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r23 }, [ %rd11 + 0 ];
	@!%p9 mov.u32 %r23, %r13;
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r25 }, [ %rd11 + 0 ];
	@!%p9 mov.u32 %r25, %r13;
	// end inline asm
	.loc	1 55 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:55:20
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 56 27                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:56:27
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 41 45                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:45
	mov.b32 	%f7, %r12;
	.loc	1 46 65                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:46:65
	mov.b32 	%f8, %r21;
	.loc	1 47 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:47:36
	mov.b32 	%f9, %r25;
	.loc	1 45 64                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:64
	mov.b32 	%f10, %r17;
	.loc	1 49 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:49:19
	fma.rn.f32 	%f11, %f8, %f9, %f10;
	.loc	1 52 33                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:52:33
	selp.f32 	%f12, %f7, %f11, %p6;
	.loc	1 30 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:30:36
	mov.b32 	%f13, %r3;
	.loc	1 53 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:53:20
	sub.f32 	%f14, %f12, %f13;
	.loc	1 41 45                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:41:45
	mov.b32 	%f15, %r11;
	.loc	1 46 65                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:46:65
	mov.b32 	%f16, %r19;
	.loc	1 47 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:47:36
	mov.b32 	%f17, %r23;
	.loc	1 45 64                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:45:64
	mov.b32 	%f18, %r15;
	.loc	1 49 19                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:49:19
	fma.rn.f32 	%f19, %f16, %f17, %f18;
	.loc	1 52 33                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:52:33
	selp.f32 	%f20, %f15, %f19, %p6;
	.loc	1 30 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:30:36
	mov.b32 	%f21, %r2;
	.loc	1 53 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:53:20
	sub.f32 	%f22, %f20, %f21;
	.loc	1 34 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:34:20
	mov.b32 	%f23, %r10;
	.loc	1 33 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:33:36
	mov.b32 	%f24, %r9;
	mov.b32 	%f25, %r8;
	.loc	1 32 36                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:32:36
	mov.b32 	%f26, %r7;
	mov.b32 	%f27, %r6;
	.loc	1 58 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:58:20
	mov.b32 	%r29, %f5;
	mov.b32 	%r28, 1065353216;
	// begin inline asm
	div.full.f32 %r27, %r28, %r29;
	// end inline asm
	mov.b32 	%f28, %r27;
	mov.b32 	%r32, %f6;
	// begin inline asm
	div.full.f32 %r30, %r28, %r32;
	// end inline asm
	mov.b32 	%f29, %r30;
	.loc	1 61 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:61:20
	mul.f32 	%f30, %f22, %f28;
	mul.f32 	%f31, %f14, %f29;
	.loc	1 63 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:63:20
	fma.rn.f32 	%f32, %f30, %f27, %f25;
	fma.rn.f32 	%f33, %f31, %f26, %f24;
	.loc	1 65 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:65:20
	setp.gt.f32 	%p23, %f32, 0f00000000;
	setp.gt.f32 	%p24, %f33, 0f00000000;
	.loc	1 66 20                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:66:20
	mul.f32 	%f34, %f32, %f23;
	mul.f32 	%f35, %f33, %f23;
	.loc	1 67 35                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:67:35
	selp.f32 	%f36, %f32, %f34, %p23;
	selp.f32 	%f37, %f33, %f35, %p24;
	.loc	1 68 25                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:68:25
	mul.wide.s32 	%rd42, %r41, 4;
	add.s64 	%rd13, %rd24, %rd42;
	.loc	1 68 37                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:68:37
	mov.b32 	%r33, %f20;
	mov.b32 	%r34, %f12;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd13 + 0 ], { %r33, %r34 };
	// end inline asm
	.loc	1 69 28                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:69:28
	add.s64 	%rd14, %rd15, %rd42;
	.loc	1 69 40                         // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:69:40
	mov.b32 	%r35, %f36;
	mov.b32 	%r36, %f37;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd14 + 0 ], { %r35, %r36 };
	// end inline asm
	.loc	1 69 4                          // czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py:69:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/zd/czdfz2lynmwlabmbsweabcem4gx7eh4spzii3x6fbonpbbmzmdtm.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 122
.b8 100
.b8 102
.b8 122
.b8 50
.b8 108
.b8 121
.b8 110
.b8 109
.b8 119
.b8 108
.b8 97
.b8 98
.b8 109
.b8 98
.b8 115
.b8 119
.b8 101
.b8 97
.b8 98
.b8 99
.b8 101
.b8 109
.b8 52
.b8 103
.b8 120
.b8 55
.b8 101
.b8 104
.b8 52
.b8 115
.b8 112
.b8 122
.b8 105
.b8 105
.b8 51
.b8 120
.b8 54
.b8 102
.b8 98
.b8 111
.b8 110
.b8 112
.b8 98
.b8 98
.b8 109
.b8 122
.b8 109
.b8 100
.b8 116
.b8 109
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 122
.b8 100
.b8 0
	}
	.section	.debug_macinfo	{	}
