verilog work ../../new_clk.v
verilog work ../example_design/new_clk_exdes.v
