
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005922                       # Number of seconds simulated
sim_ticks                                  5921910000                       # Number of ticks simulated
final_tick                                 5921910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108037                       # Simulator instruction rate (inst/s)
host_op_rate                                   176189                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              213760942                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661928                       # Number of bytes of host memory used
host_seconds                                    27.70                       # Real time elapsed on the host
sim_insts                                     2992997                       # Number of instructions simulated
sim_ops                                       4881026                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          57472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         183872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             241344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        57472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        48192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           48192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          753                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                753                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9704977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          31049442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40754419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9704977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9704977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8137915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8137915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8137915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9704977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         31049442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48892334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004243574500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8736                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                701                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3771                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        895                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3771                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      895                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 226048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   46720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  241344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                57280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    239                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   140                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                9                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5921839000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3771                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  895                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.793651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.698310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.914614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          902     59.66%     59.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          330     21.83%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      5.29%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      3.64%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      2.25%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      1.26%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      1.06%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.86%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63      4.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1512                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.883721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.360683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    195.518993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             34     79.07%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7     16.28%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      2.33%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      2.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.976744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.948702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               21     48.84%     48.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      4.65%     53.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     46.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            43                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        57280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       168768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        46720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 9672554.969595957547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 28498913.357345856726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7889346.511514022015                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          895                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26877750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    137372250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 143264717250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29930.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47814.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 160072309.78                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     98025000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               164250000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   17660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27753.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46503.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        38.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2135                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     607                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1269146.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6840120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3631815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14158620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 835200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            101652090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13589280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1176648720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       595681920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        396390480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2655253815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            448.377941                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5662452750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     21279000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     146120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1531092750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1551250500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      91785000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2580382750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4012680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2106225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11059860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2975400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         162879600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            101380770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7476480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       408105180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       362982720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        944212740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2007191655                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            338.943289                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5680120250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     12663000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      68900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3839879750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    945264500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     160182500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    895020250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      70                       # Number of BP lookups
system.cpu.branchPred.condPredicted                70                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   37                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              37                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               37                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      457774                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      365204                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           156                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      763127                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            69                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5921910                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     2992997                       # Number of instructions committed
system.cpu.committedOps                       4881026                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        905370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.978589                       # CPI: cycles per instruction
system.cpu.ipc                               0.505411                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass               16513      0.34%      0.34% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4133243     84.68%     85.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.00%     85.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1083      0.02%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    18      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     85.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    284      0.01%     85.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     85.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    403      0.01%     85.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     85.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    664      0.01%     85.07% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   482      0.01%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  102      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     85.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                 377856      7.74%     92.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                267443      5.48%     98.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             41622      0.85%     99.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            41296      0.85%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4881026                       # Class of committed instruction
system.cpu.tickCycles                         5693979                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          227931                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 74                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.707159                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              765247                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            266.358162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   978.707159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.955769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          860                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1534981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1534981                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       455498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          455498                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       306876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         306876                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       762374                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           762374                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       762374                       # number of overall hits
system.cpu.dcache.overall_hits::total          762374                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1817                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1863                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         3680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3680                       # number of overall misses
system.cpu.dcache.overall_misses::total          3680                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    138265000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    138265000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    146115000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    146115000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    284380000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    284380000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    284380000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    284380000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       457315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       457315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       766054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       766054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       766054                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       766054                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003973                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006034                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004804                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76095.211888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76095.211888                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78429.951691                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78429.951691                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77277.173913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77277.173913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77277.173913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77277.173913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          753                       # number of writebacks
system.cpu.dcache.writebacks::total               753                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          787                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          787                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          807                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1797                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1076                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2873                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    132924000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    132924000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     95101000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     95101000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    228025000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    228025000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    228025000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    228025000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003750                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003750                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73969.949917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73969.949917                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88383.828996                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88383.828996                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79368.256178                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79368.256178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79368.256178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79368.256178                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1849                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           715.794432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              763127                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            849.807350                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   715.794432                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.699018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.699018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          756                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          704                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1527152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1527152                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       762229                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          762229                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       762229                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           762229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       762229                       # number of overall hits
system.cpu.icache.overall_hits::total          762229                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          898                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           898                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          898                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            898                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          898                       # number of overall misses
system.cpu.icache.overall_misses::total           898                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57725000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57725000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     57725000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57725000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57725000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57725000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       763127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       763127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       763127                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       763127                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       763127                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       763127                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001177                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001177                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001177                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001177                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001177                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64281.737194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64281.737194                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64281.737194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64281.737194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64281.737194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64281.737194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          142                       # number of writebacks
system.cpu.icache.writebacks::total               142                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          898                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          898                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          898                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          898                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          898                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          898                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55929000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55929000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55929000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55929000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55929000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001177                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001177                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001177                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001177                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62281.737194                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62281.737194                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62281.737194                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62281.737194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62281.737194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62281.737194                       # average overall mshr miss latency
system.cpu.icache.replacements                    142                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.membus.snoop_filter.tot_requests          5762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5921910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          753                       # Transaction distribution
system.membus.trans_dist::WritebackClean          142                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1096                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1076                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1076                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            898                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1797                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        66560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        66560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       232064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       232064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  298624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3771                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032556                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3767     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3771                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9342000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4755250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           15328749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
