<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Digital Clock Managers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="digital-clock-managers"><a class="header" href="#digital-clock-managers">Digital Clock Managers</a></h1>
<p>TODO: reverse, document</p>
<h2 id="tile-dcm_v2"><a class="header" href="#tile-dcm_v2">Tile DCM_V2</a></h2>
<p>Cells: 1</p>
<h3 id="bels-dcm"><a class="header" href="#bels-dcm">Bels DCM</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 bel DCM pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCM</th></tr>

</thead>

<tbody>
<tr><td>CLKIN</td><td>in</td><td>IMUX_DCM_CLK_OPTINV[1]</td></tr>

<tr><td>CLKFB</td><td>in</td><td>IMUX_DCM_CLK_OPTINV[0]</td></tr>

<tr><td>RST</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-RST">IMUX_G3_DATA[0] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][65]">!MAIN[3][65]</a></td></tr>

<tr><td>PSCLK</td><td>in</td><td>IMUX_DCM_CLK_OPTINV[2]</td></tr>

<tr><td>PSEN</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-PSEN">IMUX_G1_DATA[0] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][63]">!MAIN[3][63]</a></td></tr>

<tr><td>PSINCDEC</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-PSINCDEC">IMUX_G2_DATA[0] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][64]">!MAIN[3][64]</a></td></tr>

<tr><td>STSADRS[0]</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-STSADRS[0]">IMUX_G3_DATA[1] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][75]">!MAIN[3][75]</a></td></tr>

<tr><td>STSADRS[1]</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-STSADRS[1]">IMUX_G3_DATA[2] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][76]">!MAIN[3][76]</a></td></tr>

<tr><td>STSADRS[2]</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-STSADRS[2]">IMUX_G3_DATA[3] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][77]">!MAIN[3][77]</a></td></tr>

<tr><td>STSADRS[3]</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-STSADRS[3]">IMUX_G3_DATA[4] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][78]">!MAIN[3][78]</a></td></tr>

<tr><td>FREEZEDLL</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-FREEZEDLL">IMUX_G2_DATA[2] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][73]">!MAIN[3][73]</a></td></tr>

<tr><td>FREEZEDFS</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-FREEZEDFS">IMUX_G2_DATA[3] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][74]">!MAIN[3][74]</a></td></tr>

<tr><td>DSSEN</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-DSSEN">IMUX_G0_DATA[0] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][61]">!MAIN[3][61]</a></td></tr>

<tr><td>CTLMODE</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-CTLMODE">IMUX_G2_DATA[1] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][72]">!MAIN[3][72]</a></td></tr>

<tr><td>CTLGO</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-CTLGO">IMUX_G1_DATA[3] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][71]">!MAIN[3][71]</a></td></tr>

<tr><td>CTLOSC1</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-CTLOSC1">IMUX_G1_DATA[2] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][70]">!MAIN[3][70]</a></td></tr>

<tr><td>CTLOSC2</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-CTLOSC2">IMUX_G1_DATA[1] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][69]">!MAIN[3][69]</a></td></tr>

<tr><td>CTLSEL[0]</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-CTLSEL[0]">IMUX_G0_DATA[1] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][66]">!MAIN[3][66]</a></td></tr>

<tr><td>CTLSEL[1]</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-CTLSEL[1]">IMUX_G0_DATA[2] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][67]">!MAIN[3][67]</a></td></tr>

<tr><td>CTLSEL[2]</td><td>in</td><td id="virtex2-DCM_V2-DCM-inpinv-CTLSEL[2]">IMUX_G0_DATA[3] invert by <a href="#virtex2-DCM_V2-bit-MAIN[3][68]">!MAIN[3][68]</a></td></tr>

<tr><td>CLK0</td><td>out</td><td>OUT_SEC[10]</td></tr>

<tr><td>CLK90</td><td>out</td><td>OUT_SEC[9]</td></tr>

<tr><td>CLK180</td><td>out</td><td>OUT_SEC[8]</td></tr>

<tr><td>CLK270</td><td>out</td><td>OUT_SEC[7]</td></tr>

<tr><td>CLK2X</td><td>out</td><td>OUT_SEC[6]</td></tr>

<tr><td>CLK2X180</td><td>out</td><td>OUT_SEC[5]</td></tr>

<tr><td>CLKDV</td><td>out</td><td>OUT_SEC[4]</td></tr>

<tr><td>CLKFX</td><td>out</td><td>OUT_SEC[3]</td></tr>

<tr><td>CLKFX180</td><td>out</td><td>OUT_SEC[2]</td></tr>

<tr><td>CONCUR</td><td>out</td><td>OUT_SEC[11]</td></tr>

<tr><td>LOCKED</td><td>out</td><td>OUT_SEC[13]</td></tr>

<tr><td>PSDONE</td><td>out</td><td>OUT_SEC[12]</td></tr>

<tr><td>STATUS[0]</td><td>out</td><td>OUT_HALF0[14]</td></tr>

<tr><td>STATUS[1]</td><td>out</td><td>OUT_HALF0[15]</td></tr>

<tr><td>STATUS[2]</td><td>out</td><td>OUT_HALF0[16]</td></tr>

<tr><td>STATUS[3]</td><td>out</td><td>OUT_HALF0[17]</td></tr>

<tr><td>STATUS[4]</td><td>out</td><td>OUT_HALF1[14]</td></tr>

<tr><td>STATUS[5]</td><td>out</td><td>OUT_HALF1[15]</td></tr>

<tr><td>STATUS[6]</td><td>out</td><td>OUT_HALF1[16]</td></tr>

<tr><td>STATUS[7]</td><td>out</td><td>OUT_HALF1[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 bel DCM attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCM</th></tr>

</thead>

<tbody>
<tr><td>OUT_CLK0_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLK0_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][49]">MAIN[3][49]</a></td></tr>

<tr><td>OUT_CLK90_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLK90_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][50]">MAIN[3][50]</a></td></tr>

<tr><td>OUT_CLK180_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLK180_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][51]">MAIN[3][51]</a></td></tr>

<tr><td>OUT_CLK270_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLK270_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][52]">MAIN[3][52]</a></td></tr>

<tr><td>OUT_CLK2X_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLK2X_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][53]">MAIN[3][53]</a></td></tr>

<tr><td>OUT_CLK2X180_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLK2X180_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][54]">MAIN[3][54]</a></td></tr>

<tr><td>OUT_CLKDV_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLKDV_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][55]">MAIN[3][55]</a></td></tr>

<tr><td>OUT_CLKFX_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLKFX_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][57]">MAIN[3][57]</a></td></tr>

<tr><td>OUT_CLKFX180_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CLKFX180_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][56]">MAIN[3][56]</a></td></tr>

<tr><td>OUT_CONCUR_ENABLE</td><td id="virtex2-DCM_V2-DCM-OUT_CONCUR_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][58]">MAIN[3][58]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 0</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_MAX[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][36]">MAIN[0][36]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 1</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_MAX[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][37]">MAIN[0][37]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 2</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_MAX[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][38]">MAIN[0][38]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 3</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_MAX[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][39]">MAIN[0][39]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 0</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][40]">MAIN[0][40]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 1</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][41]">MAIN[0][41]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 2</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][42]">MAIN[0][42]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 3</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][43]">MAIN[0][43]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 0</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL_2[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][44]">MAIN[0][44]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 1</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL_2[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][45]">MAIN[0][45]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 2</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL_2[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][46]">MAIN[0][46]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 3</td><td id="virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL_2[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][47]">MAIN[0][47]</a></td></tr>

<tr><td>CLKDV_PHASE_RISE bit 0</td><td id="virtex2-DCM_V2-DCM-CLKDV_PHASE_RISE[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][48]">MAIN[0][48]</a></td></tr>

<tr><td>CLKDV_PHASE_RISE bit 1</td><td id="virtex2-DCM_V2-DCM-CLKDV_PHASE_RISE[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][49]">MAIN[0][49]</a></td></tr>

<tr><td>CLKDV_PHASE_FALL bit 0</td><td id="virtex2-DCM_V2-DCM-CLKDV_PHASE_FALL[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][50]">MAIN[0][50]</a></td></tr>

<tr><td>CLKDV_PHASE_FALL bit 1</td><td id="virtex2-DCM_V2-DCM-CLKDV_PHASE_FALL[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][51]">MAIN[0][51]</a></td></tr>

<tr><td>CLKDV_MODE</td><td><a href="#virtex2-DCM_V2-DCM-CLKDV_MODE">[enum: DCM_CLKDV_MODE]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 0</td><td id="virtex2-DCM_V2-DCM-DESKEW_ADJUST[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][1]">MAIN[3][1]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 1</td><td id="virtex2-DCM_V2-DCM-DESKEW_ADJUST[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 2</td><td id="virtex2-DCM_V2-DCM-DESKEW_ADJUST[2]"><a href="#virtex2-DCM_V2-bit-MAIN[3][3]">MAIN[3][3]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 3</td><td id="virtex2-DCM_V2-DCM-DESKEW_ADJUST[3]"><a href="#virtex2-DCM_V2-bit-MAIN[3][4]">MAIN[3][4]</a></td></tr>

<tr><td>CLKIN_IOB</td><td id="virtex2-DCM_V2-DCM-CLKIN_IOB"><a href="#virtex2-DCM_V2-bit-MAIN[3][5]">MAIN[3][5]</a></td></tr>

<tr><td>CLKFB_IOB</td><td id="virtex2-DCM_V2-DCM-CLKFB_IOB"><a href="#virtex2-DCM_V2-bit-MAIN[3][6]">MAIN[3][6]</a></td></tr>

<tr><td>CLKIN_DIVIDE_BY_2</td><td id="virtex2-DCM_V2-DCM-CLKIN_DIVIDE_BY_2"><a href="#virtex2-DCM_V2-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

<tr><td>CLK_FEEDBACK_2X</td><td id="virtex2-DCM_V2-DCM-CLK_FEEDBACK_2X"><a href="#virtex2-DCM_V2-bit-MAIN[0][55]">MAIN[0][55]</a></td></tr>

<tr><td>DLL_ENABLE</td><td id="virtex2-DCM_V2-DCM-DLL_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[0][17]">MAIN[0][17]</a></td></tr>

<tr><td>DLL_FREQUENCY_MODE</td><td><a href="#virtex2-DCM_V2-DCM-DLL_FREQUENCY_MODE">[enum: DCM_FREQUENCY_MODE]</a></td></tr>

<tr><td>DFS_ENABLE</td><td id="virtex2-DCM_V2-DCM-DFS_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[0][16]">MAIN[0][16]</a></td></tr>

<tr><td>DFS_FEEDBACK</td><td id="virtex2-DCM_V2-DCM-DFS_FEEDBACK"><a href="#virtex2-DCM_V2-bit-MAIN[3][43]">MAIN[3][43]</a></td></tr>

<tr><td>DFS_FREQUENCY_MODE</td><td><a href="#virtex2-DCM_V2-DCM-DFS_FREQUENCY_MODE">[enum: DCM_FREQUENCY_MODE]</a></td></tr>

<tr><td>PHASE_SHIFT bit 0</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][22]">MAIN[0][22]</a></td></tr>

<tr><td>PHASE_SHIFT bit 1</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][23]">MAIN[0][23]</a></td></tr>

<tr><td>PHASE_SHIFT bit 2</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][24]">MAIN[0][24]</a></td></tr>

<tr><td>PHASE_SHIFT bit 3</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][25]">MAIN[0][25]</a></td></tr>

<tr><td>PHASE_SHIFT bit 4</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT[4]"><a href="#virtex2-DCM_V2-bit-MAIN[0][26]">MAIN[0][26]</a></td></tr>

<tr><td>PHASE_SHIFT bit 5</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT[5]"><a href="#virtex2-DCM_V2-bit-MAIN[0][27]">MAIN[0][27]</a></td></tr>

<tr><td>PHASE_SHIFT bit 6</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT[6]"><a href="#virtex2-DCM_V2-bit-MAIN[0][28]">MAIN[0][28]</a></td></tr>

<tr><td>PHASE_SHIFT bit 7</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT[7]"><a href="#virtex2-DCM_V2-bit-MAIN[0][29]">MAIN[0][29]</a></td></tr>

<tr><td>PHASE_SHIFT_NEGATIVE</td><td id="virtex2-DCM_V2-DCM-PHASE_SHIFT_NEGATIVE"><a href="#virtex2-DCM_V2-bit-MAIN[0][21]">MAIN[0][21]</a></td></tr>

<tr><td>PS_ENABLE</td><td id="virtex2-DCM_V2-DCM-PS_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[0][19]">MAIN[0][19]</a></td></tr>

<tr><td>STARTUP_WAIT</td><td id="virtex2-DCM_V2-DCM-STARTUP_WAIT"><a href="#virtex2-DCM_V2-bit-MAIN[3][59]">MAIN[3][59]</a></td></tr>

<tr><td>V2_REG_COM bit 0</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][64]">MAIN[0][64]</a></td></tr>

<tr><td>V2_REG_COM bit 1</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][65]">MAIN[0][65]</a></td></tr>

<tr><td>V2_REG_COM bit 2</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][66]">MAIN[0][66]</a></td></tr>

<tr><td>V2_REG_COM bit 3</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][67]">MAIN[0][67]</a></td></tr>

<tr><td>V2_REG_COM bit 4</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[4]"><a href="#virtex2-DCM_V2-bit-MAIN[0][68]">MAIN[0][68]</a></td></tr>

<tr><td>V2_REG_COM bit 5</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[5]"><a href="#virtex2-DCM_V2-bit-MAIN[0][69]">MAIN[0][69]</a></td></tr>

<tr><td>V2_REG_COM bit 6</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[6]"><a href="#virtex2-DCM_V2-bit-MAIN[0][70]">MAIN[0][70]</a></td></tr>

<tr><td>V2_REG_COM bit 7</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[7]"><a href="#virtex2-DCM_V2-bit-MAIN[0][71]">MAIN[0][71]</a></td></tr>

<tr><td>V2_REG_COM bit 8</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[8]"><a href="#virtex2-DCM_V2-bit-MAIN[0][72]">MAIN[0][72]</a></td></tr>

<tr><td>V2_REG_COM bit 9</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[9]"><a href="#virtex2-DCM_V2-bit-MAIN[0][73]">MAIN[0][73]</a></td></tr>

<tr><td>V2_REG_COM bit 10</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[10]"><a href="#virtex2-DCM_V2-bit-MAIN[0][74]">MAIN[0][74]</a></td></tr>

<tr><td>V2_REG_COM bit 11</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[11]"><a href="#virtex2-DCM_V2-bit-MAIN[0][75]">MAIN[0][75]</a></td></tr>

<tr><td>V2_REG_COM bit 12</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[12]"><a href="#virtex2-DCM_V2-bit-MAIN[0][76]">MAIN[0][76]</a></td></tr>

<tr><td>V2_REG_COM bit 13</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[13]"><a href="#virtex2-DCM_V2-bit-MAIN[0][77]">MAIN[0][77]</a></td></tr>

<tr><td>V2_REG_COM bit 14</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[14]"><a href="#virtex2-DCM_V2-bit-MAIN[0][78]">MAIN[0][78]</a></td></tr>

<tr><td>V2_REG_COM bit 15</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[15]"><a href="#virtex2-DCM_V2-bit-MAIN[0][79]">MAIN[0][79]</a></td></tr>

<tr><td>V2_REG_COM bit 16</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[16]"><a href="#virtex2-DCM_V2-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

<tr><td>V2_REG_COM bit 17</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[17]"><a href="#virtex2-DCM_V2-bit-MAIN[3][1]">MAIN[3][1]</a></td></tr>

<tr><td>V2_REG_COM bit 18</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[18]"><a href="#virtex2-DCM_V2-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr><td>V2_REG_COM bit 19</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[19]"><a href="#virtex2-DCM_V2-bit-MAIN[3][3]">MAIN[3][3]</a></td></tr>

<tr><td>V2_REG_COM bit 20</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[20]"><a href="#virtex2-DCM_V2-bit-MAIN[3][4]">MAIN[3][4]</a></td></tr>

<tr><td>V2_REG_COM bit 21</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[21]"><a href="#virtex2-DCM_V2-bit-MAIN[3][5]">MAIN[3][5]</a></td></tr>

<tr><td>V2_REG_COM bit 22</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[22]"><a href="#virtex2-DCM_V2-bit-MAIN[3][6]">MAIN[3][6]</a></td></tr>

<tr><td>V2_REG_COM bit 23</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[23]"><a href="#virtex2-DCM_V2-bit-MAIN[3][7]">MAIN[3][7]</a></td></tr>

<tr><td>V2_REG_COM bit 24</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[24]"><a href="#virtex2-DCM_V2-bit-MAIN[3][8]">MAIN[3][8]</a></td></tr>

<tr><td>V2_REG_COM bit 25</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[25]"><a href="#virtex2-DCM_V2-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

<tr><td>V2_REG_COM bit 26</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[26]"><a href="#virtex2-DCM_V2-bit-MAIN[3][10]">MAIN[3][10]</a></td></tr>

<tr><td>V2_REG_COM bit 27</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[27]"><a href="#virtex2-DCM_V2-bit-MAIN[3][11]">MAIN[3][11]</a></td></tr>

<tr><td>V2_REG_COM bit 28</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[28]"><a href="#virtex2-DCM_V2-bit-MAIN[3][12]">MAIN[3][12]</a></td></tr>

<tr><td>V2_REG_COM bit 29</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[29]"><a href="#virtex2-DCM_V2-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr><td>V2_REG_COM bit 30</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[30]"><a href="#virtex2-DCM_V2-bit-MAIN[3][14]">MAIN[3][14]</a></td></tr>

<tr><td>V2_REG_COM bit 31</td><td id="virtex2-DCM_V2-DCM-V2_REG_COM[31]"><a href="#virtex2-DCM_V2-bit-MAIN[3][15]">MAIN[3][15]</a></td></tr>

<tr><td>V2_REG_DFS bit 0</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][16]">MAIN[3][16]</a></td></tr>

<tr><td>V2_REG_DFS bit 1</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][17]">MAIN[3][17]</a></td></tr>

<tr><td>V2_REG_DFS bit 2</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[2]"><a href="#virtex2-DCM_V2-bit-MAIN[3][18]">MAIN[3][18]</a></td></tr>

<tr><td>V2_REG_DFS bit 3</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[3]"><a href="#virtex2-DCM_V2-bit-MAIN[3][19]">MAIN[3][19]</a></td></tr>

<tr><td>V2_REG_DFS bit 4</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[4]"><a href="#virtex2-DCM_V2-bit-MAIN[3][20]">MAIN[3][20]</a></td></tr>

<tr><td>V2_REG_DFS bit 5</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[5]"><a href="#virtex2-DCM_V2-bit-MAIN[3][21]">MAIN[3][21]</a></td></tr>

<tr><td>V2_REG_DFS bit 6</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[6]"><a href="#virtex2-DCM_V2-bit-MAIN[3][22]">MAIN[3][22]</a></td></tr>

<tr><td>V2_REG_DFS bit 7</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[7]"><a href="#virtex2-DCM_V2-bit-MAIN[3][23]">MAIN[3][23]</a></td></tr>

<tr><td>V2_REG_DFS bit 8</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[8]"><a href="#virtex2-DCM_V2-bit-MAIN[3][24]">MAIN[3][24]</a></td></tr>

<tr><td>V2_REG_DFS bit 9</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[9]"><a href="#virtex2-DCM_V2-bit-MAIN[3][25]">MAIN[3][25]</a></td></tr>

<tr><td>V2_REG_DFS bit 10</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[10]"><a href="#virtex2-DCM_V2-bit-MAIN[3][26]">MAIN[3][26]</a></td></tr>

<tr><td>V2_REG_DFS bit 11</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[11]"><a href="#virtex2-DCM_V2-bit-MAIN[3][27]">MAIN[3][27]</a></td></tr>

<tr><td>V2_REG_DFS bit 12</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[12]"><a href="#virtex2-DCM_V2-bit-MAIN[3][28]">MAIN[3][28]</a></td></tr>

<tr><td>V2_REG_DFS bit 13</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[13]"><a href="#virtex2-DCM_V2-bit-MAIN[3][29]">MAIN[3][29]</a></td></tr>

<tr><td>V2_REG_DFS bit 14</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[14]"><a href="#virtex2-DCM_V2-bit-MAIN[3][30]">MAIN[3][30]</a></td></tr>

<tr><td>V2_REG_DFS bit 15</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[15]"><a href="#virtex2-DCM_V2-bit-MAIN[3][31]">MAIN[3][31]</a></td></tr>

<tr><td>V2_REG_DFS bit 16</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[16]"><a href="#virtex2-DCM_V2-bit-MAIN[3][32]">MAIN[3][32]</a></td></tr>

<tr><td>V2_REG_DFS bit 17</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[17]"><a href="#virtex2-DCM_V2-bit-MAIN[3][33]">MAIN[3][33]</a></td></tr>

<tr><td>V2_REG_DFS bit 18</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[18]"><a href="#virtex2-DCM_V2-bit-MAIN[3][34]">MAIN[3][34]</a></td></tr>

<tr><td>V2_REG_DFS bit 19</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[19]"><a href="#virtex2-DCM_V2-bit-MAIN[3][35]">MAIN[3][35]</a></td></tr>

<tr><td>V2_REG_DFS bit 20</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[20]"><a href="#virtex2-DCM_V2-bit-MAIN[3][36]">MAIN[3][36]</a></td></tr>

<tr><td>V2_REG_DFS bit 21</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[21]"><a href="#virtex2-DCM_V2-bit-MAIN[3][37]">MAIN[3][37]</a></td></tr>

<tr><td>V2_REG_DFS bit 22</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[22]"><a href="#virtex2-DCM_V2-bit-MAIN[3][38]">MAIN[3][38]</a></td></tr>

<tr><td>V2_REG_DFS bit 23</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[23]"><a href="#virtex2-DCM_V2-bit-MAIN[3][39]">MAIN[3][39]</a></td></tr>

<tr><td>V2_REG_DFS bit 24</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[24]"><a href="#virtex2-DCM_V2-bit-MAIN[3][40]">MAIN[3][40]</a></td></tr>

<tr><td>V2_REG_DFS bit 25</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[25]"><a href="#virtex2-DCM_V2-bit-MAIN[3][41]">MAIN[3][41]</a></td></tr>

<tr><td>V2_REG_DFS bit 26</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[26]"><a href="#virtex2-DCM_V2-bit-MAIN[3][42]">MAIN[3][42]</a></td></tr>

<tr><td>V2_REG_DFS bit 27</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[27]"><a href="#virtex2-DCM_V2-bit-MAIN[3][43]">MAIN[3][43]</a></td></tr>

<tr><td>V2_REG_DFS bit 28</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[28]"><a href="#virtex2-DCM_V2-bit-MAIN[3][44]">MAIN[3][44]</a></td></tr>

<tr><td>V2_REG_DFS bit 29</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[29]"><a href="#virtex2-DCM_V2-bit-MAIN[3][45]">MAIN[3][45]</a></td></tr>

<tr><td>V2_REG_DFS bit 30</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[30]"><a href="#virtex2-DCM_V2-bit-MAIN[3][46]">MAIN[3][46]</a></td></tr>

<tr><td>V2_REG_DFS bit 31</td><td id="virtex2-DCM_V2-DCM-V2_REG_DFS[31]"><a href="#virtex2-DCM_V2-bit-MAIN[3][47]">MAIN[3][47]</a></td></tr>

<tr><td>V2_REG_DLLC bit 0</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][32]">MAIN[0][32]</a></td></tr>

<tr><td>V2_REG_DLLC bit 1</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][33]">MAIN[0][33]</a></td></tr>

<tr><td>V2_REG_DLLC bit 2</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][34]">MAIN[0][34]</a></td></tr>

<tr><td>V2_REG_DLLC bit 3</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][35]">MAIN[0][35]</a></td></tr>

<tr><td>V2_REG_DLLC bit 4</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[4]"><a href="#virtex2-DCM_V2-bit-MAIN[0][36]">MAIN[0][36]</a></td></tr>

<tr><td>V2_REG_DLLC bit 5</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[5]"><a href="#virtex2-DCM_V2-bit-MAIN[0][37]">MAIN[0][37]</a></td></tr>

<tr><td>V2_REG_DLLC bit 6</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[6]"><a href="#virtex2-DCM_V2-bit-MAIN[0][38]">MAIN[0][38]</a></td></tr>

<tr><td>V2_REG_DLLC bit 7</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[7]"><a href="#virtex2-DCM_V2-bit-MAIN[0][39]">MAIN[0][39]</a></td></tr>

<tr><td>V2_REG_DLLC bit 8</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[8]"><a href="#virtex2-DCM_V2-bit-MAIN[0][40]">MAIN[0][40]</a></td></tr>

<tr><td>V2_REG_DLLC bit 9</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[9]"><a href="#virtex2-DCM_V2-bit-MAIN[0][41]">MAIN[0][41]</a></td></tr>

<tr><td>V2_REG_DLLC bit 10</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[10]"><a href="#virtex2-DCM_V2-bit-MAIN[0][42]">MAIN[0][42]</a></td></tr>

<tr><td>V2_REG_DLLC bit 11</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[11]"><a href="#virtex2-DCM_V2-bit-MAIN[0][43]">MAIN[0][43]</a></td></tr>

<tr><td>V2_REG_DLLC bit 12</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[12]"><a href="#virtex2-DCM_V2-bit-MAIN[0][44]">MAIN[0][44]</a></td></tr>

<tr><td>V2_REG_DLLC bit 13</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[13]"><a href="#virtex2-DCM_V2-bit-MAIN[0][45]">MAIN[0][45]</a></td></tr>

<tr><td>V2_REG_DLLC bit 14</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[14]"><a href="#virtex2-DCM_V2-bit-MAIN[0][46]">MAIN[0][46]</a></td></tr>

<tr><td>V2_REG_DLLC bit 15</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[15]"><a href="#virtex2-DCM_V2-bit-MAIN[0][47]">MAIN[0][47]</a></td></tr>

<tr><td>V2_REG_DLLC bit 16</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[16]"><a href="#virtex2-DCM_V2-bit-MAIN[0][48]">MAIN[0][48]</a></td></tr>

<tr><td>V2_REG_DLLC bit 17</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[17]"><a href="#virtex2-DCM_V2-bit-MAIN[0][49]">MAIN[0][49]</a></td></tr>

<tr><td>V2_REG_DLLC bit 18</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[18]"><a href="#virtex2-DCM_V2-bit-MAIN[0][50]">MAIN[0][50]</a></td></tr>

<tr><td>V2_REG_DLLC bit 19</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[19]"><a href="#virtex2-DCM_V2-bit-MAIN[0][51]">MAIN[0][51]</a></td></tr>

<tr><td>V2_REG_DLLC bit 20</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[20]"><a href="#virtex2-DCM_V2-bit-MAIN[0][52]">MAIN[0][52]</a></td></tr>

<tr><td>V2_REG_DLLC bit 21</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[21]"><a href="#virtex2-DCM_V2-bit-MAIN[0][53]">MAIN[0][53]</a></td></tr>

<tr><td>V2_REG_DLLC bit 22</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[22]"><a href="#virtex2-DCM_V2-bit-MAIN[0][54]">MAIN[0][54]</a></td></tr>

<tr><td>V2_REG_DLLC bit 23</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[23]"><a href="#virtex2-DCM_V2-bit-MAIN[0][55]">MAIN[0][55]</a></td></tr>

<tr><td>V2_REG_DLLC bit 24</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[24]"><a href="#virtex2-DCM_V2-bit-MAIN[0][56]">MAIN[0][56]</a></td></tr>

<tr><td>V2_REG_DLLC bit 25</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[25]"><a href="#virtex2-DCM_V2-bit-MAIN[0][57]">MAIN[0][57]</a></td></tr>

<tr><td>V2_REG_DLLC bit 26</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[26]"><a href="#virtex2-DCM_V2-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

<tr><td>V2_REG_DLLC bit 27</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[27]"><a href="#virtex2-DCM_V2-bit-MAIN[0][59]">MAIN[0][59]</a></td></tr>

<tr><td>V2_REG_DLLC bit 28</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[28]"><a href="#virtex2-DCM_V2-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

<tr><td>V2_REG_DLLC bit 29</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[29]"><a href="#virtex2-DCM_V2-bit-MAIN[0][61]">MAIN[0][61]</a></td></tr>

<tr><td>V2_REG_DLLC bit 30</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[30]"><a href="#virtex2-DCM_V2-bit-MAIN[0][62]">MAIN[0][62]</a></td></tr>

<tr><td>V2_REG_DLLC bit 31</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLC[31]"><a href="#virtex2-DCM_V2-bit-MAIN[0][63]">MAIN[0][63]</a></td></tr>

<tr><td>V2_REG_DLLS bit 0</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

<tr><td>V2_REG_DLLS bit 1</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][1]">MAIN[0][1]</a></td></tr>

<tr><td>V2_REG_DLLS bit 2</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr><td>V2_REG_DLLS bit 3</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

<tr><td>V2_REG_DLLS bit 4</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[4]"><a href="#virtex2-DCM_V2-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr><td>V2_REG_DLLS bit 5</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[5]"><a href="#virtex2-DCM_V2-bit-MAIN[0][5]">MAIN[0][5]</a></td></tr>

<tr><td>V2_REG_DLLS bit 6</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[6]"><a href="#virtex2-DCM_V2-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr><td>V2_REG_DLLS bit 7</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[7]"><a href="#virtex2-DCM_V2-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr><td>V2_REG_DLLS bit 8</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[8]"><a href="#virtex2-DCM_V2-bit-MAIN[0][8]">MAIN[0][8]</a></td></tr>

<tr><td>V2_REG_DLLS bit 9</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[9]"><a href="#virtex2-DCM_V2-bit-MAIN[0][9]">MAIN[0][9]</a></td></tr>

<tr><td>V2_REG_DLLS bit 10</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[10]"><a href="#virtex2-DCM_V2-bit-MAIN[0][10]">MAIN[0][10]</a></td></tr>

<tr><td>V2_REG_DLLS bit 11</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[11]"><a href="#virtex2-DCM_V2-bit-MAIN[0][11]">MAIN[0][11]</a></td></tr>

<tr><td>V2_REG_DLLS bit 12</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[12]"><a href="#virtex2-DCM_V2-bit-MAIN[0][12]">MAIN[0][12]</a></td></tr>

<tr><td>V2_REG_DLLS bit 13</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[13]"><a href="#virtex2-DCM_V2-bit-MAIN[0][13]">MAIN[0][13]</a></td></tr>

<tr><td>V2_REG_DLLS bit 14</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[14]"><a href="#virtex2-DCM_V2-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>V2_REG_DLLS bit 15</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[15]"><a href="#virtex2-DCM_V2-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>V2_REG_DLLS bit 16</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[16]"><a href="#virtex2-DCM_V2-bit-MAIN[0][16]">MAIN[0][16]</a></td></tr>

<tr><td>V2_REG_DLLS bit 17</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[17]"><a href="#virtex2-DCM_V2-bit-MAIN[0][17]">MAIN[0][17]</a></td></tr>

<tr><td>V2_REG_DLLS bit 18</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[18]"><a href="#virtex2-DCM_V2-bit-MAIN[0][18]">MAIN[0][18]</a></td></tr>

<tr><td>V2_REG_DLLS bit 19</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[19]"><a href="#virtex2-DCM_V2-bit-MAIN[0][19]">MAIN[0][19]</a></td></tr>

<tr><td>V2_REG_DLLS bit 20</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[20]"><a href="#virtex2-DCM_V2-bit-MAIN[0][20]">MAIN[0][20]</a></td></tr>

<tr><td>V2_REG_DLLS bit 21</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[21]"><a href="#virtex2-DCM_V2-bit-MAIN[0][21]">MAIN[0][21]</a></td></tr>

<tr><td>V2_REG_DLLS bit 22</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[22]"><a href="#virtex2-DCM_V2-bit-MAIN[0][22]">MAIN[0][22]</a></td></tr>

<tr><td>V2_REG_DLLS bit 23</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[23]"><a href="#virtex2-DCM_V2-bit-MAIN[0][23]">MAIN[0][23]</a></td></tr>

<tr><td>V2_REG_DLLS bit 24</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[24]"><a href="#virtex2-DCM_V2-bit-MAIN[0][24]">MAIN[0][24]</a></td></tr>

<tr><td>V2_REG_DLLS bit 25</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[25]"><a href="#virtex2-DCM_V2-bit-MAIN[0][25]">MAIN[0][25]</a></td></tr>

<tr><td>V2_REG_DLLS bit 26</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[26]"><a href="#virtex2-DCM_V2-bit-MAIN[0][26]">MAIN[0][26]</a></td></tr>

<tr><td>V2_REG_DLLS bit 27</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[27]"><a href="#virtex2-DCM_V2-bit-MAIN[0][27]">MAIN[0][27]</a></td></tr>

<tr><td>V2_REG_DLLS bit 28</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[28]"><a href="#virtex2-DCM_V2-bit-MAIN[0][28]">MAIN[0][28]</a></td></tr>

<tr><td>V2_REG_DLLS bit 29</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[29]"><a href="#virtex2-DCM_V2-bit-MAIN[0][29]">MAIN[0][29]</a></td></tr>

<tr><td>V2_REG_DLLS bit 30</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[30]"><a href="#virtex2-DCM_V2-bit-MAIN[0][30]">MAIN[0][30]</a></td></tr>

<tr><td>V2_REG_DLLS bit 31</td><td id="virtex2-DCM_V2-DCM-V2_REG_DLLS[31]"><a href="#virtex2-DCM_V2-bit-MAIN[0][31]">MAIN[0][31]</a></td></tr>

<tr><td>V2_REG_MISC bit 0</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][48]">MAIN[3][48]</a></td></tr>

<tr><td>V2_REG_MISC bit 1</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][49]">MAIN[3][49]</a></td></tr>

<tr><td>V2_REG_MISC bit 2</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[2]"><a href="#virtex2-DCM_V2-bit-MAIN[3][50]">MAIN[3][50]</a></td></tr>

<tr><td>V2_REG_MISC bit 3</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[3]"><a href="#virtex2-DCM_V2-bit-MAIN[3][51]">MAIN[3][51]</a></td></tr>

<tr><td>V2_REG_MISC bit 4</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[4]"><a href="#virtex2-DCM_V2-bit-MAIN[3][52]">MAIN[3][52]</a></td></tr>

<tr><td>V2_REG_MISC bit 5</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[5]"><a href="#virtex2-DCM_V2-bit-MAIN[3][53]">MAIN[3][53]</a></td></tr>

<tr><td>V2_REG_MISC bit 6</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[6]"><a href="#virtex2-DCM_V2-bit-MAIN[3][54]">MAIN[3][54]</a></td></tr>

<tr><td>V2_REG_MISC bit 7</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[7]"><a href="#virtex2-DCM_V2-bit-MAIN[3][55]">MAIN[3][55]</a></td></tr>

<tr><td>V2_REG_MISC bit 8</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[8]"><a href="#virtex2-DCM_V2-bit-MAIN[3][56]">MAIN[3][56]</a></td></tr>

<tr><td>V2_REG_MISC bit 9</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[9]"><a href="#virtex2-DCM_V2-bit-MAIN[3][57]">MAIN[3][57]</a></td></tr>

<tr><td>V2_REG_MISC bit 10</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[10]"><a href="#virtex2-DCM_V2-bit-MAIN[3][58]">MAIN[3][58]</a></td></tr>

<tr><td>V2_REG_MISC bit 11</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[11]"><a href="#virtex2-DCM_V2-bit-MAIN[3][59]">MAIN[3][59]</a></td></tr>

<tr><td>V2_REG_MISC bit 12</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[12]"><a href="#virtex2-DCM_V2-bit-MAIN[3][60]">MAIN[3][60]</a></td></tr>

<tr><td>V2_REG_MISC bit 13</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[13]"><a href="#virtex2-DCM_V2-bit-MAIN[3][61]">MAIN[3][61]</a></td></tr>

<tr><td>V2_REG_MISC bit 14</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[14]"><a href="#virtex2-DCM_V2-bit-MAIN[3][62]">MAIN[3][62]</a></td></tr>

<tr><td>V2_REG_MISC bit 15</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[15]"><a href="#virtex2-DCM_V2-bit-MAIN[3][63]">MAIN[3][63]</a></td></tr>

<tr><td>V2_REG_MISC bit 16</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[16]"><a href="#virtex2-DCM_V2-bit-MAIN[3][64]">MAIN[3][64]</a></td></tr>

<tr><td>V2_REG_MISC bit 17</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[17]"><a href="#virtex2-DCM_V2-bit-MAIN[3][65]">MAIN[3][65]</a></td></tr>

<tr><td>V2_REG_MISC bit 18</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[18]"><a href="#virtex2-DCM_V2-bit-MAIN[3][66]">MAIN[3][66]</a></td></tr>

<tr><td>V2_REG_MISC bit 19</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[19]"><a href="#virtex2-DCM_V2-bit-MAIN[3][67]">MAIN[3][67]</a></td></tr>

<tr><td>V2_REG_MISC bit 20</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[20]"><a href="#virtex2-DCM_V2-bit-MAIN[3][68]">MAIN[3][68]</a></td></tr>

<tr><td>V2_REG_MISC bit 21</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[21]"><a href="#virtex2-DCM_V2-bit-MAIN[3][69]">MAIN[3][69]</a></td></tr>

<tr><td>V2_REG_MISC bit 22</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[22]"><a href="#virtex2-DCM_V2-bit-MAIN[3][70]">MAIN[3][70]</a></td></tr>

<tr><td>V2_REG_MISC bit 23</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[23]"><a href="#virtex2-DCM_V2-bit-MAIN[3][71]">MAIN[3][71]</a></td></tr>

<tr><td>V2_REG_MISC bit 24</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[24]"><a href="#virtex2-DCM_V2-bit-MAIN[3][72]">MAIN[3][72]</a></td></tr>

<tr><td>V2_REG_MISC bit 25</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[25]"><a href="#virtex2-DCM_V2-bit-MAIN[3][73]">MAIN[3][73]</a></td></tr>

<tr><td>V2_REG_MISC bit 26</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[26]"><a href="#virtex2-DCM_V2-bit-MAIN[3][74]">MAIN[3][74]</a></td></tr>

<tr><td>V2_REG_MISC bit 27</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[27]"><a href="#virtex2-DCM_V2-bit-MAIN[3][75]">MAIN[3][75]</a></td></tr>

<tr><td>V2_REG_MISC bit 28</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[28]"><a href="#virtex2-DCM_V2-bit-MAIN[3][76]">MAIN[3][76]</a></td></tr>

<tr><td>V2_REG_MISC bit 29</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[29]"><a href="#virtex2-DCM_V2-bit-MAIN[3][77]">MAIN[3][77]</a></td></tr>

<tr><td>V2_REG_MISC bit 30</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[30]"><a href="#virtex2-DCM_V2-bit-MAIN[3][78]">MAIN[3][78]</a></td></tr>

<tr><td>V2_REG_MISC bit 31</td><td id="virtex2-DCM_V2-DCM-V2_REG_MISC[31]"><a href="#virtex2-DCM_V2-bit-MAIN[3][79]">MAIN[3][79]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 0</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][28]">MAIN[3][28]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 1</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][29]">MAIN[3][29]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 2</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[2]"><a href="#virtex2-DCM_V2-bit-MAIN[3][30]">MAIN[3][30]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 3</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[3]"><a href="#virtex2-DCM_V2-bit-MAIN[3][31]">MAIN[3][31]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 4</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[4]"><a href="#virtex2-DCM_V2-bit-MAIN[3][32]">MAIN[3][32]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 5</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[5]"><a href="#virtex2-DCM_V2-bit-MAIN[3][33]">MAIN[3][33]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 6</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[6]"><a href="#virtex2-DCM_V2-bit-MAIN[3][34]">MAIN[3][34]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 7</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[7]"><a href="#virtex2-DCM_V2-bit-MAIN[3][35]">MAIN[3][35]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 8</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[8]"><a href="#virtex2-DCM_V2-bit-MAIN[3][36]">MAIN[3][36]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 9</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[9]"><a href="#virtex2-DCM_V2-bit-MAIN[3][37]">MAIN[3][37]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 10</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[10]"><a href="#virtex2-DCM_V2-bit-MAIN[3][38]">MAIN[3][38]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 11</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[11]"><a href="#virtex2-DCM_V2-bit-MAIN[3][39]">MAIN[3][39]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 0</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][16]">MAIN[3][16]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 1</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][17]">MAIN[3][17]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 2</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[2]"><a href="#virtex2-DCM_V2-bit-MAIN[3][18]">MAIN[3][18]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 3</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[3]"><a href="#virtex2-DCM_V2-bit-MAIN[3][19]">MAIN[3][19]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 4</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[4]"><a href="#virtex2-DCM_V2-bit-MAIN[3][20]">MAIN[3][20]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 5</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[5]"><a href="#virtex2-DCM_V2-bit-MAIN[3][21]">MAIN[3][21]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 6</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[6]"><a href="#virtex2-DCM_V2-bit-MAIN[3][22]">MAIN[3][22]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 7</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[7]"><a href="#virtex2-DCM_V2-bit-MAIN[3][23]">MAIN[3][23]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 8</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[8]"><a href="#virtex2-DCM_V2-bit-MAIN[3][24]">MAIN[3][24]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 9</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[9]"><a href="#virtex2-DCM_V2-bit-MAIN[3][25]">MAIN[3][25]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 10</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[10]"><a href="#virtex2-DCM_V2-bit-MAIN[3][26]">MAIN[3][26]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 11</td><td id="virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[11]"><a href="#virtex2-DCM_V2-bit-MAIN[3][27]">MAIN[3][27]</a></td></tr>

<tr><td>V2_DUTY_CYCLE_CORRECTION bit 0</td><td id="virtex2-DCM_V2-DCM-V2_DUTY_CYCLE_CORRECTION[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][32]">MAIN[0][32]</a></td></tr>

<tr><td>V2_DUTY_CYCLE_CORRECTION bit 1</td><td id="virtex2-DCM_V2-DCM-V2_DUTY_CYCLE_CORRECTION[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][33]">MAIN[0][33]</a></td></tr>

<tr><td>V2_DUTY_CYCLE_CORRECTION bit 2</td><td id="virtex2-DCM_V2-DCM-V2_DUTY_CYCLE_CORRECTION[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][34]">MAIN[0][34]</a></td></tr>

<tr><td>V2_DUTY_CYCLE_CORRECTION bit 3</td><td id="virtex2-DCM_V2-DCM-V2_DUTY_CYCLE_CORRECTION[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][35]">MAIN[0][35]</a></td></tr>

<tr><td>DSS_ENABLE</td><td id="virtex2-DCM_V2-DCM-DSS_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[0][20]">MAIN[0][20]</a></td></tr>

<tr><td>DSS_MODE</td><td><a href="#virtex2-DCM_V2-DCM-DSS_MODE">[enum: DCM_DSS_MODE]</a></td></tr>

<tr><td>CLKFB_ENABLE</td><td id="virtex2-DCM_V2-DCM-CLKFB_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[0][18]">MAIN[0][18]</a></td></tr>

<tr><td>STATUS1_ENABLE</td><td id="virtex2-DCM_V2-DCM-STATUS1_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

<tr><td>STATUS7_ENABLE</td><td id="virtex2-DCM_V2-DCM-STATUS7_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[0][59]">MAIN[0][59]</a></td></tr>

<tr><td>PL_CENTERED</td><td id="virtex2-DCM_V2-DCM-PL_CENTERED"><a href="#virtex2-DCM_V2-bit-MAIN[3][47]">MAIN[3][47]</a></td></tr>

<tr><td>PS_CENTERED</td><td id="virtex2-DCM_V2-DCM-PS_CENTERED"><a href="#virtex2-DCM_V2-bit-MAIN[0][57]">MAIN[0][57]</a></td></tr>

<tr><td>PS_MODE</td><td><a href="#virtex2-DCM_V2-DCM-PS_MODE">[enum: DCM_PS_MODE]</a></td></tr>

<tr><td>SEL_PL_DLY bit 0</td><td id="virtex2-DCM_V2-DCM-SEL_PL_DLY[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][45]">MAIN[3][45]</a></td></tr>

<tr><td>SEL_PL_DLY bit 1</td><td id="virtex2-DCM_V2-DCM-SEL_PL_DLY[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][46]">MAIN[3][46]</a></td></tr>

<tr><td>COIN_WINDOW bit 0</td><td id="virtex2-DCM_V2-DCM-COIN_WINDOW[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr><td>COIN_WINDOW bit 1</td><td id="virtex2-DCM_V2-DCM-COIN_WINDOW[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][14]">MAIN[3][14]</a></td></tr>

<tr><td>NON_STOP</td><td id="virtex2-DCM_V2-DCM-NON_STOP"><a href="#virtex2-DCM_V2-bit-MAIN[3][15]">MAIN[3][15]</a></td></tr>

<tr><td>V2_EN_DUMMY_OSC bit 0</td><td id="virtex2-DCM_V2-DCM-V2_EN_DUMMY_OSC[0]"><a href="#virtex2-DCM_V2-bit-TERM[7][6]">TERM[7][6]</a></td></tr>

<tr><td>V2_EN_DUMMY_OSC bit 1</td><td id="virtex2-DCM_V2-DCM-V2_EN_DUMMY_OSC[1]"><a href="#virtex2-DCM_V2-bit-TERM[7][7]">TERM[7][7]</a></td></tr>

<tr><td>V2_EN_DUMMY_OSC bit 2</td><td id="virtex2-DCM_V2-DCM-V2_EN_DUMMY_OSC[2]"><a href="#virtex2-DCM_V2-bit-TERM[7][11]">TERM[7][11]</a></td></tr>

<tr><td>EN_DUMMY_OSC_OR_NON_STOP</td><td id="virtex2-DCM_V2-DCM-EN_DUMMY_OSC_OR_NON_STOP"><a href="#virtex2-DCM_V2-bit-TERM[7][9]">TERM[7][9]</a></td></tr>

<tr><td>EN_OSC_COARSE</td><td id="virtex2-DCM_V2-DCM-EN_OSC_COARSE"><a href="#virtex2-DCM_V2-bit-TERM[6][9]">TERM[6][9]</a></td></tr>

<tr><td>FACTORY_JF1 bit 0</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF1[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][8]">MAIN[0][8]</a></td></tr>

<tr><td>FACTORY_JF1 bit 1</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF1[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][9]">MAIN[0][9]</a></td></tr>

<tr><td>FACTORY_JF1 bit 2</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF1[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][10]">MAIN[0][10]</a></td></tr>

<tr><td>FACTORY_JF1 bit 3</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF1[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][11]">MAIN[0][11]</a></td></tr>

<tr><td>FACTORY_JF1 bit 4</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF1[4]"><a href="#virtex2-DCM_V2-bit-MAIN[0][12]">MAIN[0][12]</a></td></tr>

<tr><td>FACTORY_JF1 bit 5</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF1[5]"><a href="#virtex2-DCM_V2-bit-MAIN[0][13]">MAIN[0][13]</a></td></tr>

<tr><td>FACTORY_JF1 bit 6</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF1[6]"><a href="#virtex2-DCM_V2-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>FACTORY_JF1 bit 7</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF1[7]"><a href="#virtex2-DCM_V2-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>FACTORY_JF2 bit 0</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF2[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

<tr><td>FACTORY_JF2 bit 1</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF2[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][1]">MAIN[0][1]</a></td></tr>

<tr><td>FACTORY_JF2 bit 2</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF2[2]"><a href="#virtex2-DCM_V2-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr><td>FACTORY_JF2 bit 3</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF2[3]"><a href="#virtex2-DCM_V2-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

<tr><td>FACTORY_JF2 bit 4</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF2[4]"><a href="#virtex2-DCM_V2-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr><td>FACTORY_JF2 bit 5</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF2[5]"><a href="#virtex2-DCM_V2-bit-MAIN[0][5]">MAIN[0][5]</a></td></tr>

<tr><td>FACTORY_JF2 bit 6</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF2[6]"><a href="#virtex2-DCM_V2-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr><td>FACTORY_JF2 bit 7</td><td id="virtex2-DCM_V2-DCM-FACTORY_JF2[7]"><a href="#virtex2-DCM_V2-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr><td>TEST_ENABLE</td><td id="virtex2-DCM_V2-DCM-TEST_ENABLE"><a href="#virtex2-DCM_V2-bit-MAIN[3][79]">MAIN[3][79]</a></td></tr>

<tr><td>TEST_OSC</td><td><a href="#virtex2-DCM_V2-DCM-TEST_OSC">[enum: DCM_TEST_OSC]</a></td></tr>

<tr><td>ZD2_BY1</td><td id="virtex2-DCM_V2-DCM-ZD2_BY1"><a href="#virtex2-DCM_V2-bit-TERM[7][10]">TERM[7][10]</a></td></tr>

<tr><td>V2_VBG_SEL bit 0</td><td id="virtex2-DCM_V2-DCM-V2_VBG_SEL[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][8]">MAIN[3][8]</a></td></tr>

<tr><td>V2_VBG_SEL bit 1</td><td id="virtex2-DCM_V2-DCM-V2_VBG_SEL[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

<tr><td>V2_VBG_SEL bit 2</td><td id="virtex2-DCM_V2-DCM-V2_VBG_SEL[2]"><a href="#virtex2-DCM_V2-bit-MAIN[3][10]">MAIN[3][10]</a></td></tr>

<tr><td>V2_VBG_PD bit 0</td><td id="virtex2-DCM_V2-DCM-V2_VBG_PD[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][11]">MAIN[3][11]</a></td></tr>

<tr><td>V2_VBG_PD bit 1</td><td id="virtex2-DCM_V2-DCM-V2_VBG_PD[1]"><a href="#virtex2-DCM_V2-bit-MAIN[3][12]">MAIN[3][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 enum DCM_CLKDV_MODE</caption>
<thead>
<tr id="virtex2-DCM_V2-DCM-CLKDV_MODE"><th>DCM.CLKDV_MODE</th><td id="virtex2-DCM_V2-DCM-CLKDV_MODE[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][52]">MAIN[0][52]</a></td></tr>

</thead>

<tbody>
<tr><td>HALF</td><td>0</td></tr>

<tr><td>INT</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 enum DCM_FREQUENCY_MODE</caption>
<thead>
<tr id="virtex2-DCM_V2-DCM-DLL_FREQUENCY_MODE"><th>DCM.DLL_FREQUENCY_MODE</th><td id="virtex2-DCM_V2-DCM-DLL_FREQUENCY_MODE[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][56]">MAIN[0][56]</a></td></tr>

<tr id="virtex2-DCM_V2-DCM-DFS_FREQUENCY_MODE"><th>DCM.DFS_FREQUENCY_MODE</th><td id="virtex2-DCM_V2-DCM-DFS_FREQUENCY_MODE[0]"><a href="#virtex2-DCM_V2-bit-MAIN[3][44]">MAIN[3][44]</a></td></tr>

</thead>

<tbody>
<tr><td>LOW</td><td>0</td></tr>

<tr><td>HIGH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 enum DCM_DSS_MODE</caption>
<thead>
<tr id="virtex2-DCM_V2-DCM-DSS_MODE"><th>DCM.DSS_MODE</th><td id="virtex2-DCM_V2-DCM-DSS_MODE[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="virtex2-DCM_V2-DCM-DSS_MODE[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][30]">MAIN[0][30]</a></td></tr>

</thead>

<tbody>
<tr><td>SPREAD_2</td><td>0</td><td>0</td></tr>

<tr><td>SPREAD_4</td><td>0</td><td>1</td></tr>

<tr><td>SPREAD_6</td><td>1</td><td>0</td></tr>

<tr><td>SPREAD_8</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 enum DCM_PS_MODE</caption>
<thead>
<tr id="virtex2-DCM_V2-DCM-PS_MODE"><th>DCM.PS_MODE</th><td id="virtex2-DCM_V2-DCM-PS_MODE[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

</thead>

<tbody>
<tr><td>CLKIN</td><td>1</td></tr>

<tr><td>CLKFB</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 enum DCM_TEST_OSC</caption>
<thead>
<tr id="virtex2-DCM_V2-DCM-TEST_OSC"><th>DCM.TEST_OSC</th><td id="virtex2-DCM_V2-DCM-TEST_OSC[1]"><a href="#virtex2-DCM_V2-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="virtex2-DCM_V2-DCM-TEST_OSC[0]"><a href="#virtex2-DCM_V2-bit-MAIN[0][53]">MAIN[0][53]</a></td></tr>

</thead>

<tbody>
<tr><td>_90</td><td>0</td><td>0</td></tr>

<tr><td>_180</td><td>0</td><td>1</td></tr>

<tr><td>_270</td><td>1</td><td>0</td></tr>

<tr><td>_360</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_DCM_CLK_OPTINV[0]</td><td>DCM.CLKFB</td></tr>

<tr><td>IMUX_DCM_CLK_OPTINV[1]</td><td>DCM.CLKIN</td></tr>

<tr><td>IMUX_DCM_CLK_OPTINV[2]</td><td>DCM.PSCLK</td></tr>

<tr><td>IMUX_G0_DATA[0]</td><td>DCM.DSSEN</td></tr>

<tr><td>IMUX_G0_DATA[1]</td><td>DCM.CTLSEL[0]</td></tr>

<tr><td>IMUX_G0_DATA[2]</td><td>DCM.CTLSEL[1]</td></tr>

<tr><td>IMUX_G0_DATA[3]</td><td>DCM.CTLSEL[2]</td></tr>

<tr><td>IMUX_G1_DATA[0]</td><td>DCM.PSEN</td></tr>

<tr><td>IMUX_G1_DATA[1]</td><td>DCM.CTLOSC2</td></tr>

<tr><td>IMUX_G1_DATA[2]</td><td>DCM.CTLOSC1</td></tr>

<tr><td>IMUX_G1_DATA[3]</td><td>DCM.CTLGO</td></tr>

<tr><td>IMUX_G2_DATA[0]</td><td>DCM.PSINCDEC</td></tr>

<tr><td>IMUX_G2_DATA[1]</td><td>DCM.CTLMODE</td></tr>

<tr><td>IMUX_G2_DATA[2]</td><td>DCM.FREEZEDLL</td></tr>

<tr><td>IMUX_G2_DATA[3]</td><td>DCM.FREEZEDFS</td></tr>

<tr><td>IMUX_G3_DATA[0]</td><td>DCM.RST</td></tr>

<tr><td>IMUX_G3_DATA[1]</td><td>DCM.STSADRS[0]</td></tr>

<tr><td>IMUX_G3_DATA[2]</td><td>DCM.STSADRS[1]</td></tr>

<tr><td>IMUX_G3_DATA[3]</td><td>DCM.STSADRS[2]</td></tr>

<tr><td>IMUX_G3_DATA[4]</td><td>DCM.STSADRS[3]</td></tr>

<tr><td>OUT_SEC[2]</td><td>DCM.CLKFX180</td></tr>

<tr><td>OUT_SEC[3]</td><td>DCM.CLKFX</td></tr>

<tr><td>OUT_SEC[4]</td><td>DCM.CLKDV</td></tr>

<tr><td>OUT_SEC[5]</td><td>DCM.CLK2X180</td></tr>

<tr><td>OUT_SEC[6]</td><td>DCM.CLK2X</td></tr>

<tr><td>OUT_SEC[7]</td><td>DCM.CLK270</td></tr>

<tr><td>OUT_SEC[8]</td><td>DCM.CLK180</td></tr>

<tr><td>OUT_SEC[9]</td><td>DCM.CLK90</td></tr>

<tr><td>OUT_SEC[10]</td><td>DCM.CLK0</td></tr>

<tr><td>OUT_SEC[11]</td><td>DCM.CONCUR</td></tr>

<tr><td>OUT_SEC[12]</td><td>DCM.PSDONE</td></tr>

<tr><td>OUT_SEC[13]</td><td>DCM.LOCKED</td></tr>

<tr><td>OUT_HALF0[14]</td><td>DCM.STATUS[0]</td></tr>

<tr><td>OUT_HALF0[15]</td><td>DCM.STATUS[1]</td></tr>

<tr><td>OUT_HALF0[16]</td><td>DCM.STATUS[2]</td></tr>

<tr><td>OUT_HALF0[17]</td><td>DCM.STATUS[3]</td></tr>

<tr><td>OUT_HALF1[14]</td><td>DCM.STATUS[4]</td></tr>

<tr><td>OUT_HALF1[15]</td><td>DCM.STATUS[5]</td></tr>

<tr><td>OUT_HALF1[16]</td><td>DCM.STATUS[6]</td></tr>

<tr><td>OUT_HALF1[17]</td><td>DCM.STATUS[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][79]" title="MAIN[3][79]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[31]">DCM:  V2_REG_MISC bit 31</a>
<a href="#virtex2-DCM_V2-DCM-TEST_ENABLE">DCM:  TEST_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[15]">DCM:  V2_REG_COM bit 15</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][78]" title="MAIN[3][78]">
<a href="#virtex2-DCM_V2-DCM-inpinv-STSADRS[3]">DCM: !invert STSADRS[3]</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[30]">DCM:  V2_REG_MISC bit 30</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][78]" title="MAIN[0][78]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[14]">DCM:  V2_REG_COM bit 14</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][77]" title="MAIN[3][77]">
<a href="#virtex2-DCM_V2-DCM-inpinv-STSADRS[2]">DCM: !invert STSADRS[2]</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[29]">DCM:  V2_REG_MISC bit 29</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[13]">DCM:  V2_REG_COM bit 13</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][76]" title="MAIN[3][76]">
<a href="#virtex2-DCM_V2-DCM-inpinv-STSADRS[1]">DCM: !invert STSADRS[1]</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[28]">DCM:  V2_REG_MISC bit 28</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[12]">DCM:  V2_REG_COM bit 12</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][75]" title="MAIN[3][75]">
<a href="#virtex2-DCM_V2-DCM-inpinv-STSADRS[0]">DCM: !invert STSADRS[0]</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[27]">DCM:  V2_REG_MISC bit 27</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[11]">DCM:  V2_REG_COM bit 11</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][74]" title="MAIN[3][74]">
<a href="#virtex2-DCM_V2-DCM-inpinv-FREEZEDFS">DCM: !invert FREEZEDFS</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[26]">DCM:  V2_REG_MISC bit 26</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][74]" title="MAIN[0][74]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[10]">DCM:  V2_REG_COM bit 10</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][73]" title="MAIN[3][73]">
<a href="#virtex2-DCM_V2-DCM-inpinv-FREEZEDLL">DCM: !invert FREEZEDLL</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[25]">DCM:  V2_REG_MISC bit 25</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][73]" title="MAIN[0][73]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[9]">DCM:  V2_REG_COM bit 9</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][72]" title="MAIN[3][72]">
<a href="#virtex2-DCM_V2-DCM-inpinv-CTLMODE">DCM: !invert CTLMODE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[24]">DCM:  V2_REG_MISC bit 24</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][72]" title="MAIN[0][72]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[8]">DCM:  V2_REG_COM bit 8</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][71]" title="MAIN[3][71]">
<a href="#virtex2-DCM_V2-DCM-inpinv-CTLGO">DCM: !invert CTLGO</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[23]">DCM:  V2_REG_MISC bit 23</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][71]" title="MAIN[0][71]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[7]">DCM:  V2_REG_COM bit 7</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][70]" title="MAIN[3][70]">
<a href="#virtex2-DCM_V2-DCM-inpinv-CTLOSC1">DCM: !invert CTLOSC1</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[22]">DCM:  V2_REG_MISC bit 22</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][70]" title="MAIN[0][70]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[6]">DCM:  V2_REG_COM bit 6</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][69]" title="MAIN[3][69]">
<a href="#virtex2-DCM_V2-DCM-inpinv-CTLOSC2">DCM: !invert CTLOSC2</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[21]">DCM:  V2_REG_MISC bit 21</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][69]" title="MAIN[0][69]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[5]">DCM:  V2_REG_COM bit 5</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][68]" title="MAIN[3][68]">
<a href="#virtex2-DCM_V2-DCM-inpinv-CTLSEL[2]">DCM: !invert CTLSEL[2]</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[20]">DCM:  V2_REG_MISC bit 20</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[4]">DCM:  V2_REG_COM bit 4</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][67]" title="MAIN[3][67]">
<a href="#virtex2-DCM_V2-DCM-inpinv-CTLSEL[1]">DCM: !invert CTLSEL[1]</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[19]">DCM:  V2_REG_MISC bit 19</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[3]">DCM:  V2_REG_COM bit 3</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][66]" title="MAIN[3][66]">
<a href="#virtex2-DCM_V2-DCM-inpinv-CTLSEL[0]">DCM: !invert CTLSEL[0]</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[18]">DCM:  V2_REG_MISC bit 18</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[2]">DCM:  V2_REG_COM bit 2</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][65]" title="MAIN[3][65]">
<a href="#virtex2-DCM_V2-DCM-inpinv-RST">DCM: !invert RST</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[17]">DCM:  V2_REG_MISC bit 17</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][65]" title="MAIN[0][65]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[1]">DCM:  V2_REG_COM bit 1</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][64]" title="MAIN[3][64]">
<a href="#virtex2-DCM_V2-DCM-inpinv-PSINCDEC">DCM: !invert PSINCDEC</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[16]">DCM:  V2_REG_MISC bit 16</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[0]">DCM:  V2_REG_COM bit 0</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][63]" title="MAIN[3][63]">
<a href="#virtex2-DCM_V2-DCM-inpinv-PSEN">DCM: !invert PSEN</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[15]">DCM:  V2_REG_MISC bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[31]">DCM:  V2_REG_DLLC bit 31</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][62]" title="MAIN[3][62]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[14]">DCM:  V2_REG_MISC bit 14</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[30]">DCM:  V2_REG_DLLC bit 30</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][61]" title="MAIN[3][61]">
<a href="#virtex2-DCM_V2-DCM-inpinv-DSSEN">DCM: !invert DSSEN</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[13]">DCM:  V2_REG_MISC bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[29]">DCM:  V2_REG_DLLC bit 29</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][60]" title="MAIN[3][60]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[12]">DCM:  V2_REG_MISC bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[28]">DCM:  V2_REG_DLLC bit 28</a>
<a href="#virtex2-DCM_V2-DCM-STATUS1_ENABLE">DCM:  STATUS1_ENABLE</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][59]" title="MAIN[3][59]">
<a href="#virtex2-DCM_V2-DCM-STARTUP_WAIT">DCM:  STARTUP_WAIT</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[11]">DCM:  V2_REG_MISC bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[27]">DCM:  V2_REG_DLLC bit 27</a>
<a href="#virtex2-DCM_V2-DCM-STATUS7_ENABLE">DCM:  STATUS7_ENABLE</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][58]" title="MAIN[3][58]">
<a href="#virtex2-DCM_V2-DCM-OUT_CONCUR_ENABLE">DCM:  OUT_CONCUR_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[10]">DCM:  V2_REG_MISC bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[26]">DCM:  V2_REG_DLLC bit 26</a>
<a href="#virtex2-DCM_V2-DCM-PS_MODE[0]">DCM:  PS_MODE bit 0</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][57]" title="MAIN[3][57]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLKFX_ENABLE">DCM:  OUT_CLKFX_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[9]">DCM:  V2_REG_MISC bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[25]">DCM:  V2_REG_DLLC bit 25</a>
<a href="#virtex2-DCM_V2-DCM-PS_CENTERED">DCM:  PS_CENTERED</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][56]" title="MAIN[3][56]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLKFX180_ENABLE">DCM:  OUT_CLKFX180_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[8]">DCM:  V2_REG_MISC bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[24]">DCM:  V2_REG_DLLC bit 24</a>
<a href="#virtex2-DCM_V2-DCM-DLL_FREQUENCY_MODE[0]">DCM:  DLL_FREQUENCY_MODE bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][55]" title="MAIN[3][55]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLKDV_ENABLE">DCM:  OUT_CLKDV_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[7]">DCM:  V2_REG_MISC bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#virtex2-DCM_V2-DCM-CLK_FEEDBACK_2X">DCM:  CLK_FEEDBACK_2X</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[23]">DCM:  V2_REG_DLLC bit 23</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][54]" title="MAIN[3][54]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLK2X180_ENABLE">DCM:  OUT_CLK2X180_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[6]">DCM:  V2_REG_MISC bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[22]">DCM:  V2_REG_DLLC bit 22</a>
<a href="#virtex2-DCM_V2-DCM-TEST_OSC[1]">DCM:  TEST_OSC bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLK2X_ENABLE">DCM:  OUT_CLK2X_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[5]">DCM:  V2_REG_MISC bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[21]">DCM:  V2_REG_DLLC bit 21</a>
<a href="#virtex2-DCM_V2-DCM-TEST_OSC[0]">DCM:  TEST_OSC bit 0</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLK270_ENABLE">DCM:  OUT_CLK270_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[4]">DCM:  V2_REG_MISC bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[20]">DCM:  V2_REG_DLLC bit 20</a>
<a href="#virtex2-DCM_V2-DCM-CLKDV_MODE[0]">DCM:  CLKDV_MODE bit 0</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLK180_ENABLE">DCM:  OUT_CLK180_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[3]">DCM:  V2_REG_MISC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_PHASE_FALL[1]">DCM:  CLKDV_PHASE_FALL bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[19]">DCM:  V2_REG_DLLC bit 19</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][50]" title="MAIN[3][50]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLK90_ENABLE">DCM:  OUT_CLK90_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[2]">DCM:  V2_REG_MISC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_PHASE_FALL[0]">DCM:  CLKDV_PHASE_FALL bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[18]">DCM:  V2_REG_DLLC bit 18</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][49]" title="MAIN[3][49]">
<a href="#virtex2-DCM_V2-DCM-OUT_CLK0_ENABLE">DCM:  OUT_CLK0_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[1]">DCM:  V2_REG_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][49]" title="MAIN[0][49]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_PHASE_RISE[1]">DCM:  CLKDV_PHASE_RISE bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[17]">DCM:  V2_REG_DLLC bit 17</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][48]" title="MAIN[3][48]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_MISC[0]">DCM:  V2_REG_MISC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_PHASE_RISE[0]">DCM:  CLKDV_PHASE_RISE bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[16]">DCM:  V2_REG_DLLC bit 16</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][47]" title="MAIN[3][47]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[31]">DCM:  V2_REG_DFS bit 31</a>
<a href="#virtex2-DCM_V2-DCM-PL_CENTERED">DCM:  PL_CENTERED</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL_2[3]">DCM:  CLKDV_COUNT_FALL_2 bit 3</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[15]">DCM:  V2_REG_DLLC bit 15</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][46]" title="MAIN[3][46]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[30]">DCM:  V2_REG_DFS bit 30</a>
<a href="#virtex2-DCM_V2-DCM-SEL_PL_DLY[1]">DCM:  SEL_PL_DLY bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL_2[2]">DCM:  CLKDV_COUNT_FALL_2 bit 2</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[14]">DCM:  V2_REG_DLLC bit 14</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][45]" title="MAIN[3][45]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[29]">DCM:  V2_REG_DFS bit 29</a>
<a href="#virtex2-DCM_V2-DCM-SEL_PL_DLY[0]">DCM:  SEL_PL_DLY bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL_2[1]">DCM:  CLKDV_COUNT_FALL_2 bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[13]">DCM:  V2_REG_DLLC bit 13</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][44]" title="MAIN[3][44]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[28]">DCM:  V2_REG_DFS bit 28</a>
<a href="#virtex2-DCM_V2-DCM-DFS_FREQUENCY_MODE[0]">DCM:  DFS_FREQUENCY_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL_2[0]">DCM:  CLKDV_COUNT_FALL_2 bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[12]">DCM:  V2_REG_DLLC bit 12</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][43]" title="MAIN[3][43]">
<a href="#virtex2-DCM_V2-DCM-DFS_FEEDBACK">DCM:  DFS_FEEDBACK</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[27]">DCM:  V2_REG_DFS bit 27</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL[3]">DCM:  CLKDV_COUNT_FALL bit 3</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[11]">DCM:  V2_REG_DLLC bit 11</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[26]">DCM:  V2_REG_DFS bit 26</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL[2]">DCM:  CLKDV_COUNT_FALL bit 2</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[10]">DCM:  V2_REG_DLLC bit 10</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][41]" title="MAIN[3][41]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[25]">DCM:  V2_REG_DFS bit 25</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL[1]">DCM:  CLKDV_COUNT_FALL bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[9]">DCM:  V2_REG_DLLC bit 9</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][40]" title="MAIN[3][40]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[24]">DCM:  V2_REG_DFS bit 24</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_FALL[0]">DCM:  CLKDV_COUNT_FALL bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[8]">DCM:  V2_REG_DLLC bit 8</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[23]">DCM:  V2_REG_DFS bit 23</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[11]">DCM:  V2_CLKFX_MULTIPLY bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_MAX[3]">DCM:  CLKDV_COUNT_MAX bit 3</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[7]">DCM:  V2_REG_DLLC bit 7</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[22]">DCM:  V2_REG_DFS bit 22</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[10]">DCM:  V2_CLKFX_MULTIPLY bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_MAX[2]">DCM:  CLKDV_COUNT_MAX bit 2</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[6]">DCM:  V2_REG_DLLC bit 6</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][37]" title="MAIN[3][37]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[21]">DCM:  V2_REG_DFS bit 21</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[9]">DCM:  V2_CLKFX_MULTIPLY bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_MAX[1]">DCM:  CLKDV_COUNT_MAX bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[5]">DCM:  V2_REG_DLLC bit 5</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][36]" title="MAIN[3][36]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[20]">DCM:  V2_REG_DFS bit 20</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[8]">DCM:  V2_CLKFX_MULTIPLY bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#virtex2-DCM_V2-DCM-CLKDV_COUNT_MAX[0]">DCM:  CLKDV_COUNT_MAX bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[4]">DCM:  V2_REG_DLLC bit 4</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][35]" title="MAIN[3][35]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[19]">DCM:  V2_REG_DFS bit 19</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[7]">DCM:  V2_CLKFX_MULTIPLY bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[3]">DCM:  V2_REG_DLLC bit 3</a>
<a href="#virtex2-DCM_V2-DCM-V2_DUTY_CYCLE_CORRECTION[3]">DCM:  V2_DUTY_CYCLE_CORRECTION bit 3</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][34]" title="MAIN[3][34]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[18]">DCM:  V2_REG_DFS bit 18</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[6]">DCM:  V2_CLKFX_MULTIPLY bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[2]">DCM:  V2_REG_DLLC bit 2</a>
<a href="#virtex2-DCM_V2-DCM-V2_DUTY_CYCLE_CORRECTION[2]">DCM:  V2_DUTY_CYCLE_CORRECTION bit 2</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][33]" title="MAIN[3][33]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[17]">DCM:  V2_REG_DFS bit 17</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[5]">DCM:  V2_CLKFX_MULTIPLY bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[1]">DCM:  V2_REG_DLLC bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_DUTY_CYCLE_CORRECTION[1]">DCM:  V2_DUTY_CYCLE_CORRECTION bit 1</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][32]" title="MAIN[3][32]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[16]">DCM:  V2_REG_DFS bit 16</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[4]">DCM:  V2_CLKFX_MULTIPLY bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][32]" title="MAIN[0][32]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLC[0]">DCM:  V2_REG_DLLC bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_DUTY_CYCLE_CORRECTION[0]">DCM:  V2_DUTY_CYCLE_CORRECTION bit 0</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][31]" title="MAIN[3][31]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[15]">DCM:  V2_REG_DFS bit 15</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[3]">DCM:  V2_CLKFX_MULTIPLY bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[31]">DCM:  V2_REG_DLLS bit 31</a>
<a href="#virtex2-DCM_V2-DCM-DSS_MODE[1]">DCM:  DSS_MODE bit 1</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[14]">DCM:  V2_REG_DFS bit 14</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[2]">DCM:  V2_CLKFX_MULTIPLY bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[30]">DCM:  V2_REG_DLLS bit 30</a>
<a href="#virtex2-DCM_V2-DCM-DSS_MODE[0]">DCM:  DSS_MODE bit 0</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[13]">DCM:  V2_REG_DFS bit 13</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[1]">DCM:  V2_CLKFX_MULTIPLY bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT[7]">DCM:  PHASE_SHIFT bit 7</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[29]">DCM:  V2_REG_DLLS bit 29</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[12]">DCM:  V2_REG_DFS bit 12</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_MULTIPLY[0]">DCM:  V2_CLKFX_MULTIPLY bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT[6]">DCM:  PHASE_SHIFT bit 6</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[28]">DCM:  V2_REG_DLLS bit 28</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[11]">DCM:  V2_REG_DFS bit 11</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[11]">DCM:  V2_CLKFX_DIVIDE bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT[5]">DCM:  PHASE_SHIFT bit 5</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[27]">DCM:  V2_REG_DLLS bit 27</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[10]">DCM:  V2_REG_DFS bit 10</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[10]">DCM:  V2_CLKFX_DIVIDE bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT[4]">DCM:  PHASE_SHIFT bit 4</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[26]">DCM:  V2_REG_DLLS bit 26</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][25]" title="MAIN[3][25]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[9]">DCM:  V2_REG_DFS bit 9</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[9]">DCM:  V2_CLKFX_DIVIDE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT[3]">DCM:  PHASE_SHIFT bit 3</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[25]">DCM:  V2_REG_DLLS bit 25</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][24]" title="MAIN[3][24]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[8]">DCM:  V2_REG_DFS bit 8</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[8]">DCM:  V2_CLKFX_DIVIDE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT[2]">DCM:  PHASE_SHIFT bit 2</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[24]">DCM:  V2_REG_DLLS bit 24</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][23]" title="MAIN[3][23]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[7]">DCM:  V2_REG_DFS bit 7</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[7]">DCM:  V2_CLKFX_DIVIDE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT[1]">DCM:  PHASE_SHIFT bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[23]">DCM:  V2_REG_DLLS bit 23</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[6]">DCM:  V2_REG_DFS bit 6</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[6]">DCM:  V2_CLKFX_DIVIDE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT[0]">DCM:  PHASE_SHIFT bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[22]">DCM:  V2_REG_DLLS bit 22</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][21]" title="MAIN[3][21]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[5]">DCM:  V2_REG_DFS bit 5</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[5]">DCM:  V2_CLKFX_DIVIDE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#virtex2-DCM_V2-DCM-PHASE_SHIFT_NEGATIVE">DCM:  PHASE_SHIFT_NEGATIVE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[21]">DCM:  V2_REG_DLLS bit 21</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][20]" title="MAIN[3][20]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[4]">DCM:  V2_REG_DFS bit 4</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[4]">DCM:  V2_CLKFX_DIVIDE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[20]">DCM:  V2_REG_DLLS bit 20</a>
<a href="#virtex2-DCM_V2-DCM-DSS_ENABLE">DCM:  DSS_ENABLE</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][19]" title="MAIN[3][19]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[3]">DCM:  V2_REG_DFS bit 3</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[3]">DCM:  V2_CLKFX_DIVIDE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#virtex2-DCM_V2-DCM-PS_ENABLE">DCM:  PS_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[19]">DCM:  V2_REG_DLLS bit 19</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[2]">DCM:  V2_REG_DFS bit 2</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[2]">DCM:  V2_CLKFX_DIVIDE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[18]">DCM:  V2_REG_DLLS bit 18</a>
<a href="#virtex2-DCM_V2-DCM-CLKFB_ENABLE">DCM:  CLKFB_ENABLE</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][17]" title="MAIN[3][17]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[1]">DCM:  V2_REG_DFS bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[1]">DCM:  V2_CLKFX_DIVIDE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#virtex2-DCM_V2-DCM-DLL_ENABLE">DCM:  DLL_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[17]">DCM:  V2_REG_DLLS bit 17</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][16]" title="MAIN[3][16]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DFS[0]">DCM:  V2_REG_DFS bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_CLKFX_DIVIDE[0]">DCM:  V2_CLKFX_DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#virtex2-DCM_V2-DCM-DFS_ENABLE">DCM:  DFS_ENABLE</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[16]">DCM:  V2_REG_DLLS bit 16</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[31]">DCM:  V2_REG_COM bit 31</a>
<a href="#virtex2-DCM_V2-DCM-NON_STOP">DCM:  NON_STOP</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[15]">DCM:  V2_REG_DLLS bit 15</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF1[7]">DCM:  FACTORY_JF1 bit 7</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[30]">DCM:  V2_REG_COM bit 30</a>
<a href="#virtex2-DCM_V2-DCM-COIN_WINDOW[1]">DCM:  COIN_WINDOW bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[14]">DCM:  V2_REG_DLLS bit 14</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF1[6]">DCM:  FACTORY_JF1 bit 6</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[29]">DCM:  V2_REG_COM bit 29</a>
<a href="#virtex2-DCM_V2-DCM-COIN_WINDOW[0]">DCM:  COIN_WINDOW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[13]">DCM:  V2_REG_DLLS bit 13</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF1[5]">DCM:  FACTORY_JF1 bit 5</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[28]">DCM:  V2_REG_COM bit 28</a>
<a href="#virtex2-DCM_V2-DCM-V2_VBG_PD[1]">DCM:  V2_VBG_PD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[12]">DCM:  V2_REG_DLLS bit 12</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF1[4]">DCM:  FACTORY_JF1 bit 4</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[27]">DCM:  V2_REG_COM bit 27</a>
<a href="#virtex2-DCM_V2-DCM-V2_VBG_PD[0]">DCM:  V2_VBG_PD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[11]">DCM:  V2_REG_DLLS bit 11</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF1[3]">DCM:  FACTORY_JF1 bit 3</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[26]">DCM:  V2_REG_COM bit 26</a>
<a href="#virtex2-DCM_V2-DCM-V2_VBG_SEL[2]">DCM:  V2_VBG_SEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[10]">DCM:  V2_REG_DLLS bit 10</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF1[2]">DCM:  FACTORY_JF1 bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[25]">DCM:  V2_REG_COM bit 25</a>
<a href="#virtex2-DCM_V2-DCM-V2_VBG_SEL[1]">DCM:  V2_VBG_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[9]">DCM:  V2_REG_DLLS bit 9</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF1[1]">DCM:  FACTORY_JF1 bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[24]">DCM:  V2_REG_COM bit 24</a>
<a href="#virtex2-DCM_V2-DCM-V2_VBG_SEL[0]">DCM:  V2_VBG_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[8]">DCM:  V2_REG_DLLS bit 8</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF1[0]">DCM:  FACTORY_JF1 bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[23]">DCM:  V2_REG_COM bit 23</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[7]">DCM:  V2_REG_DLLS bit 7</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF2[7]">DCM:  FACTORY_JF2 bit 7</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#virtex2-DCM_V2-DCM-CLKFB_IOB">DCM:  CLKFB_IOB</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[22]">DCM:  V2_REG_COM bit 22</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[6]">DCM:  V2_REG_DLLS bit 6</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF2[6]">DCM:  FACTORY_JF2 bit 6</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#virtex2-DCM_V2-DCM-CLKIN_IOB">DCM:  CLKIN_IOB</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[21]">DCM:  V2_REG_COM bit 21</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[5]">DCM:  V2_REG_DLLS bit 5</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF2[5]">DCM:  FACTORY_JF2 bit 5</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#virtex2-DCM_V2-DCM-DESKEW_ADJUST[3]">DCM:  DESKEW_ADJUST bit 3</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[20]">DCM:  V2_REG_COM bit 20</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[4]">DCM:  V2_REG_DLLS bit 4</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF2[4]">DCM:  FACTORY_JF2 bit 4</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#virtex2-DCM_V2-DCM-DESKEW_ADJUST[2]">DCM:  DESKEW_ADJUST bit 2</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[19]">DCM:  V2_REG_COM bit 19</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[3]">DCM:  V2_REG_DLLS bit 3</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF2[3]">DCM:  FACTORY_JF2 bit 3</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#virtex2-DCM_V2-DCM-DESKEW_ADJUST[1]">DCM:  DESKEW_ADJUST bit 1</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[18]">DCM:  V2_REG_COM bit 18</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[2]">DCM:  V2_REG_DLLS bit 2</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF2[2]">DCM:  FACTORY_JF2 bit 2</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#virtex2-DCM_V2-DCM-DESKEW_ADJUST[0]">DCM:  DESKEW_ADJUST bit 0</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[17]">DCM:  V2_REG_COM bit 17</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[1]">DCM:  V2_REG_DLLS bit 1</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF2[1]">DCM:  FACTORY_JF2 bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#virtex2-DCM_V2-DCM-CLKIN_DIVIDE_BY_2">DCM:  CLKIN_DIVIDE_BY_2</a>
<a href="#virtex2-DCM_V2-DCM-V2_REG_COM[16]">DCM:  V2_REG_COM bit 16</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#virtex2-DCM_V2-DCM-V2_REG_DLLS[0]">DCM:  V2_REG_DLLS bit 0</a>
<a href="#virtex2-DCM_V2-DCM-FACTORY_JF2[0]">DCM:  FACTORY_JF2 bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2 rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-TERM[7][11]" title="TERM[7][11]">
<a href="#virtex2-DCM_V2-DCM-V2_EN_DUMMY_OSC[2]">DCM:  V2_EN_DUMMY_OSC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-TERM[7][10]" title="TERM[7][10]">
<a href="#virtex2-DCM_V2-DCM-ZD2_BY1">DCM:  ZD2_BY1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-TERM[7][9]" title="TERM[7][9]">
<a href="#virtex2-DCM_V2-DCM-EN_DUMMY_OSC_OR_NON_STOP">DCM:  EN_DUMMY_OSC_OR_NON_STOP</a>
</td>
<td id="virtex2-DCM_V2-bit-TERM[6][9]" title="TERM[6][9]">
<a href="#virtex2-DCM_V2-DCM-EN_OSC_COARSE">DCM:  EN_OSC_COARSE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-TERM[7][7]" title="TERM[7][7]">
<a href="#virtex2-DCM_V2-DCM-V2_EN_DUMMY_OSC[1]">DCM:  V2_EN_DUMMY_OSC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2-bit-TERM[7][6]" title="TERM[7][6]">
<a href="#virtex2-DCM_V2-DCM-V2_EN_DUMMY_OSC[0]">DCM:  V2_EN_DUMMY_OSC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-dcm_v2p"><a class="header" href="#tile-dcm_v2p">Tile DCM_V2P</a></h2>
<p>Cells: 1</p>
<h3 id="bels-dcm-1"><a class="header" href="#bels-dcm-1">Bels DCM</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P bel DCM pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCM</th></tr>

</thead>

<tbody>
<tr><td>CLKIN</td><td>in</td><td>IMUX_DCM_CLK_OPTINV[1]</td></tr>

<tr><td>CLKFB</td><td>in</td><td>IMUX_DCM_CLK_OPTINV[0]</td></tr>

<tr><td>RST</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-RST">IMUX_G3_DATA[0] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][65]">!MAIN[3][65]</a></td></tr>

<tr><td>PSCLK</td><td>in</td><td>IMUX_DCM_CLK_OPTINV[2]</td></tr>

<tr><td>PSEN</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-PSEN">IMUX_G1_DATA[0] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][63]">!MAIN[3][63]</a></td></tr>

<tr><td>PSINCDEC</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-PSINCDEC">IMUX_G2_DATA[0] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][64]">!MAIN[3][64]</a></td></tr>

<tr><td>STSADRS[0]</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-STSADRS[0]">IMUX_G3_DATA[1] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][75]">!MAIN[3][75]</a></td></tr>

<tr><td>STSADRS[1]</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-STSADRS[1]">IMUX_G3_DATA[2] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][76]">!MAIN[3][76]</a></td></tr>

<tr><td>STSADRS[2]</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-STSADRS[2]">IMUX_G3_DATA[3] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][77]">!MAIN[3][77]</a></td></tr>

<tr><td>STSADRS[3]</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-STSADRS[3]">IMUX_G3_DATA[4] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][78]">!MAIN[3][78]</a></td></tr>

<tr><td>STSADRS[4]</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-STSADRS[4]">IMUX_G3_DATA[5] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][60]">!MAIN[3][60]</a></td></tr>

<tr><td>FREEZEDLL</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-FREEZEDLL">IMUX_G2_DATA[2] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][73]">!MAIN[3][73]</a></td></tr>

<tr><td>FREEZEDFS</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-FREEZEDFS">IMUX_G2_DATA[3] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][74]">!MAIN[3][74]</a></td></tr>

<tr><td>DSSEN</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-DSSEN">IMUX_G0_DATA[0] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][61]">!MAIN[3][61]</a></td></tr>

<tr><td>CTLMODE</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-CTLMODE">IMUX_G2_DATA[1] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][72]">!MAIN[3][72]</a></td></tr>

<tr><td>CTLGO</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-CTLGO">IMUX_G1_DATA[3] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][71]">!MAIN[3][71]</a></td></tr>

<tr><td>CTLOSC1</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-CTLOSC1">IMUX_G1_DATA[2] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][70]">!MAIN[3][70]</a></td></tr>

<tr><td>CTLOSC2</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-CTLOSC2">IMUX_G1_DATA[1] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][69]">!MAIN[3][69]</a></td></tr>

<tr><td>CTLSEL[0]</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-CTLSEL[0]">IMUX_G0_DATA[1] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][66]">!MAIN[3][66]</a></td></tr>

<tr><td>CTLSEL[1]</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-CTLSEL[1]">IMUX_G0_DATA[2] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][67]">!MAIN[3][67]</a></td></tr>

<tr><td>CTLSEL[2]</td><td>in</td><td id="virtex2-DCM_V2P-DCM-inpinv-CTLSEL[2]">IMUX_G0_DATA[3] invert by <a href="#virtex2-DCM_V2P-bit-MAIN[3][68]">!MAIN[3][68]</a></td></tr>

<tr><td>CLK0</td><td>out</td><td>OUT_SEC[10]</td></tr>

<tr><td>CLK90</td><td>out</td><td>OUT_SEC[9]</td></tr>

<tr><td>CLK180</td><td>out</td><td>OUT_SEC[8]</td></tr>

<tr><td>CLK270</td><td>out</td><td>OUT_SEC[7]</td></tr>

<tr><td>CLK2X</td><td>out</td><td>OUT_SEC[6]</td></tr>

<tr><td>CLK2X180</td><td>out</td><td>OUT_SEC[5]</td></tr>

<tr><td>CLKDV</td><td>out</td><td>OUT_SEC[4]</td></tr>

<tr><td>CLKFX</td><td>out</td><td>OUT_SEC[3]</td></tr>

<tr><td>CLKFX180</td><td>out</td><td>OUT_SEC[2]</td></tr>

<tr><td>CONCUR</td><td>out</td><td>OUT_SEC[11]</td></tr>

<tr><td>LOCKED</td><td>out</td><td>OUT_SEC[13]</td></tr>

<tr><td>PSDONE</td><td>out</td><td>OUT_SEC[12]</td></tr>

<tr><td>STATUS[0]</td><td>out</td><td>OUT_HALF0[14]</td></tr>

<tr><td>STATUS[1]</td><td>out</td><td>OUT_HALF0[15]</td></tr>

<tr><td>STATUS[2]</td><td>out</td><td>OUT_HALF0[16]</td></tr>

<tr><td>STATUS[3]</td><td>out</td><td>OUT_HALF0[17]</td></tr>

<tr><td>STATUS[4]</td><td>out</td><td>OUT_HALF1[14]</td></tr>

<tr><td>STATUS[5]</td><td>out</td><td>OUT_HALF1[15]</td></tr>

<tr><td>STATUS[6]</td><td>out</td><td>OUT_HALF1[16]</td></tr>

<tr><td>STATUS[7]</td><td>out</td><td>OUT_HALF1[17]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P bel DCM attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCM</th></tr>

</thead>

<tbody>
<tr><td>OUT_CLK0_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLK0_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][49]">MAIN[3][49]</a></td></tr>

<tr><td>OUT_CLK90_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLK90_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][50]">MAIN[3][50]</a></td></tr>

<tr><td>OUT_CLK180_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLK180_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][51]">MAIN[3][51]</a></td></tr>

<tr><td>OUT_CLK270_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLK270_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][52]">MAIN[3][52]</a></td></tr>

<tr><td>OUT_CLK2X_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLK2X_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][53]">MAIN[3][53]</a></td></tr>

<tr><td>OUT_CLK2X180_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLK2X180_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][54]">MAIN[3][54]</a></td></tr>

<tr><td>OUT_CLKDV_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLKDV_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][55]">MAIN[3][55]</a></td></tr>

<tr><td>OUT_CLKFX_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLKFX_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][57]">MAIN[3][57]</a></td></tr>

<tr><td>OUT_CLKFX180_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CLKFX180_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][56]">MAIN[3][56]</a></td></tr>

<tr><td>OUT_CONCUR_ENABLE</td><td id="virtex2-DCM_V2P-DCM-OUT_CONCUR_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][58]">MAIN[3][58]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 0</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_MAX[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][36]">MAIN[0][36]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 1</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_MAX[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][37]">MAIN[0][37]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 2</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_MAX[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][38]">MAIN[0][38]</a></td></tr>

<tr><td>CLKDV_COUNT_MAX bit 3</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_MAX[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][39]">MAIN[0][39]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 0</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][40]">MAIN[0][40]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 1</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][41]">MAIN[0][41]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 2</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][42]">MAIN[0][42]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL bit 3</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][43]">MAIN[0][43]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 0</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL_2[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][44]">MAIN[0][44]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 1</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL_2[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][45]">MAIN[0][45]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 2</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL_2[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][46]">MAIN[0][46]</a></td></tr>

<tr><td>CLKDV_COUNT_FALL_2 bit 3</td><td id="virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL_2[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][47]">MAIN[0][47]</a></td></tr>

<tr><td>CLKDV_PHASE_RISE bit 0</td><td id="virtex2-DCM_V2P-DCM-CLKDV_PHASE_RISE[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][48]">MAIN[0][48]</a></td></tr>

<tr><td>CLKDV_PHASE_RISE bit 1</td><td id="virtex2-DCM_V2P-DCM-CLKDV_PHASE_RISE[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][49]">MAIN[0][49]</a></td></tr>

<tr><td>CLKDV_PHASE_FALL bit 0</td><td id="virtex2-DCM_V2P-DCM-CLKDV_PHASE_FALL[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][50]">MAIN[0][50]</a></td></tr>

<tr><td>CLKDV_PHASE_FALL bit 1</td><td id="virtex2-DCM_V2P-DCM-CLKDV_PHASE_FALL[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][51]">MAIN[0][51]</a></td></tr>

<tr><td>CLKDV_MODE</td><td><a href="#virtex2-DCM_V2P-DCM-CLKDV_MODE">[enum: DCM_CLKDV_MODE]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 0</td><td id="virtex2-DCM_V2P-DCM-DESKEW_ADJUST[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][1]">MAIN[3][1]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 1</td><td id="virtex2-DCM_V2P-DCM-DESKEW_ADJUST[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 2</td><td id="virtex2-DCM_V2P-DCM-DESKEW_ADJUST[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][3]">MAIN[3][3]</a></td></tr>

<tr><td>DESKEW_ADJUST bit 3</td><td id="virtex2-DCM_V2P-DCM-DESKEW_ADJUST[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][4]">MAIN[3][4]</a></td></tr>

<tr><td>CLKIN_IOB</td><td id="virtex2-DCM_V2P-DCM-CLKIN_IOB"><a href="#virtex2-DCM_V2P-bit-MAIN[3][5]">MAIN[3][5]</a></td></tr>

<tr><td>CLKFB_IOB</td><td id="virtex2-DCM_V2P-DCM-CLKFB_IOB"><a href="#virtex2-DCM_V2P-bit-MAIN[3][6]">MAIN[3][6]</a></td></tr>

<tr><td>CLKIN_DIVIDE_BY_2</td><td id="virtex2-DCM_V2P-DCM-CLKIN_DIVIDE_BY_2"><a href="#virtex2-DCM_V2P-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

<tr><td>CLK_FEEDBACK_2X</td><td id="virtex2-DCM_V2P-DCM-CLK_FEEDBACK_2X"><a href="#virtex2-DCM_V2P-bit-MAIN[0][55]">MAIN[0][55]</a></td></tr>

<tr><td>DLL_ENABLE</td><td id="virtex2-DCM_V2P-DCM-DLL_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[0][17]">MAIN[0][17]</a></td></tr>

<tr><td>DLL_FREQUENCY_MODE</td><td><a href="#virtex2-DCM_V2P-DCM-DLL_FREQUENCY_MODE">[enum: DCM_FREQUENCY_MODE]</a></td></tr>

<tr><td>DFS_ENABLE</td><td id="virtex2-DCM_V2P-DCM-DFS_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[0][16]">MAIN[0][16]</a></td></tr>

<tr><td>DFS_FEEDBACK</td><td id="virtex2-DCM_V2P-DCM-DFS_FEEDBACK"><a href="#virtex2-DCM_V2P-bit-MAIN[3][43]">MAIN[3][43]</a></td></tr>

<tr><td>DFS_FREQUENCY_MODE</td><td><a href="#virtex2-DCM_V2P-DCM-DFS_FREQUENCY_MODE">[enum: DCM_FREQUENCY_MODE]</a></td></tr>

<tr><td>PHASE_SHIFT bit 0</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][22]">MAIN[0][22]</a></td></tr>

<tr><td>PHASE_SHIFT bit 1</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][23]">MAIN[0][23]</a></td></tr>

<tr><td>PHASE_SHIFT bit 2</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][24]">MAIN[0][24]</a></td></tr>

<tr><td>PHASE_SHIFT bit 3</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][25]">MAIN[0][25]</a></td></tr>

<tr><td>PHASE_SHIFT bit 4</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][26]">MAIN[0][26]</a></td></tr>

<tr><td>PHASE_SHIFT bit 5</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][27]">MAIN[0][27]</a></td></tr>

<tr><td>PHASE_SHIFT bit 6</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][28]">MAIN[0][28]</a></td></tr>

<tr><td>PHASE_SHIFT bit 7</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][29]">MAIN[0][29]</a></td></tr>

<tr><td>PHASE_SHIFT_NEGATIVE</td><td id="virtex2-DCM_V2P-DCM-PHASE_SHIFT_NEGATIVE"><a href="#virtex2-DCM_V2P-bit-MAIN[0][21]">MAIN[0][21]</a></td></tr>

<tr><td>PS_ENABLE</td><td id="virtex2-DCM_V2P-DCM-PS_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[0][19]">MAIN[0][19]</a></td></tr>

<tr><td>STARTUP_WAIT</td><td id="virtex2-DCM_V2P-DCM-STARTUP_WAIT"><a href="#virtex2-DCM_V2P-bit-MAIN[3][59]">MAIN[3][59]</a></td></tr>

<tr><td>V2_REG_COM bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][64]">MAIN[0][64]</a></td></tr>

<tr><td>V2_REG_COM bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][65]">MAIN[0][65]</a></td></tr>

<tr><td>V2_REG_COM bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][66]">MAIN[0][66]</a></td></tr>

<tr><td>V2_REG_COM bit 3</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][67]">MAIN[0][67]</a></td></tr>

<tr><td>V2_REG_COM bit 4</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][68]">MAIN[0][68]</a></td></tr>

<tr><td>V2_REG_COM bit 5</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][69]">MAIN[0][69]</a></td></tr>

<tr><td>V2_REG_COM bit 6</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][70]">MAIN[0][70]</a></td></tr>

<tr><td>V2_REG_COM bit 7</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][71]">MAIN[0][71]</a></td></tr>

<tr><td>V2_REG_COM bit 8</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[8]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][72]">MAIN[0][72]</a></td></tr>

<tr><td>V2_REG_COM bit 9</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[9]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][73]">MAIN[0][73]</a></td></tr>

<tr><td>V2_REG_COM bit 10</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[10]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][74]">MAIN[0][74]</a></td></tr>

<tr><td>V2_REG_COM bit 11</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[11]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][75]">MAIN[0][75]</a></td></tr>

<tr><td>V2_REG_COM bit 12</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[12]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][76]">MAIN[0][76]</a></td></tr>

<tr><td>V2_REG_COM bit 13</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[13]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][77]">MAIN[0][77]</a></td></tr>

<tr><td>V2_REG_COM bit 14</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[14]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][78]">MAIN[0][78]</a></td></tr>

<tr><td>V2_REG_COM bit 15</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[15]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][79]">MAIN[0][79]</a></td></tr>

<tr><td>V2_REG_COM bit 16</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[16]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][0]">MAIN[3][0]</a></td></tr>

<tr><td>V2_REG_COM bit 17</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[17]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][1]">MAIN[3][1]</a></td></tr>

<tr><td>V2_REG_COM bit 18</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[18]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][2]">MAIN[3][2]</a></td></tr>

<tr><td>V2_REG_COM bit 19</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[19]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][3]">MAIN[3][3]</a></td></tr>

<tr><td>V2_REG_COM bit 20</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[20]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][4]">MAIN[3][4]</a></td></tr>

<tr><td>V2_REG_COM bit 21</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[21]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][5]">MAIN[3][5]</a></td></tr>

<tr><td>V2_REG_COM bit 22</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[22]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][6]">MAIN[3][6]</a></td></tr>

<tr><td>V2_REG_COM bit 23</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[23]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][7]">MAIN[3][7]</a></td></tr>

<tr><td>V2_REG_COM bit 24</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[24]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][8]">MAIN[3][8]</a></td></tr>

<tr><td>V2_REG_COM bit 25</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[25]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

<tr><td>V2_REG_COM bit 26</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[26]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][10]">MAIN[3][10]</a></td></tr>

<tr><td>V2_REG_COM bit 27</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[27]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][11]">MAIN[3][11]</a></td></tr>

<tr><td>V2_REG_COM bit 28</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[28]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][12]">MAIN[3][12]</a></td></tr>

<tr><td>V2_REG_COM bit 29</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[29]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr><td>V2_REG_COM bit 30</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[30]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][14]">MAIN[3][14]</a></td></tr>

<tr><td>V2_REG_COM bit 31</td><td id="virtex2-DCM_V2P-DCM-V2_REG_COM[31]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][15]">MAIN[3][15]</a></td></tr>

<tr><td>V2_REG_DFS bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][16]">MAIN[3][16]</a></td></tr>

<tr><td>V2_REG_DFS bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][17]">MAIN[3][17]</a></td></tr>

<tr><td>V2_REG_DFS bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][18]">MAIN[3][18]</a></td></tr>

<tr><td>V2_REG_DFS bit 3</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][19]">MAIN[3][19]</a></td></tr>

<tr><td>V2_REG_DFS bit 4</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][20]">MAIN[3][20]</a></td></tr>

<tr><td>V2_REG_DFS bit 5</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][21]">MAIN[3][21]</a></td></tr>

<tr><td>V2_REG_DFS bit 6</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][22]">MAIN[3][22]</a></td></tr>

<tr><td>V2_REG_DFS bit 7</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][23]">MAIN[3][23]</a></td></tr>

<tr><td>V2_REG_DFS bit 8</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[8]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][24]">MAIN[3][24]</a></td></tr>

<tr><td>V2_REG_DFS bit 9</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[9]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][25]">MAIN[3][25]</a></td></tr>

<tr><td>V2_REG_DFS bit 10</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[10]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][26]">MAIN[3][26]</a></td></tr>

<tr><td>V2_REG_DFS bit 11</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[11]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][27]">MAIN[3][27]</a></td></tr>

<tr><td>V2_REG_DFS bit 12</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[12]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][28]">MAIN[3][28]</a></td></tr>

<tr><td>V2_REG_DFS bit 13</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[13]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][29]">MAIN[3][29]</a></td></tr>

<tr><td>V2_REG_DFS bit 14</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[14]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][30]">MAIN[3][30]</a></td></tr>

<tr><td>V2_REG_DFS bit 15</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[15]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][31]">MAIN[3][31]</a></td></tr>

<tr><td>V2_REG_DFS bit 16</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[16]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][32]">MAIN[3][32]</a></td></tr>

<tr><td>V2_REG_DFS bit 17</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[17]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][33]">MAIN[3][33]</a></td></tr>

<tr><td>V2_REG_DFS bit 18</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[18]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][34]">MAIN[3][34]</a></td></tr>

<tr><td>V2_REG_DFS bit 19</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[19]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][35]">MAIN[3][35]</a></td></tr>

<tr><td>V2_REG_DFS bit 20</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[20]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][36]">MAIN[3][36]</a></td></tr>

<tr><td>V2_REG_DFS bit 21</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[21]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][37]">MAIN[3][37]</a></td></tr>

<tr><td>V2_REG_DFS bit 22</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[22]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][38]">MAIN[3][38]</a></td></tr>

<tr><td>V2_REG_DFS bit 23</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[23]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][39]">MAIN[3][39]</a></td></tr>

<tr><td>V2_REG_DFS bit 24</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[24]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][40]">MAIN[3][40]</a></td></tr>

<tr><td>V2_REG_DFS bit 25</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[25]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][41]">MAIN[3][41]</a></td></tr>

<tr><td>V2_REG_DFS bit 26</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[26]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][42]">MAIN[3][42]</a></td></tr>

<tr><td>V2_REG_DFS bit 27</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[27]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][43]">MAIN[3][43]</a></td></tr>

<tr><td>V2_REG_DFS bit 28</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[28]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][44]">MAIN[3][44]</a></td></tr>

<tr><td>V2_REG_DFS bit 29</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[29]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][45]">MAIN[3][45]</a></td></tr>

<tr><td>V2_REG_DFS bit 30</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[30]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][46]">MAIN[3][46]</a></td></tr>

<tr><td>V2_REG_DFS bit 31</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DFS[31]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][47]">MAIN[3][47]</a></td></tr>

<tr><td>V2_REG_DLLC bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][32]">MAIN[0][32]</a></td></tr>

<tr><td>V2_REG_DLLC bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][33]">MAIN[0][33]</a></td></tr>

<tr><td>V2_REG_DLLC bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][34]">MAIN[0][34]</a></td></tr>

<tr><td>V2_REG_DLLC bit 3</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][35]">MAIN[0][35]</a></td></tr>

<tr><td>V2_REG_DLLC bit 4</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][36]">MAIN[0][36]</a></td></tr>

<tr><td>V2_REG_DLLC bit 5</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][37]">MAIN[0][37]</a></td></tr>

<tr><td>V2_REG_DLLC bit 6</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][38]">MAIN[0][38]</a></td></tr>

<tr><td>V2_REG_DLLC bit 7</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][39]">MAIN[0][39]</a></td></tr>

<tr><td>V2_REG_DLLC bit 8</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[8]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][40]">MAIN[0][40]</a></td></tr>

<tr><td>V2_REG_DLLC bit 9</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[9]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][41]">MAIN[0][41]</a></td></tr>

<tr><td>V2_REG_DLLC bit 10</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[10]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][42]">MAIN[0][42]</a></td></tr>

<tr><td>V2_REG_DLLC bit 11</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[11]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][43]">MAIN[0][43]</a></td></tr>

<tr><td>V2_REG_DLLC bit 12</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[12]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][44]">MAIN[0][44]</a></td></tr>

<tr><td>V2_REG_DLLC bit 13</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[13]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][45]">MAIN[0][45]</a></td></tr>

<tr><td>V2_REG_DLLC bit 14</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[14]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][46]">MAIN[0][46]</a></td></tr>

<tr><td>V2_REG_DLLC bit 15</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[15]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][47]">MAIN[0][47]</a></td></tr>

<tr><td>V2_REG_DLLC bit 16</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[16]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][48]">MAIN[0][48]</a></td></tr>

<tr><td>V2_REG_DLLC bit 17</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[17]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][49]">MAIN[0][49]</a></td></tr>

<tr><td>V2_REG_DLLC bit 18</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[18]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][50]">MAIN[0][50]</a></td></tr>

<tr><td>V2_REG_DLLC bit 19</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[19]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][51]">MAIN[0][51]</a></td></tr>

<tr><td>V2_REG_DLLC bit 20</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[20]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][52]">MAIN[0][52]</a></td></tr>

<tr><td>V2_REG_DLLC bit 21</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[21]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][53]">MAIN[0][53]</a></td></tr>

<tr><td>V2_REG_DLLC bit 22</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[22]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][54]">MAIN[0][54]</a></td></tr>

<tr><td>V2_REG_DLLC bit 23</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[23]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][55]">MAIN[0][55]</a></td></tr>

<tr><td>V2_REG_DLLC bit 24</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[24]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][56]">MAIN[0][56]</a></td></tr>

<tr><td>V2_REG_DLLC bit 25</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[25]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][57]">MAIN[0][57]</a></td></tr>

<tr><td>V2_REG_DLLC bit 26</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[26]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

<tr><td>V2_REG_DLLC bit 27</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[27]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][59]">MAIN[0][59]</a></td></tr>

<tr><td>V2_REG_DLLC bit 28</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[28]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

<tr><td>V2_REG_DLLC bit 29</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[29]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][61]">MAIN[0][61]</a></td></tr>

<tr><td>V2_REG_DLLC bit 30</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[30]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][62]">MAIN[0][62]</a></td></tr>

<tr><td>V2_REG_DLLC bit 31</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLC[31]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][63]">MAIN[0][63]</a></td></tr>

<tr><td>V2_REG_DLLS bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

<tr><td>V2_REG_DLLS bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][1]">MAIN[0][1]</a></td></tr>

<tr><td>V2_REG_DLLS bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr><td>V2_REG_DLLS bit 3</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

<tr><td>V2_REG_DLLS bit 4</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr><td>V2_REG_DLLS bit 5</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][5]">MAIN[0][5]</a></td></tr>

<tr><td>V2_REG_DLLS bit 6</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr><td>V2_REG_DLLS bit 7</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr><td>V2_REG_DLLS bit 8</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[8]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][8]">MAIN[0][8]</a></td></tr>

<tr><td>V2_REG_DLLS bit 9</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[9]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][9]">MAIN[0][9]</a></td></tr>

<tr><td>V2_REG_DLLS bit 10</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[10]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][10]">MAIN[0][10]</a></td></tr>

<tr><td>V2_REG_DLLS bit 11</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[11]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][11]">MAIN[0][11]</a></td></tr>

<tr><td>V2_REG_DLLS bit 12</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[12]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][12]">MAIN[0][12]</a></td></tr>

<tr><td>V2_REG_DLLS bit 13</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[13]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][13]">MAIN[0][13]</a></td></tr>

<tr><td>V2_REG_DLLS bit 14</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[14]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>V2_REG_DLLS bit 15</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[15]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>V2_REG_DLLS bit 16</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[16]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][16]">MAIN[0][16]</a></td></tr>

<tr><td>V2_REG_DLLS bit 17</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[17]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][17]">MAIN[0][17]</a></td></tr>

<tr><td>V2_REG_DLLS bit 18</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[18]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][18]">MAIN[0][18]</a></td></tr>

<tr><td>V2_REG_DLLS bit 19</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[19]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][19]">MAIN[0][19]</a></td></tr>

<tr><td>V2_REG_DLLS bit 20</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[20]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][20]">MAIN[0][20]</a></td></tr>

<tr><td>V2_REG_DLLS bit 21</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[21]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][21]">MAIN[0][21]</a></td></tr>

<tr><td>V2_REG_DLLS bit 22</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[22]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][22]">MAIN[0][22]</a></td></tr>

<tr><td>V2_REG_DLLS bit 23</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[23]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][23]">MAIN[0][23]</a></td></tr>

<tr><td>V2_REG_DLLS bit 24</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[24]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][24]">MAIN[0][24]</a></td></tr>

<tr><td>V2_REG_DLLS bit 25</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[25]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][25]">MAIN[0][25]</a></td></tr>

<tr><td>V2_REG_DLLS bit 26</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[26]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][26]">MAIN[0][26]</a></td></tr>

<tr><td>V2_REG_DLLS bit 27</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[27]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][27]">MAIN[0][27]</a></td></tr>

<tr><td>V2_REG_DLLS bit 28</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[28]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][28]">MAIN[0][28]</a></td></tr>

<tr><td>V2_REG_DLLS bit 29</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[29]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][29]">MAIN[0][29]</a></td></tr>

<tr><td>V2_REG_DLLS bit 30</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[30]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][30]">MAIN[0][30]</a></td></tr>

<tr><td>V2_REG_DLLS bit 31</td><td id="virtex2-DCM_V2P-DCM-V2_REG_DLLS[31]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][31]">MAIN[0][31]</a></td></tr>

<tr><td>V2_REG_MISC bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][48]">MAIN[3][48]</a></td></tr>

<tr><td>V2_REG_MISC bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][49]">MAIN[3][49]</a></td></tr>

<tr><td>V2_REG_MISC bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][50]">MAIN[3][50]</a></td></tr>

<tr><td>V2_REG_MISC bit 3</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][51]">MAIN[3][51]</a></td></tr>

<tr><td>V2_REG_MISC bit 4</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][52]">MAIN[3][52]</a></td></tr>

<tr><td>V2_REG_MISC bit 5</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][53]">MAIN[3][53]</a></td></tr>

<tr><td>V2_REG_MISC bit 6</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][54]">MAIN[3][54]</a></td></tr>

<tr><td>V2_REG_MISC bit 7</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][55]">MAIN[3][55]</a></td></tr>

<tr><td>V2_REG_MISC bit 8</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[8]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][56]">MAIN[3][56]</a></td></tr>

<tr><td>V2_REG_MISC bit 9</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[9]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][57]">MAIN[3][57]</a></td></tr>

<tr><td>V2_REG_MISC bit 10</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[10]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][58]">MAIN[3][58]</a></td></tr>

<tr><td>V2_REG_MISC bit 11</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[11]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][59]">MAIN[3][59]</a></td></tr>

<tr><td>V2_REG_MISC bit 12</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[12]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][60]">MAIN[3][60]</a></td></tr>

<tr><td>V2_REG_MISC bit 13</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[13]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][61]">MAIN[3][61]</a></td></tr>

<tr><td>V2_REG_MISC bit 14</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[14]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][62]">MAIN[3][62]</a></td></tr>

<tr><td>V2_REG_MISC bit 15</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[15]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][63]">MAIN[3][63]</a></td></tr>

<tr><td>V2_REG_MISC bit 16</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[16]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][64]">MAIN[3][64]</a></td></tr>

<tr><td>V2_REG_MISC bit 17</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[17]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][65]">MAIN[3][65]</a></td></tr>

<tr><td>V2_REG_MISC bit 18</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[18]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][66]">MAIN[3][66]</a></td></tr>

<tr><td>V2_REG_MISC bit 19</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[19]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][67]">MAIN[3][67]</a></td></tr>

<tr><td>V2_REG_MISC bit 20</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[20]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][68]">MAIN[3][68]</a></td></tr>

<tr><td>V2_REG_MISC bit 21</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[21]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][69]">MAIN[3][69]</a></td></tr>

<tr><td>V2_REG_MISC bit 22</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[22]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][70]">MAIN[3][70]</a></td></tr>

<tr><td>V2_REG_MISC bit 23</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[23]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][71]">MAIN[3][71]</a></td></tr>

<tr><td>V2_REG_MISC bit 24</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[24]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][72]">MAIN[3][72]</a></td></tr>

<tr><td>V2_REG_MISC bit 25</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[25]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][73]">MAIN[3][73]</a></td></tr>

<tr><td>V2_REG_MISC bit 26</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[26]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][74]">MAIN[3][74]</a></td></tr>

<tr><td>V2_REG_MISC bit 27</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[27]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][75]">MAIN[3][75]</a></td></tr>

<tr><td>V2_REG_MISC bit 28</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[28]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][76]">MAIN[3][76]</a></td></tr>

<tr><td>V2_REG_MISC bit 29</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[29]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][77]">MAIN[3][77]</a></td></tr>

<tr><td>V2_REG_MISC bit 30</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[30]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][78]">MAIN[3][78]</a></td></tr>

<tr><td>V2_REG_MISC bit 31</td><td id="virtex2-DCM_V2P-DCM-V2_REG_MISC[31]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][79]">MAIN[3][79]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][28]">MAIN[3][28]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][29]">MAIN[3][29]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][30]">MAIN[3][30]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 3</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][31]">MAIN[3][31]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 4</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][32]">MAIN[3][32]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 5</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][33]">MAIN[3][33]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 6</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][34]">MAIN[3][34]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 7</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][35]">MAIN[3][35]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 8</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[8]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][36]">MAIN[3][36]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 9</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[9]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][37]">MAIN[3][37]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 10</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[10]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][38]">MAIN[3][38]</a></td></tr>

<tr><td>V2_CLKFX_MULTIPLY bit 11</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[11]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][39]">MAIN[3][39]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][16]">MAIN[3][16]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][17]">MAIN[3][17]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][18]">MAIN[3][18]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 3</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][19]">MAIN[3][19]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 4</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][20]">MAIN[3][20]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 5</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][21]">MAIN[3][21]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 6</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][22]">MAIN[3][22]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 7</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][23]">MAIN[3][23]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 8</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[8]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][24]">MAIN[3][24]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 9</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[9]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][25]">MAIN[3][25]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 10</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[10]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][26]">MAIN[3][26]</a></td></tr>

<tr><td>V2_CLKFX_DIVIDE bit 11</td><td id="virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[11]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][27]">MAIN[3][27]</a></td></tr>

<tr><td>V2_DUTY_CYCLE_CORRECTION bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_DUTY_CYCLE_CORRECTION[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][32]">MAIN[0][32]</a></td></tr>

<tr><td>V2_DUTY_CYCLE_CORRECTION bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_DUTY_CYCLE_CORRECTION[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][33]">MAIN[0][33]</a></td></tr>

<tr><td>V2_DUTY_CYCLE_CORRECTION bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_DUTY_CYCLE_CORRECTION[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][34]">MAIN[0][34]</a></td></tr>

<tr><td>V2_DUTY_CYCLE_CORRECTION bit 3</td><td id="virtex2-DCM_V2P-DCM-V2_DUTY_CYCLE_CORRECTION[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][35]">MAIN[0][35]</a></td></tr>

<tr><td>DSS_ENABLE</td><td id="virtex2-DCM_V2P-DCM-DSS_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[0][20]">MAIN[0][20]</a></td></tr>

<tr><td>DSS_MODE</td><td><a href="#virtex2-DCM_V2P-DCM-DSS_MODE">[enum: DCM_DSS_MODE]</a></td></tr>

<tr><td>CLKFB_ENABLE</td><td id="virtex2-DCM_V2P-DCM-CLKFB_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[0][18]">MAIN[0][18]</a></td></tr>

<tr><td>STATUS1_ENABLE</td><td id="virtex2-DCM_V2P-DCM-STATUS1_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[0][60]">MAIN[0][60]</a></td></tr>

<tr><td>STATUS7_ENABLE</td><td id="virtex2-DCM_V2P-DCM-STATUS7_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[0][59]">MAIN[0][59]</a></td></tr>

<tr><td>PL_CENTERED</td><td id="virtex2-DCM_V2P-DCM-PL_CENTERED"><a href="#virtex2-DCM_V2P-bit-MAIN[3][47]">MAIN[3][47]</a></td></tr>

<tr><td>PS_CENTERED</td><td id="virtex2-DCM_V2P-DCM-PS_CENTERED"><a href="#virtex2-DCM_V2P-bit-MAIN[0][57]">MAIN[0][57]</a></td></tr>

<tr><td>PS_MODE</td><td><a href="#virtex2-DCM_V2P-DCM-PS_MODE">[enum: DCM_PS_MODE]</a></td></tr>

<tr><td>SEL_PL_DLY bit 0</td><td id="virtex2-DCM_V2P-DCM-SEL_PL_DLY[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][45]">MAIN[3][45]</a></td></tr>

<tr><td>SEL_PL_DLY bit 1</td><td id="virtex2-DCM_V2P-DCM-SEL_PL_DLY[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][46]">MAIN[3][46]</a></td></tr>

<tr><td>COIN_WINDOW bit 0</td><td id="virtex2-DCM_V2P-DCM-COIN_WINDOW[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr><td>COIN_WINDOW bit 1</td><td id="virtex2-DCM_V2P-DCM-COIN_WINDOW[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][14]">MAIN[3][14]</a></td></tr>

<tr><td>NON_STOP</td><td id="virtex2-DCM_V2P-DCM-NON_STOP"><a href="#virtex2-DCM_V2P-bit-MAIN[3][15]">MAIN[3][15]</a></td></tr>

<tr><td>V2_EN_DUMMY_OSC bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_EN_DUMMY_OSC[0]"><a href="#virtex2-DCM_V2P-bit-TERM[7][6]">TERM[7][6]</a></td></tr>

<tr><td>V2_EN_DUMMY_OSC bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_EN_DUMMY_OSC[1]"><a href="#virtex2-DCM_V2P-bit-TERM[7][7]">TERM[7][7]</a></td></tr>

<tr><td>V2_EN_DUMMY_OSC bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_EN_DUMMY_OSC[2]"><a href="#virtex2-DCM_V2P-bit-TERM[7][11]">TERM[7][11]</a></td></tr>

<tr><td>EN_DUMMY_OSC_OR_NON_STOP</td><td id="virtex2-DCM_V2P-DCM-EN_DUMMY_OSC_OR_NON_STOP"><a href="#virtex2-DCM_V2P-bit-TERM[7][9]">TERM[7][9]</a></td></tr>

<tr><td>EN_OSC_COARSE</td><td id="virtex2-DCM_V2P-DCM-EN_OSC_COARSE"><a href="#virtex2-DCM_V2P-bit-TERM[6][9]">TERM[6][9]</a></td></tr>

<tr><td>FACTORY_JF1 bit 0</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF1[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][8]">MAIN[0][8]</a></td></tr>

<tr><td>FACTORY_JF1 bit 1</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF1[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][9]">MAIN[0][9]</a></td></tr>

<tr><td>FACTORY_JF1 bit 2</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF1[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][10]">MAIN[0][10]</a></td></tr>

<tr><td>FACTORY_JF1 bit 3</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF1[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][11]">MAIN[0][11]</a></td></tr>

<tr><td>FACTORY_JF1 bit 4</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF1[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][12]">MAIN[0][12]</a></td></tr>

<tr><td>FACTORY_JF1 bit 5</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF1[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][13]">MAIN[0][13]</a></td></tr>

<tr><td>FACTORY_JF1 bit 6</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF1[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>FACTORY_JF1 bit 7</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF1[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>FACTORY_JF2 bit 0</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF2[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][0]">MAIN[0][0]</a></td></tr>

<tr><td>FACTORY_JF2 bit 1</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF2[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][1]">MAIN[0][1]</a></td></tr>

<tr><td>FACTORY_JF2 bit 2</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF2[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][2]">MAIN[0][2]</a></td></tr>

<tr><td>FACTORY_JF2 bit 3</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF2[3]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][3]">MAIN[0][3]</a></td></tr>

<tr><td>FACTORY_JF2 bit 4</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF2[4]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][4]">MAIN[0][4]</a></td></tr>

<tr><td>FACTORY_JF2 bit 5</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF2[5]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][5]">MAIN[0][5]</a></td></tr>

<tr><td>FACTORY_JF2 bit 6</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF2[6]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][6]">MAIN[0][6]</a></td></tr>

<tr><td>FACTORY_JF2 bit 7</td><td id="virtex2-DCM_V2P-DCM-FACTORY_JF2[7]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][7]">MAIN[0][7]</a></td></tr>

<tr><td>TEST_ENABLE</td><td id="virtex2-DCM_V2P-DCM-TEST_ENABLE"><a href="#virtex2-DCM_V2P-bit-MAIN[3][79]">MAIN[3][79]</a></td></tr>

<tr><td>TEST_OSC</td><td><a href="#virtex2-DCM_V2P-DCM-TEST_OSC">[enum: DCM_TEST_OSC]</a></td></tr>

<tr><td>ZD2_BY1</td><td id="virtex2-DCM_V2P-DCM-ZD2_BY1"><a href="#virtex2-DCM_V2P-bit-TERM[7][10]">TERM[7][10]</a></td></tr>

<tr><td>V2_VBG_SEL bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_VBG_SEL[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][8]">MAIN[3][8]</a></td></tr>

<tr><td>V2_VBG_SEL bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_VBG_SEL[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][9]">MAIN[3][9]</a></td></tr>

<tr><td>V2_VBG_SEL bit 2</td><td id="virtex2-DCM_V2P-DCM-V2_VBG_SEL[2]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][10]">MAIN[3][10]</a></td></tr>

<tr><td>V2_VBG_PD bit 0</td><td id="virtex2-DCM_V2P-DCM-V2_VBG_PD[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][11]">MAIN[3][11]</a></td></tr>

<tr><td>V2_VBG_PD bit 1</td><td id="virtex2-DCM_V2P-DCM-V2_VBG_PD[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][12]">MAIN[3][12]</a></td></tr>

<tr><td>ZD1_BY1</td><td id="virtex2-DCM_V2P-DCM-ZD1_BY1"><a href="#virtex2-DCM_V2P-bit-TERM[7][8]">TERM[7][8]</a></td></tr>

<tr><td>RESET_PS_SEL</td><td id="virtex2-DCM_V2P-DCM-RESET_PS_SEL"><a href="#virtex2-DCM_V2P-bit-TERM[4][10]">TERM[4][10]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P enum DCM_CLKDV_MODE</caption>
<thead>
<tr id="virtex2-DCM_V2P-DCM-CLKDV_MODE"><th>DCM.CLKDV_MODE</th><td id="virtex2-DCM_V2P-DCM-CLKDV_MODE[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][52]">MAIN[0][52]</a></td></tr>

</thead>

<tbody>
<tr><td>HALF</td><td>0</td></tr>

<tr><td>INT</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P enum DCM_FREQUENCY_MODE</caption>
<thead>
<tr id="virtex2-DCM_V2P-DCM-DLL_FREQUENCY_MODE"><th>DCM.DLL_FREQUENCY_MODE</th><td id="virtex2-DCM_V2P-DCM-DLL_FREQUENCY_MODE[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][56]">MAIN[0][56]</a></td></tr>

<tr id="virtex2-DCM_V2P-DCM-DFS_FREQUENCY_MODE"><th>DCM.DFS_FREQUENCY_MODE</th><td id="virtex2-DCM_V2P-DCM-DFS_FREQUENCY_MODE[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[3][44]">MAIN[3][44]</a></td></tr>

</thead>

<tbody>
<tr><td>LOW</td><td>0</td></tr>

<tr><td>HIGH</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P enum DCM_DSS_MODE</caption>
<thead>
<tr id="virtex2-DCM_V2P-DCM-DSS_MODE"><th>DCM.DSS_MODE</th><td id="virtex2-DCM_V2P-DCM-DSS_MODE[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][31]">MAIN[0][31]</a></td><td id="virtex2-DCM_V2P-DCM-DSS_MODE[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][30]">MAIN[0][30]</a></td></tr>

</thead>

<tbody>
<tr><td>SPREAD_2</td><td>0</td><td>0</td></tr>

<tr><td>SPREAD_4</td><td>0</td><td>1</td></tr>

<tr><td>SPREAD_6</td><td>1</td><td>0</td></tr>

<tr><td>SPREAD_8</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P enum DCM_PS_MODE</caption>
<thead>
<tr id="virtex2-DCM_V2P-DCM-PS_MODE"><th>DCM.PS_MODE</th><td id="virtex2-DCM_V2P-DCM-PS_MODE[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][58]">MAIN[0][58]</a></td></tr>

</thead>

<tbody>
<tr><td>CLKIN</td><td>1</td></tr>

<tr><td>CLKFB</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P enum DCM_TEST_OSC</caption>
<thead>
<tr id="virtex2-DCM_V2P-DCM-TEST_OSC"><th>DCM.TEST_OSC</th><td id="virtex2-DCM_V2P-DCM-TEST_OSC[1]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][54]">MAIN[0][54]</a></td><td id="virtex2-DCM_V2P-DCM-TEST_OSC[0]"><a href="#virtex2-DCM_V2P-bit-MAIN[0][53]">MAIN[0][53]</a></td></tr>

</thead>

<tbody>
<tr><td>_90</td><td>0</td><td>0</td></tr>

<tr><td>_180</td><td>0</td><td>1</td></tr>

<tr><td>_270</td><td>1</td><td>0</td></tr>

<tr><td>_360</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_DCM_CLK_OPTINV[0]</td><td>DCM.CLKFB</td></tr>

<tr><td>IMUX_DCM_CLK_OPTINV[1]</td><td>DCM.CLKIN</td></tr>

<tr><td>IMUX_DCM_CLK_OPTINV[2]</td><td>DCM.PSCLK</td></tr>

<tr><td>IMUX_G0_DATA[0]</td><td>DCM.DSSEN</td></tr>

<tr><td>IMUX_G0_DATA[1]</td><td>DCM.CTLSEL[0]</td></tr>

<tr><td>IMUX_G0_DATA[2]</td><td>DCM.CTLSEL[1]</td></tr>

<tr><td>IMUX_G0_DATA[3]</td><td>DCM.CTLSEL[2]</td></tr>

<tr><td>IMUX_G1_DATA[0]</td><td>DCM.PSEN</td></tr>

<tr><td>IMUX_G1_DATA[1]</td><td>DCM.CTLOSC2</td></tr>

<tr><td>IMUX_G1_DATA[2]</td><td>DCM.CTLOSC1</td></tr>

<tr><td>IMUX_G1_DATA[3]</td><td>DCM.CTLGO</td></tr>

<tr><td>IMUX_G2_DATA[0]</td><td>DCM.PSINCDEC</td></tr>

<tr><td>IMUX_G2_DATA[1]</td><td>DCM.CTLMODE</td></tr>

<tr><td>IMUX_G2_DATA[2]</td><td>DCM.FREEZEDLL</td></tr>

<tr><td>IMUX_G2_DATA[3]</td><td>DCM.FREEZEDFS</td></tr>

<tr><td>IMUX_G3_DATA[0]</td><td>DCM.RST</td></tr>

<tr><td>IMUX_G3_DATA[1]</td><td>DCM.STSADRS[0]</td></tr>

<tr><td>IMUX_G3_DATA[2]</td><td>DCM.STSADRS[1]</td></tr>

<tr><td>IMUX_G3_DATA[3]</td><td>DCM.STSADRS[2]</td></tr>

<tr><td>IMUX_G3_DATA[4]</td><td>DCM.STSADRS[3]</td></tr>

<tr><td>IMUX_G3_DATA[5]</td><td>DCM.STSADRS[4]</td></tr>

<tr><td>OUT_SEC[2]</td><td>DCM.CLKFX180</td></tr>

<tr><td>OUT_SEC[3]</td><td>DCM.CLKFX</td></tr>

<tr><td>OUT_SEC[4]</td><td>DCM.CLKDV</td></tr>

<tr><td>OUT_SEC[5]</td><td>DCM.CLK2X180</td></tr>

<tr><td>OUT_SEC[6]</td><td>DCM.CLK2X</td></tr>

<tr><td>OUT_SEC[7]</td><td>DCM.CLK270</td></tr>

<tr><td>OUT_SEC[8]</td><td>DCM.CLK180</td></tr>

<tr><td>OUT_SEC[9]</td><td>DCM.CLK90</td></tr>

<tr><td>OUT_SEC[10]</td><td>DCM.CLK0</td></tr>

<tr><td>OUT_SEC[11]</td><td>DCM.CONCUR</td></tr>

<tr><td>OUT_SEC[12]</td><td>DCM.PSDONE</td></tr>

<tr><td>OUT_SEC[13]</td><td>DCM.LOCKED</td></tr>

<tr><td>OUT_HALF0[14]</td><td>DCM.STATUS[0]</td></tr>

<tr><td>OUT_HALF0[15]</td><td>DCM.STATUS[1]</td></tr>

<tr><td>OUT_HALF0[16]</td><td>DCM.STATUS[2]</td></tr>

<tr><td>OUT_HALF0[17]</td><td>DCM.STATUS[3]</td></tr>

<tr><td>OUT_HALF1[14]</td><td>DCM.STATUS[4]</td></tr>

<tr><td>OUT_HALF1[15]</td><td>DCM.STATUS[5]</td></tr>

<tr><td>OUT_HALF1[16]</td><td>DCM.STATUS[6]</td></tr>

<tr><td>OUT_HALF1[17]</td><td>DCM.STATUS[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][79]" title="MAIN[3][79]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[31]">DCM:  V2_REG_MISC bit 31</a>
<a href="#virtex2-DCM_V2P-DCM-TEST_ENABLE">DCM:  TEST_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[15]">DCM:  V2_REG_COM bit 15</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][78]" title="MAIN[3][78]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-STSADRS[3]">DCM: !invert STSADRS[3]</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[30]">DCM:  V2_REG_MISC bit 30</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][78]" title="MAIN[0][78]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[14]">DCM:  V2_REG_COM bit 14</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][77]" title="MAIN[3][77]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-STSADRS[2]">DCM: !invert STSADRS[2]</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[29]">DCM:  V2_REG_MISC bit 29</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][77]" title="MAIN[0][77]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[13]">DCM:  V2_REG_COM bit 13</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][76]" title="MAIN[3][76]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-STSADRS[1]">DCM: !invert STSADRS[1]</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[28]">DCM:  V2_REG_MISC bit 28</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][76]" title="MAIN[0][76]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[12]">DCM:  V2_REG_COM bit 12</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][75]" title="MAIN[3][75]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-STSADRS[0]">DCM: !invert STSADRS[0]</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[27]">DCM:  V2_REG_MISC bit 27</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][75]" title="MAIN[0][75]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[11]">DCM:  V2_REG_COM bit 11</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][74]" title="MAIN[3][74]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-FREEZEDFS">DCM: !invert FREEZEDFS</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[26]">DCM:  V2_REG_MISC bit 26</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][74]" title="MAIN[0][74]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[10]">DCM:  V2_REG_COM bit 10</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][73]" title="MAIN[3][73]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-FREEZEDLL">DCM: !invert FREEZEDLL</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[25]">DCM:  V2_REG_MISC bit 25</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][73]" title="MAIN[0][73]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[9]">DCM:  V2_REG_COM bit 9</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][72]" title="MAIN[3][72]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-CTLMODE">DCM: !invert CTLMODE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[24]">DCM:  V2_REG_MISC bit 24</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][72]" title="MAIN[0][72]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[8]">DCM:  V2_REG_COM bit 8</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][71]" title="MAIN[3][71]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-CTLGO">DCM: !invert CTLGO</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[23]">DCM:  V2_REG_MISC bit 23</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][71]" title="MAIN[0][71]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[7]">DCM:  V2_REG_COM bit 7</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][70]" title="MAIN[3][70]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-CTLOSC1">DCM: !invert CTLOSC1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[22]">DCM:  V2_REG_MISC bit 22</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][70]" title="MAIN[0][70]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[6]">DCM:  V2_REG_COM bit 6</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][69]" title="MAIN[3][69]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-CTLOSC2">DCM: !invert CTLOSC2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[21]">DCM:  V2_REG_MISC bit 21</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][69]" title="MAIN[0][69]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[5]">DCM:  V2_REG_COM bit 5</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][68]" title="MAIN[3][68]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-CTLSEL[2]">DCM: !invert CTLSEL[2]</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[20]">DCM:  V2_REG_MISC bit 20</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][68]" title="MAIN[0][68]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[4]">DCM:  V2_REG_COM bit 4</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][67]" title="MAIN[3][67]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-CTLSEL[1]">DCM: !invert CTLSEL[1]</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[19]">DCM:  V2_REG_MISC bit 19</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][67]" title="MAIN[0][67]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[3]">DCM:  V2_REG_COM bit 3</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][66]" title="MAIN[3][66]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-CTLSEL[0]">DCM: !invert CTLSEL[0]</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[18]">DCM:  V2_REG_MISC bit 18</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][66]" title="MAIN[0][66]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[2]">DCM:  V2_REG_COM bit 2</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][65]" title="MAIN[3][65]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-RST">DCM: !invert RST</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[17]">DCM:  V2_REG_MISC bit 17</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][65]" title="MAIN[0][65]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[1]">DCM:  V2_REG_COM bit 1</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][64]" title="MAIN[3][64]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-PSINCDEC">DCM: !invert PSINCDEC</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[16]">DCM:  V2_REG_MISC bit 16</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][64]" title="MAIN[0][64]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[0]">DCM:  V2_REG_COM bit 0</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][63]" title="MAIN[3][63]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-PSEN">DCM: !invert PSEN</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[15]">DCM:  V2_REG_MISC bit 15</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][63]" title="MAIN[0][63]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[31]">DCM:  V2_REG_DLLC bit 31</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][62]" title="MAIN[3][62]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[14]">DCM:  V2_REG_MISC bit 14</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][62]" title="MAIN[0][62]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[30]">DCM:  V2_REG_DLLC bit 30</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][61]" title="MAIN[3][61]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-DSSEN">DCM: !invert DSSEN</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[13]">DCM:  V2_REG_MISC bit 13</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][61]" title="MAIN[0][61]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[29]">DCM:  V2_REG_DLLC bit 29</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][60]" title="MAIN[3][60]">
<a href="#virtex2-DCM_V2P-DCM-inpinv-STSADRS[4]">DCM: !invert STSADRS[4]</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[12]">DCM:  V2_REG_MISC bit 12</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][60]" title="MAIN[0][60]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[28]">DCM:  V2_REG_DLLC bit 28</a>
<a href="#virtex2-DCM_V2P-DCM-STATUS1_ENABLE">DCM:  STATUS1_ENABLE</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][59]" title="MAIN[3][59]">
<a href="#virtex2-DCM_V2P-DCM-STARTUP_WAIT">DCM:  STARTUP_WAIT</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[11]">DCM:  V2_REG_MISC bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][59]" title="MAIN[0][59]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[27]">DCM:  V2_REG_DLLC bit 27</a>
<a href="#virtex2-DCM_V2P-DCM-STATUS7_ENABLE">DCM:  STATUS7_ENABLE</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][58]" title="MAIN[3][58]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CONCUR_ENABLE">DCM:  OUT_CONCUR_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[10]">DCM:  V2_REG_MISC bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][58]" title="MAIN[0][58]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[26]">DCM:  V2_REG_DLLC bit 26</a>
<a href="#virtex2-DCM_V2P-DCM-PS_MODE[0]">DCM:  PS_MODE bit 0</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][57]" title="MAIN[3][57]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLKFX_ENABLE">DCM:  OUT_CLKFX_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[9]">DCM:  V2_REG_MISC bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][57]" title="MAIN[0][57]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[25]">DCM:  V2_REG_DLLC bit 25</a>
<a href="#virtex2-DCM_V2P-DCM-PS_CENTERED">DCM:  PS_CENTERED</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][56]" title="MAIN[3][56]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLKFX180_ENABLE">DCM:  OUT_CLKFX180_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[8]">DCM:  V2_REG_MISC bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][56]" title="MAIN[0][56]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[24]">DCM:  V2_REG_DLLC bit 24</a>
<a href="#virtex2-DCM_V2P-DCM-DLL_FREQUENCY_MODE[0]">DCM:  DLL_FREQUENCY_MODE bit 0</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][55]" title="MAIN[3][55]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLKDV_ENABLE">DCM:  OUT_CLKDV_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[7]">DCM:  V2_REG_MISC bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][55]" title="MAIN[0][55]">
<a href="#virtex2-DCM_V2P-DCM-CLK_FEEDBACK_2X">DCM:  CLK_FEEDBACK_2X</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[23]">DCM:  V2_REG_DLLC bit 23</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][54]" title="MAIN[3][54]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLK2X180_ENABLE">DCM:  OUT_CLK2X180_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[6]">DCM:  V2_REG_MISC bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][54]" title="MAIN[0][54]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[22]">DCM:  V2_REG_DLLC bit 22</a>
<a href="#virtex2-DCM_V2P-DCM-TEST_OSC[1]">DCM:  TEST_OSC bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][53]" title="MAIN[3][53]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLK2X_ENABLE">DCM:  OUT_CLK2X_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[5]">DCM:  V2_REG_MISC bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][53]" title="MAIN[0][53]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[21]">DCM:  V2_REG_DLLC bit 21</a>
<a href="#virtex2-DCM_V2P-DCM-TEST_OSC[0]">DCM:  TEST_OSC bit 0</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][52]" title="MAIN[3][52]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLK270_ENABLE">DCM:  OUT_CLK270_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[4]">DCM:  V2_REG_MISC bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][52]" title="MAIN[0][52]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[20]">DCM:  V2_REG_DLLC bit 20</a>
<a href="#virtex2-DCM_V2P-DCM-CLKDV_MODE[0]">DCM:  CLKDV_MODE bit 0</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][51]" title="MAIN[3][51]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLK180_ENABLE">DCM:  OUT_CLK180_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[3]">DCM:  V2_REG_MISC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][51]" title="MAIN[0][51]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_PHASE_FALL[1]">DCM:  CLKDV_PHASE_FALL bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[19]">DCM:  V2_REG_DLLC bit 19</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][50]" title="MAIN[3][50]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLK90_ENABLE">DCM:  OUT_CLK90_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[2]">DCM:  V2_REG_MISC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][50]" title="MAIN[0][50]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_PHASE_FALL[0]">DCM:  CLKDV_PHASE_FALL bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[18]">DCM:  V2_REG_DLLC bit 18</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][49]" title="MAIN[3][49]">
<a href="#virtex2-DCM_V2P-DCM-OUT_CLK0_ENABLE">DCM:  OUT_CLK0_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[1]">DCM:  V2_REG_MISC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][49]" title="MAIN[0][49]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_PHASE_RISE[1]">DCM:  CLKDV_PHASE_RISE bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[17]">DCM:  V2_REG_DLLC bit 17</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][48]" title="MAIN[3][48]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_MISC[0]">DCM:  V2_REG_MISC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][48]" title="MAIN[0][48]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_PHASE_RISE[0]">DCM:  CLKDV_PHASE_RISE bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[16]">DCM:  V2_REG_DLLC bit 16</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][47]" title="MAIN[3][47]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[31]">DCM:  V2_REG_DFS bit 31</a>
<a href="#virtex2-DCM_V2P-DCM-PL_CENTERED">DCM:  PL_CENTERED</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][47]" title="MAIN[0][47]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL_2[3]">DCM:  CLKDV_COUNT_FALL_2 bit 3</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[15]">DCM:  V2_REG_DLLC bit 15</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][46]" title="MAIN[3][46]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[30]">DCM:  V2_REG_DFS bit 30</a>
<a href="#virtex2-DCM_V2P-DCM-SEL_PL_DLY[1]">DCM:  SEL_PL_DLY bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][46]" title="MAIN[0][46]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL_2[2]">DCM:  CLKDV_COUNT_FALL_2 bit 2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[14]">DCM:  V2_REG_DLLC bit 14</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][45]" title="MAIN[3][45]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[29]">DCM:  V2_REG_DFS bit 29</a>
<a href="#virtex2-DCM_V2P-DCM-SEL_PL_DLY[0]">DCM:  SEL_PL_DLY bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][45]" title="MAIN[0][45]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL_2[1]">DCM:  CLKDV_COUNT_FALL_2 bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[13]">DCM:  V2_REG_DLLC bit 13</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][44]" title="MAIN[3][44]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[28]">DCM:  V2_REG_DFS bit 28</a>
<a href="#virtex2-DCM_V2P-DCM-DFS_FREQUENCY_MODE[0]">DCM:  DFS_FREQUENCY_MODE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][44]" title="MAIN[0][44]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL_2[0]">DCM:  CLKDV_COUNT_FALL_2 bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[12]">DCM:  V2_REG_DLLC bit 12</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][43]" title="MAIN[3][43]">
<a href="#virtex2-DCM_V2P-DCM-DFS_FEEDBACK">DCM:  DFS_FEEDBACK</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[27]">DCM:  V2_REG_DFS bit 27</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][43]" title="MAIN[0][43]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL[3]">DCM:  CLKDV_COUNT_FALL bit 3</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[11]">DCM:  V2_REG_DLLC bit 11</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][42]" title="MAIN[3][42]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[26]">DCM:  V2_REG_DFS bit 26</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][42]" title="MAIN[0][42]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL[2]">DCM:  CLKDV_COUNT_FALL bit 2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[10]">DCM:  V2_REG_DLLC bit 10</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][41]" title="MAIN[3][41]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[25]">DCM:  V2_REG_DFS bit 25</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][41]" title="MAIN[0][41]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL[1]">DCM:  CLKDV_COUNT_FALL bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[9]">DCM:  V2_REG_DLLC bit 9</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][40]" title="MAIN[3][40]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[24]">DCM:  V2_REG_DFS bit 24</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][40]" title="MAIN[0][40]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_FALL[0]">DCM:  CLKDV_COUNT_FALL bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[8]">DCM:  V2_REG_DLLC bit 8</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][39]" title="MAIN[3][39]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[23]">DCM:  V2_REG_DFS bit 23</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[11]">DCM:  V2_CLKFX_MULTIPLY bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][39]" title="MAIN[0][39]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_MAX[3]">DCM:  CLKDV_COUNT_MAX bit 3</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[7]">DCM:  V2_REG_DLLC bit 7</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][38]" title="MAIN[3][38]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[22]">DCM:  V2_REG_DFS bit 22</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[10]">DCM:  V2_CLKFX_MULTIPLY bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][38]" title="MAIN[0][38]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_MAX[2]">DCM:  CLKDV_COUNT_MAX bit 2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[6]">DCM:  V2_REG_DLLC bit 6</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][37]" title="MAIN[3][37]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[21]">DCM:  V2_REG_DFS bit 21</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[9]">DCM:  V2_CLKFX_MULTIPLY bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][37]" title="MAIN[0][37]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_MAX[1]">DCM:  CLKDV_COUNT_MAX bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[5]">DCM:  V2_REG_DLLC bit 5</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][36]" title="MAIN[3][36]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[20]">DCM:  V2_REG_DFS bit 20</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[8]">DCM:  V2_CLKFX_MULTIPLY bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][36]" title="MAIN[0][36]">
<a href="#virtex2-DCM_V2P-DCM-CLKDV_COUNT_MAX[0]">DCM:  CLKDV_COUNT_MAX bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[4]">DCM:  V2_REG_DLLC bit 4</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][35]" title="MAIN[3][35]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[19]">DCM:  V2_REG_DFS bit 19</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[7]">DCM:  V2_CLKFX_MULTIPLY bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][35]" title="MAIN[0][35]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[3]">DCM:  V2_REG_DLLC bit 3</a>
<a href="#virtex2-DCM_V2P-DCM-V2_DUTY_CYCLE_CORRECTION[3]">DCM:  V2_DUTY_CYCLE_CORRECTION bit 3</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][34]" title="MAIN[3][34]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[18]">DCM:  V2_REG_DFS bit 18</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[6]">DCM:  V2_CLKFX_MULTIPLY bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][34]" title="MAIN[0][34]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[2]">DCM:  V2_REG_DLLC bit 2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_DUTY_CYCLE_CORRECTION[2]">DCM:  V2_DUTY_CYCLE_CORRECTION bit 2</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][33]" title="MAIN[3][33]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[17]">DCM:  V2_REG_DFS bit 17</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[5]">DCM:  V2_CLKFX_MULTIPLY bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][33]" title="MAIN[0][33]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[1]">DCM:  V2_REG_DLLC bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_DUTY_CYCLE_CORRECTION[1]">DCM:  V2_DUTY_CYCLE_CORRECTION bit 1</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][32]" title="MAIN[3][32]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[16]">DCM:  V2_REG_DFS bit 16</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[4]">DCM:  V2_CLKFX_MULTIPLY bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][32]" title="MAIN[0][32]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLC[0]">DCM:  V2_REG_DLLC bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_DUTY_CYCLE_CORRECTION[0]">DCM:  V2_DUTY_CYCLE_CORRECTION bit 0</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][31]" title="MAIN[3][31]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[15]">DCM:  V2_REG_DFS bit 15</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[3]">DCM:  V2_CLKFX_MULTIPLY bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][31]" title="MAIN[0][31]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[31]">DCM:  V2_REG_DLLS bit 31</a>
<a href="#virtex2-DCM_V2P-DCM-DSS_MODE[1]">DCM:  DSS_MODE bit 1</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][30]" title="MAIN[3][30]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[14]">DCM:  V2_REG_DFS bit 14</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[2]">DCM:  V2_CLKFX_MULTIPLY bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][30]" title="MAIN[0][30]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[30]">DCM:  V2_REG_DLLS bit 30</a>
<a href="#virtex2-DCM_V2P-DCM-DSS_MODE[0]">DCM:  DSS_MODE bit 0</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][29]" title="MAIN[3][29]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[13]">DCM:  V2_REG_DFS bit 13</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[1]">DCM:  V2_CLKFX_MULTIPLY bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][29]" title="MAIN[0][29]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT[7]">DCM:  PHASE_SHIFT bit 7</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[29]">DCM:  V2_REG_DLLS bit 29</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][28]" title="MAIN[3][28]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[12]">DCM:  V2_REG_DFS bit 12</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_MULTIPLY[0]">DCM:  V2_CLKFX_MULTIPLY bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][28]" title="MAIN[0][28]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT[6]">DCM:  PHASE_SHIFT bit 6</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[28]">DCM:  V2_REG_DLLS bit 28</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][27]" title="MAIN[3][27]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[11]">DCM:  V2_REG_DFS bit 11</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[11]">DCM:  V2_CLKFX_DIVIDE bit 11</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][27]" title="MAIN[0][27]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT[5]">DCM:  PHASE_SHIFT bit 5</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[27]">DCM:  V2_REG_DLLS bit 27</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][26]" title="MAIN[3][26]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[10]">DCM:  V2_REG_DFS bit 10</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[10]">DCM:  V2_CLKFX_DIVIDE bit 10</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][26]" title="MAIN[0][26]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT[4]">DCM:  PHASE_SHIFT bit 4</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[26]">DCM:  V2_REG_DLLS bit 26</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][25]" title="MAIN[3][25]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[9]">DCM:  V2_REG_DFS bit 9</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[9]">DCM:  V2_CLKFX_DIVIDE bit 9</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][25]" title="MAIN[0][25]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT[3]">DCM:  PHASE_SHIFT bit 3</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[25]">DCM:  V2_REG_DLLS bit 25</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][24]" title="MAIN[3][24]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[8]">DCM:  V2_REG_DFS bit 8</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[8]">DCM:  V2_CLKFX_DIVIDE bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][24]" title="MAIN[0][24]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT[2]">DCM:  PHASE_SHIFT bit 2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[24]">DCM:  V2_REG_DLLS bit 24</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][23]" title="MAIN[3][23]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[7]">DCM:  V2_REG_DFS bit 7</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[7]">DCM:  V2_CLKFX_DIVIDE bit 7</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][23]" title="MAIN[0][23]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT[1]">DCM:  PHASE_SHIFT bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[23]">DCM:  V2_REG_DLLS bit 23</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][22]" title="MAIN[3][22]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[6]">DCM:  V2_REG_DFS bit 6</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[6]">DCM:  V2_CLKFX_DIVIDE bit 6</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][22]" title="MAIN[0][22]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT[0]">DCM:  PHASE_SHIFT bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[22]">DCM:  V2_REG_DLLS bit 22</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][21]" title="MAIN[3][21]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[5]">DCM:  V2_REG_DFS bit 5</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[5]">DCM:  V2_CLKFX_DIVIDE bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][21]" title="MAIN[0][21]">
<a href="#virtex2-DCM_V2P-DCM-PHASE_SHIFT_NEGATIVE">DCM:  PHASE_SHIFT_NEGATIVE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[21]">DCM:  V2_REG_DLLS bit 21</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][20]" title="MAIN[3][20]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[4]">DCM:  V2_REG_DFS bit 4</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[4]">DCM:  V2_CLKFX_DIVIDE bit 4</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][20]" title="MAIN[0][20]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[20]">DCM:  V2_REG_DLLS bit 20</a>
<a href="#virtex2-DCM_V2P-DCM-DSS_ENABLE">DCM:  DSS_ENABLE</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][19]" title="MAIN[3][19]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[3]">DCM:  V2_REG_DFS bit 3</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[3]">DCM:  V2_CLKFX_DIVIDE bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][19]" title="MAIN[0][19]">
<a href="#virtex2-DCM_V2P-DCM-PS_ENABLE">DCM:  PS_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[19]">DCM:  V2_REG_DLLS bit 19</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][18]" title="MAIN[3][18]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[2]">DCM:  V2_REG_DFS bit 2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[2]">DCM:  V2_CLKFX_DIVIDE bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][18]" title="MAIN[0][18]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[18]">DCM:  V2_REG_DLLS bit 18</a>
<a href="#virtex2-DCM_V2P-DCM-CLKFB_ENABLE">DCM:  CLKFB_ENABLE</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][17]" title="MAIN[3][17]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[1]">DCM:  V2_REG_DFS bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[1]">DCM:  V2_CLKFX_DIVIDE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][17]" title="MAIN[0][17]">
<a href="#virtex2-DCM_V2P-DCM-DLL_ENABLE">DCM:  DLL_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[17]">DCM:  V2_REG_DLLS bit 17</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][16]" title="MAIN[3][16]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DFS[0]">DCM:  V2_REG_DFS bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_CLKFX_DIVIDE[0]">DCM:  V2_CLKFX_DIVIDE bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][16]" title="MAIN[0][16]">
<a href="#virtex2-DCM_V2P-DCM-DFS_ENABLE">DCM:  DFS_ENABLE</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[16]">DCM:  V2_REG_DLLS bit 16</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[31]">DCM:  V2_REG_COM bit 31</a>
<a href="#virtex2-DCM_V2P-DCM-NON_STOP">DCM:  NON_STOP</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[15]">DCM:  V2_REG_DLLS bit 15</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF1[7]">DCM:  FACTORY_JF1 bit 7</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[30]">DCM:  V2_REG_COM bit 30</a>
<a href="#virtex2-DCM_V2P-DCM-COIN_WINDOW[1]">DCM:  COIN_WINDOW bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[14]">DCM:  V2_REG_DLLS bit 14</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF1[6]">DCM:  FACTORY_JF1 bit 6</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[29]">DCM:  V2_REG_COM bit 29</a>
<a href="#virtex2-DCM_V2P-DCM-COIN_WINDOW[0]">DCM:  COIN_WINDOW bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[13]">DCM:  V2_REG_DLLS bit 13</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF1[5]">DCM:  FACTORY_JF1 bit 5</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[28]">DCM:  V2_REG_COM bit 28</a>
<a href="#virtex2-DCM_V2P-DCM-V2_VBG_PD[1]">DCM:  V2_VBG_PD bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[12]">DCM:  V2_REG_DLLS bit 12</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF1[4]">DCM:  FACTORY_JF1 bit 4</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][11]" title="MAIN[3][11]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[27]">DCM:  V2_REG_COM bit 27</a>
<a href="#virtex2-DCM_V2P-DCM-V2_VBG_PD[0]">DCM:  V2_VBG_PD bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][11]" title="MAIN[0][11]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[11]">DCM:  V2_REG_DLLS bit 11</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF1[3]">DCM:  FACTORY_JF1 bit 3</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][10]" title="MAIN[3][10]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[26]">DCM:  V2_REG_COM bit 26</a>
<a href="#virtex2-DCM_V2P-DCM-V2_VBG_SEL[2]">DCM:  V2_VBG_SEL bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][10]" title="MAIN[0][10]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[10]">DCM:  V2_REG_DLLS bit 10</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF1[2]">DCM:  FACTORY_JF1 bit 2</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][9]" title="MAIN[3][9]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[25]">DCM:  V2_REG_COM bit 25</a>
<a href="#virtex2-DCM_V2P-DCM-V2_VBG_SEL[1]">DCM:  V2_VBG_SEL bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][9]" title="MAIN[0][9]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[9]">DCM:  V2_REG_DLLS bit 9</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF1[1]">DCM:  FACTORY_JF1 bit 1</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][8]" title="MAIN[3][8]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[24]">DCM:  V2_REG_COM bit 24</a>
<a href="#virtex2-DCM_V2P-DCM-V2_VBG_SEL[0]">DCM:  V2_VBG_SEL bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][8]" title="MAIN[0][8]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[8]">DCM:  V2_REG_DLLS bit 8</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF1[0]">DCM:  FACTORY_JF1 bit 0</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][7]" title="MAIN[3][7]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[23]">DCM:  V2_REG_COM bit 23</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][7]" title="MAIN[0][7]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[7]">DCM:  V2_REG_DLLS bit 7</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF2[7]">DCM:  FACTORY_JF2 bit 7</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][6]" title="MAIN[3][6]">
<a href="#virtex2-DCM_V2P-DCM-CLKFB_IOB">DCM:  CLKFB_IOB</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[22]">DCM:  V2_REG_COM bit 22</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][6]" title="MAIN[0][6]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[6]">DCM:  V2_REG_DLLS bit 6</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF2[6]">DCM:  FACTORY_JF2 bit 6</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][5]" title="MAIN[3][5]">
<a href="#virtex2-DCM_V2P-DCM-CLKIN_IOB">DCM:  CLKIN_IOB</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[21]">DCM:  V2_REG_COM bit 21</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][5]" title="MAIN[0][5]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[5]">DCM:  V2_REG_DLLS bit 5</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF2[5]">DCM:  FACTORY_JF2 bit 5</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][4]" title="MAIN[3][4]">
<a href="#virtex2-DCM_V2P-DCM-DESKEW_ADJUST[3]">DCM:  DESKEW_ADJUST bit 3</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[20]">DCM:  V2_REG_COM bit 20</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][4]" title="MAIN[0][4]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[4]">DCM:  V2_REG_DLLS bit 4</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF2[4]">DCM:  FACTORY_JF2 bit 4</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][3]" title="MAIN[3][3]">
<a href="#virtex2-DCM_V2P-DCM-DESKEW_ADJUST[2]">DCM:  DESKEW_ADJUST bit 2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[19]">DCM:  V2_REG_COM bit 19</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][3]" title="MAIN[0][3]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[3]">DCM:  V2_REG_DLLS bit 3</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF2[3]">DCM:  FACTORY_JF2 bit 3</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][2]" title="MAIN[3][2]">
<a href="#virtex2-DCM_V2P-DCM-DESKEW_ADJUST[1]">DCM:  DESKEW_ADJUST bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[18]">DCM:  V2_REG_COM bit 18</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][2]" title="MAIN[0][2]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[2]">DCM:  V2_REG_DLLS bit 2</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF2[2]">DCM:  FACTORY_JF2 bit 2</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][1]" title="MAIN[3][1]">
<a href="#virtex2-DCM_V2P-DCM-DESKEW_ADJUST[0]">DCM:  DESKEW_ADJUST bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[17]">DCM:  V2_REG_COM bit 17</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][1]" title="MAIN[0][1]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[1]">DCM:  V2_REG_DLLS bit 1</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF2[1]">DCM:  FACTORY_JF2 bit 1</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[3][0]" title="MAIN[3][0]">
<a href="#virtex2-DCM_V2P-DCM-CLKIN_DIVIDE_BY_2">DCM:  CLKIN_DIVIDE_BY_2</a>
<a href="#virtex2-DCM_V2P-DCM-V2_REG_COM[16]">DCM:  V2_REG_COM bit 16</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-MAIN[0][0]" title="MAIN[0][0]">
<a href="#virtex2-DCM_V2P-DCM-V2_REG_DLLS[0]">DCM:  V2_REG_DLLS bit 0</a>
<a href="#virtex2-DCM_V2P-DCM-FACTORY_JF2[0]">DCM:  FACTORY_JF2 bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 DCM_V2P rect TERM</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F21</th>
<th>F20</th>
<th>F19</th>
<th>F18</th>
<th>F17</th>
<th>F16</th>
<th>F15</th>
<th>F14</th>
<th>F13</th>
<th>F12</th>
<th>F11</th>
<th>F10</th>
<th>F9</th>
<th>F8</th>
<th>F7</th>
<th>F6</th>
<th>F5</th>
<th>F4</th>
<th>F3</th>
<th>F2</th>
<th>F1</th>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-TERM[7][11]" title="TERM[7][11]">
<a href="#virtex2-DCM_V2P-DCM-V2_EN_DUMMY_OSC[2]">DCM:  V2_EN_DUMMY_OSC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-TERM[7][10]" title="TERM[7][10]">
<a href="#virtex2-DCM_V2P-DCM-ZD2_BY1">DCM:  ZD2_BY1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-TERM[4][10]" title="TERM[4][10]">
<a href="#virtex2-DCM_V2P-DCM-RESET_PS_SEL">DCM:  RESET_PS_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-TERM[7][9]" title="TERM[7][9]">
<a href="#virtex2-DCM_V2P-DCM-EN_DUMMY_OSC_OR_NON_STOP">DCM:  EN_DUMMY_OSC_OR_NON_STOP</a>
</td>
<td id="virtex2-DCM_V2P-bit-TERM[6][9]" title="TERM[6][9]">
<a href="#virtex2-DCM_V2P-DCM-EN_OSC_COARSE">DCM:  EN_OSC_COARSE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-TERM[7][8]" title="TERM[7][8]">
<a href="#virtex2-DCM_V2P-DCM-ZD1_BY1">DCM:  ZD1_BY1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-TERM[7][7]" title="TERM[7][7]">
<a href="#virtex2-DCM_V2P-DCM-V2_EN_DUMMY_OSC[1]">DCM:  V2_EN_DUMMY_OSC bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex2-DCM_V2P-bit-TERM[7][6]" title="TERM[7][6]">
<a href="#virtex2-DCM_V2P-DCM-V2_EN_DUMMY_OSC[0]">DCM:  V2_EN_DUMMY_OSC bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="device-data"><a class="header" href="#device-data">Device data</a></h2>
<h2 id="device-data-dcm-data"><a class="header" href="#device-data-dcm-data">Device data dcm-data</a></h2>
<div class="table-wrapper">
<table>
<caption>virtex2 device data dcm-data</caption>
<thead>
<tr><th>Device</th>
<th>DCM_DESKEW_ADJUST</th>
<th>DCM_V2_VBG_PD</th>
<th>DCM_V2_VBG_SEL</th>
</tr>

</thead>

<tbody>
<tr><td>xc2v40</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2v80</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b100</td>
</tr>

<tr><td>xc2v250</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b100</td>
</tr>

<tr><td>xc2v500</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b100</td>
</tr>

<tr><td>xc2v1000</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xq2v1000</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xqr2v1000</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2v1500</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2v2000</td>
<td>0b1011</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2v3000</td>
<td>0b1100</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xq2v3000</td>
<td>0b1100</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xqr2v3000</td>
<td>0b1100</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2v4000</td>
<td>0b1100</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2v6000</td>
<td>0b1100</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xq2v6000</td>
<td>0b1100</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xqr2v6000</td>
<td>0b1100</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2v8000</td>
<td>0b1101</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp2</td>
<td>0b0110</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp4</td>
<td>0b0110</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp7</td>
<td>0b0110</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp20</td>
<td>0b0110</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp30</td>
<td>0b0111</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp40</td>
<td>0b0111</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xq2vp40</td>
<td>0b0111</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp50</td>
<td>0b0111</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp70</td>
<td>0b0111</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xq2vp70</td>
<td>0b0111</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vp100</td>
<td>0b0111</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vpx20</td>
<td>0b0110</td>
<td>0b01</td>
<td>0b101</td>
</tr>

<tr><td>xc2vpx70</td>
<td>0b0111</td>
<td>0b01</td>
<td>0b101</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex2/io/iob-v2p.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex2/ppc.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex2/io/iob-v2p.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex2/ppc.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
