Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3vgatest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3vgatest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3vgatest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3vgatest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" into library work
Parsing module <vgavideo>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\ns3vgatest.v" into library work
Parsing module <ns3vgatest>.
Parsing module <vgadatgen>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3vgatest>.

Elaborating module <vgavideo>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" Line 30: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" Line 38: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" Line 46: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" Line 54: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" Line 60: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" Line 84: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" Line 92: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v" Line 100: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <vgadatgen>.

Elaborating module <pbdebounce>.

Elaborating module <clock>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3vgatest>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\ns3vgatest.v".
    Summary:
	no macro.
Unit <ns3vgatest> synthesized.

Synthesizing Unit <vgavideo>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\vgavideo.v".
    Found 1-bit register for signal <pixsync<0>>.
    Found 1-bit register for signal <pixdisplay<1>>.
    Found 1-bit register for signal <pixdisplay<0>>.
    Found 3-bit register for signal <vgahstate>.
    Found 10-bit register for signal <vgahcount>.
    Found 10-bit register for signal <pixhloc>.
    Found 2-bit register for signal <vgavstate>.
    Found 20-bit register for signal <vgavcount>.
    Found 9-bit register for signal <pixvloc>.
    Found 1-bit register for signal <pixsync<1>>.
    Found finite state machine <FSM_0> for signal <vgahstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 31                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | pixclk (rising_edge)                           |
    | Reset              | vgareset (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <_n0146> created at line 38.
    Found 10-bit adder for signal <_n0152> created at line 54.
    Found 9-bit adder for signal <_n0169> created at line 60.
    Found 20-bit adder for signal <_n0155> created at line 92.
    Found 2-bit 4-to-1 multiplexer for signal <vgahstate[2]_vgahstate[2]_wide_mux_47_OUT> created at line 79.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <vgavideo> synthesized.

Synthesizing Unit <vgadatgen>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\VGAtest\ns3vgatest\ns3vgatest.v".
    Found 8-bit register for signal <pixdata>.
    Found 10-bit comparator lessequal for signal <n0003> created at line 41
    Found 9-bit comparator greater for signal <pixvloc[8]_GND_3_o_LessThan_5_o> created at line 41
    Found 10-bit comparator greater for signal <GND_3_o_pixhloc[9]_LessThan_7_o> created at line 43
    Found 9-bit comparator lessequal for signal <n0011> created at line 45
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vgadatgen> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 3-bit register for signal <pbshift<2:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_5_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 20-bit adder                                          : 1
 32-bit adder                                          : 2
 9-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 7
 10-bit register                                       : 2
 2-bit register                                        : 1
 20-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 2
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 20-bit adder                                          : 1
 32-bit adder                                          : 2
 9-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 2
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M0/FSM_0> on signal <vgahstate[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
INFO:Xst:2261 - The FF/Latch <pixdata_0> in Unit <vgadatgen> is equivalent to the following FF/Latch, which will be removed : <pixdata_1> 
INFO:Xst:2261 - The FF/Latch <pixdata_2> in Unit <vgadatgen> is equivalent to the following 2 FFs/Latches, which will be removed : <pixdata_3> <pixdata_4> 
INFO:Xst:2261 - The FF/Latch <pixdata_5> in Unit <vgadatgen> is equivalent to the following 2 FFs/Latches, which will be removed : <pixdata_6> <pixdata_7> 

Optimizing unit <ns3vgatest> ...

Optimizing unit <vgavideo> ...

Optimizing unit <vgadatgen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3vgatest, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 131
 Flip-Flops                                            : 131

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3vgatest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 592
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 124
#      LUT2                        : 22
#      LUT3                        : 8
#      LUT4                        : 20
#      LUT5                        : 64
#      LUT6                        : 43
#      MUXCY                       : 156
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 141
# FlipFlops/Latches                : 131
#      FD                          : 6
#      FDE                         : 2
#      FDR                         : 88
#      FDR_1                       : 3
#      FDRE                        : 30
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             131  out of  18224     0%  
 Number of Slice LUTs:                  292  out of   9112     3%  
    Number used as Logic:               292  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    300
   Number with an unused Flip Flop:     169  out of    300    56%  
   Number with an unused LUT:             8  out of    300     2%  
   Number of fully used LUT-FF pairs:   123  out of    300    41%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 66    |
M3/sclclk                          | NONE(M2/pbshift_2)     | 4     |
M4/sclclk                          | BUFG                   | 61    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.972ns (Maximum Frequency: 111.458MHz)
   Minimum input arrival time before clock: 3.087ns
   Maximum output required time after clock: 3.701ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.475ns (frequency: 182.652MHz)
  Total number of paths / destination ports: 66563 / 132
-------------------------------------------------------------------------
Delay:               5.475ns (Levels of Logic = 35)
  Source:            M4/clkq_0 (FF)
  Destination:       M4/clkq_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M4/clkq_0 to M4/clkq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  M4/clkq_0 (M4/clkq_0)
     INV:I->O              1   0.206   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>_INV_0 (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<0> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<1> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<2> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<4> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<5> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<6> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<8> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<9> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<10> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<12> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<13> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<14> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<16> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<17> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<18> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<20> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<21> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<22> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<24> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<25> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<26> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<27> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<28> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<29> (M4/Madd_clkq[31]_GND_5_o_add_1_OUT_cy<29>)
     XORCY:CI->O           2   0.180   0.961  M4/Madd_clkq[31]_GND_5_o_add_1_OUT_xor<30> (M4/clkq[31]_GND_5_o_add_1_OUT<30>)
     LUT5:I0->O            0   0.203   0.000  M4/Mcompar_n0001_lutdi5 (M4/Mcompar_n0001_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  M4/Mcompar_n0001_cy<5> (M4/Mcompar_n0001_cy<5>)
     MUXCY:CI->O          33   0.258   1.305  M4/Mcompar_n0001_cy<6> (M4/Mcompar_n0001_cy<6>)
     FDR:R                     0.430          M4/clkq_0
    ----------------------------------------
    Total                      5.475ns (2.592ns logic, 2.883ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M3/sclclk'
  Clock period: 2.723ns (frequency: 367.221MHz)
  Total number of paths / destination ports: 9 / 4
-------------------------------------------------------------------------
Delay:               2.723ns (Levels of Logic = 1)
  Source:            M2/pbreg (FF)
  Destination:       M2/pbreg (FF)
  Source Clock:      M3/sclclk rising
  Destination Clock: M3/sclclk rising

  Data Path: M2/pbreg to M2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             62   0.447   1.971  M2/pbreg (M2/pbreg)
     LUT5:I0->O            1   0.203   0.000  M2/pbreg_glue_set (M2/pbreg_glue_set)
     FDR:D                     0.102          M2/pbreg
    ----------------------------------------
    Total                      2.723ns (0.752ns logic, 1.971ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/sclclk'
  Clock period: 8.972ns (frequency: 111.458MHz)
  Total number of paths / destination ports: 61025 / 92
-------------------------------------------------------------------------
Delay:               4.486ns (Levels of Logic = 4)
  Source:            M0/pixhloc_5 (FF)
  Destination:       M1/pixdata_5 (FF)
  Source Clock:      M4/sclclk rising
  Destination Clock: M4/sclclk falling

  Data Path: M0/pixhloc_5 to M1/pixdata_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  M0/pixhloc_5 (M0/pixhloc_5)
     LUT5:I0->O            2   0.203   0.617  M1/GND_3_o_pixhloc[9]_LessThan_7_o1_SW0 (N28)
     LUT6:I5->O            3   0.205   0.755  M1/GND_3_o_pixhloc[9]_LessThan_7_o1 (M1/GND_3_o_pixhloc[9]_LessThan_7_o)
     LUT6:I4->O            3   0.203   0.755  M1/_n0043_inv (M1/_n0043_inv)
     LUT4:I2->O            1   0.203   0.000  M1/pixdata_5_glue_set (M1/pixdata_5_glue_set)
     FDR_1:D                   0.102          M1/pixdata_5
    ----------------------------------------
    Total                      4.486ns (1.363ns logic, 3.123ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M3/sclclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.087ns (Levels of Logic = 2)
  Source:            BTND (PAD)
  Destination:       M2/pbreg (FF)
  Destination Clock: M3/sclclk rising

  Data Path: BTND to M2/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  BTND_IBUF (BTND_IBUF)
     LUT4:I3->O            1   0.205   0.579  M2/_n00181 (M2/_n0018)
     FDR:R                     0.430          M2/pbreg
    ----------------------------------------
    Total                      3.087ns (1.857ns logic, 1.230ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M4/sclclk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            M1/pixdata_5 (FF)
  Destination:       RD<2> (PAD)
  Source Clock:      M4/sclclk falling

  Data Path: M1/pixdata_5 to RD<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            4   0.447   0.683  M1/pixdata_5 (M1/pixdata_5)
     OBUF:I->O                 2.571          RD_2_OBUF (RD<2>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.475|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M3/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M3/sclclk      |    2.723|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M3/sclclk      |    2.743|         |    2.503|         |
M4/sclclk      |    8.204|         |    4.486|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.77 secs
 
--> 

Total memory usage is 196096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

