// Seed: 1097309860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_3;
  wire id_5;
  ;
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    input  wire  id_2,
    output logic id_3,
    input  uwire id_4,
    output tri1  id_5
);
  logic id_7 = -1;
  assign id_7 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  initial
    #1 begin : LABEL_0
      id_3 <= id_4;
    end
endmodule
