.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set RX__0__MASK, 0x40
.set RX__0__PC, CYREG_PRT6_PC6
.set RX__0__PORT, 6
.set RX__0__SHIFT, 6
.set RX__AG, CYREG_PRT6_AG
.set RX__AMUX, CYREG_PRT6_AMUX
.set RX__BIE, CYREG_PRT6_BIE
.set RX__BIT_MASK, CYREG_PRT6_BIT_MASK
.set RX__BYP, CYREG_PRT6_BYP
.set RX__CTL, CYREG_PRT6_CTL
.set RX__DM0, CYREG_PRT6_DM0
.set RX__DM1, CYREG_PRT6_DM1
.set RX__DM2, CYREG_PRT6_DM2
.set RX__DR, CYREG_PRT6_DR
.set RX__INP_DIS, CYREG_PRT6_INP_DIS
.set RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set RX__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set RX__LCD_EN, CYREG_PRT6_LCD_EN
.set RX__MASK, 0x40
.set RX__PORT, 6
.set RX__PRT, CYREG_PRT6_PRT
.set RX__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set RX__PS, CYREG_PRT6_PS
.set RX__SHIFT, 6
.set RX__SLW, CYREG_PRT6_SLW

/* Clk */
.set Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clk__CFG2_SRC_SEL_MASK, 0x07
.set Clk__INDEX, 0x00
.set Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk__PM_ACT_MSK, 0x01
.set Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk__PM_STBY_MSK, 0x01

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* TX1 */
.set TX1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set TX1__0__MASK, 0x20
.set TX1__0__PC, CYREG_PRT1_PC5
.set TX1__0__PORT, 1
.set TX1__0__SHIFT, 5
.set TX1__AG, CYREG_PRT1_AG
.set TX1__AMUX, CYREG_PRT1_AMUX
.set TX1__BIE, CYREG_PRT1_BIE
.set TX1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TX1__BYP, CYREG_PRT1_BYP
.set TX1__CTL, CYREG_PRT1_CTL
.set TX1__DM0, CYREG_PRT1_DM0
.set TX1__DM1, CYREG_PRT1_DM1
.set TX1__DM2, CYREG_PRT1_DM2
.set TX1__DR, CYREG_PRT1_DR
.set TX1__INP_DIS, CYREG_PRT1_INP_DIS
.set TX1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TX1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TX1__LCD_EN, CYREG_PRT1_LCD_EN
.set TX1__MASK, 0x20
.set TX1__PORT, 1
.set TX1__PRT, CYREG_PRT1_PRT
.set TX1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TX1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TX1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TX1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TX1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TX1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TX1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TX1__PS, CYREG_PRT1_PS
.set TX1__SHIFT, 5
.set TX1__SLW, CYREG_PRT1_SLW

/* TX2 */
.set TX2__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set TX2__0__MASK, 0x80
.set TX2__0__PC, CYREG_PRT1_PC7
.set TX2__0__PORT, 1
.set TX2__0__SHIFT, 7
.set TX2__AG, CYREG_PRT1_AG
.set TX2__AMUX, CYREG_PRT1_AMUX
.set TX2__BIE, CYREG_PRT1_BIE
.set TX2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TX2__BYP, CYREG_PRT1_BYP
.set TX2__CTL, CYREG_PRT1_CTL
.set TX2__DM0, CYREG_PRT1_DM0
.set TX2__DM1, CYREG_PRT1_DM1
.set TX2__DM2, CYREG_PRT1_DM2
.set TX2__DR, CYREG_PRT1_DR
.set TX2__INP_DIS, CYREG_PRT1_INP_DIS
.set TX2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TX2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TX2__LCD_EN, CYREG_PRT1_LCD_EN
.set TX2__MASK, 0x80
.set TX2__PORT, 1
.set TX2__PRT, CYREG_PRT1_PRT
.set TX2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TX2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TX2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TX2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TX2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TX2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TX2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TX2__PS, CYREG_PRT1_PS
.set TX2__SHIFT, 7
.set TX2__SLW, CYREG_PRT1_SLW

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set LED3__0__MASK, 0x04
.set LED3__0__PC, CYREG_PRT6_PC2
.set LED3__0__PORT, 6
.set LED3__0__SHIFT, 2
.set LED3__AG, CYREG_PRT6_AG
.set LED3__AMUX, CYREG_PRT6_AMUX
.set LED3__BIE, CYREG_PRT6_BIE
.set LED3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED3__BYP, CYREG_PRT6_BYP
.set LED3__CTL, CYREG_PRT6_CTL
.set LED3__DM0, CYREG_PRT6_DM0
.set LED3__DM1, CYREG_PRT6_DM1
.set LED3__DM2, CYREG_PRT6_DM2
.set LED3__DR, CYREG_PRT6_DR
.set LED3__INP_DIS, CYREG_PRT6_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT6_LCD_EN
.set LED3__MASK, 0x04
.set LED3__PORT, 6
.set LED3__PRT, CYREG_PRT6_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED3__PS, CYREG_PRT6_PS
.set LED3__SHIFT, 2
.set LED3__SLW, CYREG_PRT6_SLW

/* XBee_BUART */
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set XBee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set XBee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set XBee_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set XBee_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set XBee_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set XBee_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set XBee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set XBee_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set XBee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set XBee_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set XBee_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set XBee_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set XBee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set XBee_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set XBee_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set XBee_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set XBee_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set XBee_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set XBee_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set XBee_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set XBee_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set XBee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set XBee_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set XBee_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set XBee_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set XBee_BUART_sRX_RxSts__3__MASK, 0x08
.set XBee_BUART_sRX_RxSts__3__POS, 3
.set XBee_BUART_sRX_RxSts__4__MASK, 0x10
.set XBee_BUART_sRX_RxSts__4__POS, 4
.set XBee_BUART_sRX_RxSts__5__MASK, 0x20
.set XBee_BUART_sRX_RxSts__5__POS, 5
.set XBee_BUART_sRX_RxSts__MASK, 0x38
.set XBee_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set XBee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set XBee_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST

/* XBee_IntClock */
.set XBee_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set XBee_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set XBee_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set XBee_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set XBee_IntClock__INDEX, 0x03
.set XBee_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set XBee_IntClock__PM_ACT_MSK, 0x08
.set XBee_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set XBee_IntClock__PM_STBY_MSK, 0x08

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* PWM_Back_Left */
.set PWM_Back_Left__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set PWM_Back_Left__0__MASK, 0x20
.set PWM_Back_Left__0__PC, CYREG_PRT4_PC5
.set PWM_Back_Left__0__PORT, 4
.set PWM_Back_Left__0__SHIFT, 5
.set PWM_Back_Left__AG, CYREG_PRT4_AG
.set PWM_Back_Left__AMUX, CYREG_PRT4_AMUX
.set PWM_Back_Left__BIE, CYREG_PRT4_BIE
.set PWM_Back_Left__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PWM_Back_Left__BYP, CYREG_PRT4_BYP
.set PWM_Back_Left__CTL, CYREG_PRT4_CTL
.set PWM_Back_Left__DM0, CYREG_PRT4_DM0
.set PWM_Back_Left__DM1, CYREG_PRT4_DM1
.set PWM_Back_Left__DM2, CYREG_PRT4_DM2
.set PWM_Back_Left__DR, CYREG_PRT4_DR
.set PWM_Back_Left__INP_DIS, CYREG_PRT4_INP_DIS
.set PWM_Back_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PWM_Back_Left__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PWM_Back_Left__LCD_EN, CYREG_PRT4_LCD_EN
.set PWM_Back_Left__MASK, 0x20
.set PWM_Back_Left__PORT, 4
.set PWM_Back_Left__PRT, CYREG_PRT4_PRT
.set PWM_Back_Left__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PWM_Back_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PWM_Back_Left__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PWM_Back_Left__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PWM_Back_Left__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PWM_Back_Left__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PWM_Back_Left__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PWM_Back_Left__PS, CYREG_PRT4_PS
.set PWM_Back_Left__SHIFT, 5
.set PWM_Back_Left__SLW, CYREG_PRT4_SLW

/* PWM_Back_PWMUDB */
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_Back_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Back_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Back_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_Back_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Back_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Back_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_Back_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set PWM_Back_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Back_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Back_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Back_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Back_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_Back_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set PWM_Back_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Back_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Back_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_Back_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* PWM_Back_Right */
.set PWM_Back_Right__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set PWM_Back_Right__0__MASK, 0x40
.set PWM_Back_Right__0__PC, CYREG_PRT4_PC6
.set PWM_Back_Right__0__PORT, 4
.set PWM_Back_Right__0__SHIFT, 6
.set PWM_Back_Right__AG, CYREG_PRT4_AG
.set PWM_Back_Right__AMUX, CYREG_PRT4_AMUX
.set PWM_Back_Right__BIE, CYREG_PRT4_BIE
.set PWM_Back_Right__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PWM_Back_Right__BYP, CYREG_PRT4_BYP
.set PWM_Back_Right__CTL, CYREG_PRT4_CTL
.set PWM_Back_Right__DM0, CYREG_PRT4_DM0
.set PWM_Back_Right__DM1, CYREG_PRT4_DM1
.set PWM_Back_Right__DM2, CYREG_PRT4_DM2
.set PWM_Back_Right__DR, CYREG_PRT4_DR
.set PWM_Back_Right__INP_DIS, CYREG_PRT4_INP_DIS
.set PWM_Back_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PWM_Back_Right__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PWM_Back_Right__LCD_EN, CYREG_PRT4_LCD_EN
.set PWM_Back_Right__MASK, 0x40
.set PWM_Back_Right__PORT, 4
.set PWM_Back_Right__PRT, CYREG_PRT4_PRT
.set PWM_Back_Right__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PWM_Back_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PWM_Back_Right__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PWM_Back_Right__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PWM_Back_Right__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PWM_Back_Right__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PWM_Back_Right__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PWM_Back_Right__PS, CYREG_PRT4_PS
.set PWM_Back_Right__SHIFT, 6
.set PWM_Back_Right__SLW, CYREG_PRT4_SLW

/* Timer_TX_TimerUDB */
.set Timer_TX_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TX_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TX_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_TX_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Timer_TX_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TX_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TX_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TX_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TX_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TX_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Timer_TX_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Timer_TX_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Timer_TX_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_TX_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set Timer_TX_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set Timer_TX_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Timer_TX_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Timer_TX_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Timer_TX_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Timer_TX_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Timer_TX_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Timer_TX_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB06_A0
.set Timer_TX_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB06_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB06_D0
.set Timer_TX_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB06_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB06_F0
.set Timer_TX_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB06_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB07_A0
.set Timer_TX_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB07_A1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB07_D0
.set Timer_TX_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB07_D1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB07_F0
.set Timer_TX_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB07_F1
.set Timer_TX_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Timer_TX_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* PWM_Front_Left */
.set PWM_Front_Left__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set PWM_Front_Left__0__MASK, 0x80
.set PWM_Front_Left__0__PC, CYREG_PRT4_PC7
.set PWM_Front_Left__0__PORT, 4
.set PWM_Front_Left__0__SHIFT, 7
.set PWM_Front_Left__AG, CYREG_PRT4_AG
.set PWM_Front_Left__AMUX, CYREG_PRT4_AMUX
.set PWM_Front_Left__BIE, CYREG_PRT4_BIE
.set PWM_Front_Left__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PWM_Front_Left__BYP, CYREG_PRT4_BYP
.set PWM_Front_Left__CTL, CYREG_PRT4_CTL
.set PWM_Front_Left__DM0, CYREG_PRT4_DM0
.set PWM_Front_Left__DM1, CYREG_PRT4_DM1
.set PWM_Front_Left__DM2, CYREG_PRT4_DM2
.set PWM_Front_Left__DR, CYREG_PRT4_DR
.set PWM_Front_Left__INP_DIS, CYREG_PRT4_INP_DIS
.set PWM_Front_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PWM_Front_Left__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PWM_Front_Left__LCD_EN, CYREG_PRT4_LCD_EN
.set PWM_Front_Left__MASK, 0x80
.set PWM_Front_Left__PORT, 4
.set PWM_Front_Left__PRT, CYREG_PRT4_PRT
.set PWM_Front_Left__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PWM_Front_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PWM_Front_Left__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PWM_Front_Left__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PWM_Front_Left__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PWM_Front_Left__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PWM_Front_Left__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PWM_Front_Left__PS, CYREG_PRT4_PS
.set PWM_Front_Left__SHIFT, 7
.set PWM_Front_Left__SLW, CYREG_PRT4_SLW

/* PWM_Front_PWMUDB */
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Front_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Front_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Front_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Front_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_Front_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Front_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Front_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_Front_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set PWM_Front_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Front_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Front_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Front_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Front_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_Front_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set PWM_Front_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Front_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Front_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Front_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Front_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Front_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWM_Front_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1

/* PWM_Front_Right */
.set PWM_Front_Right__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set PWM_Front_Right__0__MASK, 0x01
.set PWM_Front_Right__0__PC, CYREG_PRT0_PC0
.set PWM_Front_Right__0__PORT, 0
.set PWM_Front_Right__0__SHIFT, 0
.set PWM_Front_Right__AG, CYREG_PRT0_AG
.set PWM_Front_Right__AMUX, CYREG_PRT0_AMUX
.set PWM_Front_Right__BIE, CYREG_PRT0_BIE
.set PWM_Front_Right__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_Front_Right__BYP, CYREG_PRT0_BYP
.set PWM_Front_Right__CTL, CYREG_PRT0_CTL
.set PWM_Front_Right__DM0, CYREG_PRT0_DM0
.set PWM_Front_Right__DM1, CYREG_PRT0_DM1
.set PWM_Front_Right__DM2, CYREG_PRT0_DM2
.set PWM_Front_Right__DR, CYREG_PRT0_DR
.set PWM_Front_Right__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_Front_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_Front_Right__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_Front_Right__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_Front_Right__MASK, 0x01
.set PWM_Front_Right__PORT, 0
.set PWM_Front_Right__PRT, CYREG_PRT0_PRT
.set PWM_Front_Right__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_Front_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_Front_Right__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_Front_Right__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_Front_Right__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_Front_Right__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_Front_Right__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_Front_Right__PS, CYREG_PRT0_PS
.set PWM_Front_Right__SHIFT, 0
.set PWM_Front_Right__SLW, CYREG_PRT0_SLW

/* Pre_Ampli_SC */
.set Pre_Ampli_SC__BST, CYREG_SC0_BST
.set Pre_Ampli_SC__CLK, CYREG_SC0_CLK
.set Pre_Ampli_SC__CMPINV, CYREG_SC_CMPINV
.set Pre_Ampli_SC__CMPINV_MASK, 0x01
.set Pre_Ampli_SC__CPTR, CYREG_SC_CPTR
.set Pre_Ampli_SC__CPTR_MASK, 0x01
.set Pre_Ampli_SC__CR0, CYREG_SC0_CR0
.set Pre_Ampli_SC__CR1, CYREG_SC0_CR1
.set Pre_Ampli_SC__CR2, CYREG_SC0_CR2
.set Pre_Ampli_SC__MSK, CYREG_SC_MSK
.set Pre_Ampli_SC__MSK_MASK, 0x01
.set Pre_Ampli_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Pre_Ampli_SC__PM_ACT_MSK, 0x01
.set Pre_Ampli_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Pre_Ampli_SC__PM_STBY_MSK, 0x01
.set Pre_Ampli_SC__SR, CYREG_SC_SR
.set Pre_Ampli_SC__SR_MASK, 0x01
.set Pre_Ampli_SC__SW0, CYREG_SC0_SW0
.set Pre_Ampli_SC__SW10, CYREG_SC0_SW10
.set Pre_Ampli_SC__SW2, CYREG_SC0_SW2
.set Pre_Ampli_SC__SW3, CYREG_SC0_SW3
.set Pre_Ampli_SC__SW4, CYREG_SC0_SW4
.set Pre_Ampli_SC__SW6, CYREG_SC0_SW6
.set Pre_Ampli_SC__SW7, CYREG_SC0_SW7
.set Pre_Ampli_SC__SW8, CYREG_SC0_SW8
.set Pre_Ampli_SC__WRK1, CYREG_SC_WRK1
.set Pre_Ampli_SC__WRK1_MASK, 0x01

/* Threshold_viDAC8 */
.set Threshold_viDAC8__CR0, CYREG_DAC2_CR0
.set Threshold_viDAC8__CR1, CYREG_DAC2_CR1
.set Threshold_viDAC8__D, CYREG_DAC2_D
.set Threshold_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Threshold_viDAC8__PM_ACT_MSK, 0x04
.set Threshold_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Threshold_viDAC8__PM_STBY_MSK, 0x04
.set Threshold_viDAC8__STROBE, CYREG_DAC2_STROBE
.set Threshold_viDAC8__SW0, CYREG_DAC2_SW0
.set Threshold_viDAC8__SW2, CYREG_DAC2_SW2
.set Threshold_viDAC8__SW3, CYREG_DAC2_SW3
.set Threshold_viDAC8__SW4, CYREG_DAC2_SW4
.set Threshold_viDAC8__TR, CYREG_DAC2_TR
.set Threshold_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set Threshold_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set Threshold_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set Threshold_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set Threshold_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set Threshold_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set Threshold_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set Threshold_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set Threshold_viDAC8__TST, CYREG_DAC2_TST

/* Comparator_ctComp */
.set Comparator_ctComp__CLK, CYREG_CMP0_CLK
.set Comparator_ctComp__CMP_MASK, 0x01
.set Comparator_ctComp__CMP_NUMBER, 0
.set Comparator_ctComp__CR, CYREG_CMP0_CR
.set Comparator_ctComp__LUT__CR, CYREG_LUT0_CR
.set Comparator_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comparator_ctComp__LUT__MSK_MASK, 0x01
.set Comparator_ctComp__LUT__MSK_SHIFT, 0
.set Comparator_ctComp__LUT__MX, CYREG_LUT0_MX
.set Comparator_ctComp__LUT__SR, CYREG_LUT_SR
.set Comparator_ctComp__LUT__SR_MASK, 0x01
.set Comparator_ctComp__LUT__SR_SHIFT, 0
.set Comparator_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comparator_ctComp__PM_ACT_MSK, 0x01
.set Comparator_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comparator_ctComp__PM_STBY_MSK, 0x01
.set Comparator_ctComp__SW0, CYREG_CMP0_SW0
.set Comparator_ctComp__SW2, CYREG_CMP0_SW2
.set Comparator_ctComp__SW3, CYREG_CMP0_SW3
.set Comparator_ctComp__SW4, CYREG_CMP0_SW4
.set Comparator_ctComp__SW6, CYREG_CMP0_SW6
.set Comparator_ctComp__TR0, CYREG_CMP0_TR0
.set Comparator_ctComp__TR1, CYREG_CMP0_TR1
.set Comparator_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Comparator_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Comparator_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Comparator_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Comparator_ctComp__WRK, CYREG_CMP_WRK
.set Comparator_ctComp__WRK_MASK, 0x01
.set Comparator_ctComp__WRK_SHIFT, 0

/* Out_MAX232_PWMUDB */
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Out_MAX232_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set Out_MAX232_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1

/* Test_Ampli */
.set Test_Ampli__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Test_Ampli__0__MASK, 0x02
.set Test_Ampli__0__PC, CYREG_PRT4_PC1
.set Test_Ampli__0__PORT, 4
.set Test_Ampli__0__SHIFT, 1
.set Test_Ampli__AG, CYREG_PRT4_AG
.set Test_Ampli__AMUX, CYREG_PRT4_AMUX
.set Test_Ampli__BIE, CYREG_PRT4_BIE
.set Test_Ampli__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Test_Ampli__BYP, CYREG_PRT4_BYP
.set Test_Ampli__CTL, CYREG_PRT4_CTL
.set Test_Ampli__DM0, CYREG_PRT4_DM0
.set Test_Ampli__DM1, CYREG_PRT4_DM1
.set Test_Ampli__DM2, CYREG_PRT4_DM2
.set Test_Ampli__DR, CYREG_PRT4_DR
.set Test_Ampli__INP_DIS, CYREG_PRT4_INP_DIS
.set Test_Ampli__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Test_Ampli__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Test_Ampli__LCD_EN, CYREG_PRT4_LCD_EN
.set Test_Ampli__MASK, 0x02
.set Test_Ampli__PORT, 4
.set Test_Ampli__PRT, CYREG_PRT4_PRT
.set Test_Ampli__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Test_Ampli__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Test_Ampli__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Test_Ampli__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Test_Ampli__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Test_Ampli__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Test_Ampli__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Test_Ampli__PS, CYREG_PRT4_PS
.set Test_Ampli__SHIFT, 1
.set Test_Ampli__SLW, CYREG_PRT4_SLW

/* Chronometer_CounterUDB */
.set Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Chronometer_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Chronometer_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Chronometer_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Chronometer_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Chronometer_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Chronometer_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Chronometer_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Chronometer_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Chronometer_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Chronometer_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Chronometer_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Chronometer_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Chronometer_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Chronometer_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Chronometer_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Chronometer_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Chronometer_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Chronometer_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Chronometer_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Chronometer_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Chronometer_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Chronometer_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Chronometer_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Chronometer_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Chronometer_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Chronometer_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Chronometer_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Chronometer_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Chronometer_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Chronometer_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Chronometer_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Chronometer_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Chronometer_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Chronometer_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Chronometer_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Chronometer_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Chronometer_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Chronometer_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Chronometer_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Chronometer_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Chronometer_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Chronometer_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Chronometer_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Chronometer_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Chronometer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Chronometer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Chronometer_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Chronometer_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Chronometer_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Chronometer_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Chronometer_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Chronometer_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Chronometer_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Chronometer_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Chronometer_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Chronometer_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* Instruction */
.set Instruction__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Instruction__0__MASK, 0x40
.set Instruction__0__PC, CYREG_PRT1_PC6
.set Instruction__0__PORT, 1
.set Instruction__0__SHIFT, 6
.set Instruction__AG, CYREG_PRT1_AG
.set Instruction__AMUX, CYREG_PRT1_AMUX
.set Instruction__BIE, CYREG_PRT1_BIE
.set Instruction__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Instruction__BYP, CYREG_PRT1_BYP
.set Instruction__CTL, CYREG_PRT1_CTL
.set Instruction__DM0, CYREG_PRT1_DM0
.set Instruction__DM1, CYREG_PRT1_DM1
.set Instruction__DM2, CYREG_PRT1_DM2
.set Instruction__DR, CYREG_PRT1_DR
.set Instruction__INP_DIS, CYREG_PRT1_INP_DIS
.set Instruction__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Instruction__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Instruction__LCD_EN, CYREG_PRT1_LCD_EN
.set Instruction__MASK, 0x40
.set Instruction__PORT, 1
.set Instruction__PRT, CYREG_PRT1_PRT
.set Instruction__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Instruction__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Instruction__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Instruction__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Instruction__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Instruction__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Instruction__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Instruction__PS, CYREG_PRT1_PS
.set Instruction__SHIFT, 6
.set Instruction__SLW, CYREG_PRT1_SLW

/* Interrupt_RX */
.set Interrupt_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Interrupt_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Interrupt_RX__INTC_MASK, 0x01
.set Interrupt_RX__INTC_NUMBER, 0
.set Interrupt_RX__INTC_PRIOR_NUM, 7
.set Interrupt_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Interrupt_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Interrupt_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Interrupt_TX */
.set Interrupt_TX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Interrupt_TX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Interrupt_TX__INTC_MASK, 0x02
.set Interrupt_TX__INTC_NUMBER, 1
.set Interrupt_TX__INTC_PRIOR_NUM, 7
.set Interrupt_TX__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Interrupt_TX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Interrupt_TX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Counter_Pulses_CounterUDB */
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B1_UDB09_A0
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B1_UDB09_A1
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B1_UDB09_D0
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B1_UDB09_D1
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B1_UDB09_F0
.set Counter_Pulses_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B1_UDB09_F1
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__MASK, 0x6B
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Counter_Pulses_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB09_ST

/* InhA_Back_Left */
.set InhA_Back_Left__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set InhA_Back_Left__0__MASK, 0x10
.set InhA_Back_Left__0__PC, CYREG_PRT3_PC4
.set InhA_Back_Left__0__PORT, 3
.set InhA_Back_Left__0__SHIFT, 4
.set InhA_Back_Left__AG, CYREG_PRT3_AG
.set InhA_Back_Left__AMUX, CYREG_PRT3_AMUX
.set InhA_Back_Left__BIE, CYREG_PRT3_BIE
.set InhA_Back_Left__BIT_MASK, CYREG_PRT3_BIT_MASK
.set InhA_Back_Left__BYP, CYREG_PRT3_BYP
.set InhA_Back_Left__CTL, CYREG_PRT3_CTL
.set InhA_Back_Left__DM0, CYREG_PRT3_DM0
.set InhA_Back_Left__DM1, CYREG_PRT3_DM1
.set InhA_Back_Left__DM2, CYREG_PRT3_DM2
.set InhA_Back_Left__DR, CYREG_PRT3_DR
.set InhA_Back_Left__INP_DIS, CYREG_PRT3_INP_DIS
.set InhA_Back_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set InhA_Back_Left__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set InhA_Back_Left__LCD_EN, CYREG_PRT3_LCD_EN
.set InhA_Back_Left__MASK, 0x10
.set InhA_Back_Left__PORT, 3
.set InhA_Back_Left__PRT, CYREG_PRT3_PRT
.set InhA_Back_Left__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set InhA_Back_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set InhA_Back_Left__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set InhA_Back_Left__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set InhA_Back_Left__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set InhA_Back_Left__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set InhA_Back_Left__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set InhA_Back_Left__PS, CYREG_PRT3_PS
.set InhA_Back_Left__SHIFT, 4
.set InhA_Back_Left__SLW, CYREG_PRT3_SLW

/* InhB_Back_Left */
.set InhB_Back_Left__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set InhB_Back_Left__0__MASK, 0x08
.set InhB_Back_Left__0__PC, CYREG_PRT3_PC3
.set InhB_Back_Left__0__PORT, 3
.set InhB_Back_Left__0__SHIFT, 3
.set InhB_Back_Left__AG, CYREG_PRT3_AG
.set InhB_Back_Left__AMUX, CYREG_PRT3_AMUX
.set InhB_Back_Left__BIE, CYREG_PRT3_BIE
.set InhB_Back_Left__BIT_MASK, CYREG_PRT3_BIT_MASK
.set InhB_Back_Left__BYP, CYREG_PRT3_BYP
.set InhB_Back_Left__CTL, CYREG_PRT3_CTL
.set InhB_Back_Left__DM0, CYREG_PRT3_DM0
.set InhB_Back_Left__DM1, CYREG_PRT3_DM1
.set InhB_Back_Left__DM2, CYREG_PRT3_DM2
.set InhB_Back_Left__DR, CYREG_PRT3_DR
.set InhB_Back_Left__INP_DIS, CYREG_PRT3_INP_DIS
.set InhB_Back_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set InhB_Back_Left__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set InhB_Back_Left__LCD_EN, CYREG_PRT3_LCD_EN
.set InhB_Back_Left__MASK, 0x08
.set InhB_Back_Left__PORT, 3
.set InhB_Back_Left__PRT, CYREG_PRT3_PRT
.set InhB_Back_Left__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set InhB_Back_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set InhB_Back_Left__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set InhB_Back_Left__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set InhB_Back_Left__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set InhB_Back_Left__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set InhB_Back_Left__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set InhB_Back_Left__PS, CYREG_PRT3_PS
.set InhB_Back_Left__SHIFT, 3
.set InhB_Back_Left__SLW, CYREG_PRT3_SLW

/* Interrupt_Xbee */
.set Interrupt_Xbee__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Interrupt_Xbee__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Interrupt_Xbee__INTC_MASK, 0x04
.set Interrupt_Xbee__INTC_NUMBER, 2
.set Interrupt_Xbee__INTC_PRIOR_NUM, 7
.set Interrupt_Xbee__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Interrupt_Xbee__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Interrupt_Xbee__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* InhA_Back_Right */
.set InhA_Back_Right__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set InhA_Back_Right__0__MASK, 0x01
.set InhA_Back_Right__0__PC, CYREG_PRT3_PC0
.set InhA_Back_Right__0__PORT, 3
.set InhA_Back_Right__0__SHIFT, 0
.set InhA_Back_Right__AG, CYREG_PRT3_AG
.set InhA_Back_Right__AMUX, CYREG_PRT3_AMUX
.set InhA_Back_Right__BIE, CYREG_PRT3_BIE
.set InhA_Back_Right__BIT_MASK, CYREG_PRT3_BIT_MASK
.set InhA_Back_Right__BYP, CYREG_PRT3_BYP
.set InhA_Back_Right__CTL, CYREG_PRT3_CTL
.set InhA_Back_Right__DM0, CYREG_PRT3_DM0
.set InhA_Back_Right__DM1, CYREG_PRT3_DM1
.set InhA_Back_Right__DM2, CYREG_PRT3_DM2
.set InhA_Back_Right__DR, CYREG_PRT3_DR
.set InhA_Back_Right__INP_DIS, CYREG_PRT3_INP_DIS
.set InhA_Back_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set InhA_Back_Right__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set InhA_Back_Right__LCD_EN, CYREG_PRT3_LCD_EN
.set InhA_Back_Right__MASK, 0x01
.set InhA_Back_Right__PORT, 3
.set InhA_Back_Right__PRT, CYREG_PRT3_PRT
.set InhA_Back_Right__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set InhA_Back_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set InhA_Back_Right__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set InhA_Back_Right__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set InhA_Back_Right__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set InhA_Back_Right__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set InhA_Back_Right__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set InhA_Back_Right__PS, CYREG_PRT3_PS
.set InhA_Back_Right__SHIFT, 0
.set InhA_Back_Right__SLW, CYREG_PRT3_SLW

/* InhA_Front_Left */
.set InhA_Front_Left__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set InhA_Front_Left__0__MASK, 0x08
.set InhA_Front_Left__0__PC, CYREG_PRT12_PC3
.set InhA_Front_Left__0__PORT, 12
.set InhA_Front_Left__0__SHIFT, 3
.set InhA_Front_Left__AG, CYREG_PRT12_AG
.set InhA_Front_Left__BIE, CYREG_PRT12_BIE
.set InhA_Front_Left__BIT_MASK, CYREG_PRT12_BIT_MASK
.set InhA_Front_Left__BYP, CYREG_PRT12_BYP
.set InhA_Front_Left__DM0, CYREG_PRT12_DM0
.set InhA_Front_Left__DM1, CYREG_PRT12_DM1
.set InhA_Front_Left__DM2, CYREG_PRT12_DM2
.set InhA_Front_Left__DR, CYREG_PRT12_DR
.set InhA_Front_Left__INP_DIS, CYREG_PRT12_INP_DIS
.set InhA_Front_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set InhA_Front_Left__MASK, 0x08
.set InhA_Front_Left__PORT, 12
.set InhA_Front_Left__PRT, CYREG_PRT12_PRT
.set InhA_Front_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set InhA_Front_Left__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set InhA_Front_Left__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set InhA_Front_Left__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set InhA_Front_Left__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set InhA_Front_Left__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set InhA_Front_Left__PS, CYREG_PRT12_PS
.set InhA_Front_Left__SHIFT, 3
.set InhA_Front_Left__SIO_CFG, CYREG_PRT12_SIO_CFG
.set InhA_Front_Left__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set InhA_Front_Left__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set InhA_Front_Left__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set InhA_Front_Left__SLW, CYREG_PRT12_SLW

/* InhB_Back_Right */
.set InhB_Back_Right__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set InhB_Back_Right__0__MASK, 0x02
.set InhB_Back_Right__0__PC, CYREG_PRT3_PC1
.set InhB_Back_Right__0__PORT, 3
.set InhB_Back_Right__0__SHIFT, 1
.set InhB_Back_Right__AG, CYREG_PRT3_AG
.set InhB_Back_Right__AMUX, CYREG_PRT3_AMUX
.set InhB_Back_Right__BIE, CYREG_PRT3_BIE
.set InhB_Back_Right__BIT_MASK, CYREG_PRT3_BIT_MASK
.set InhB_Back_Right__BYP, CYREG_PRT3_BYP
.set InhB_Back_Right__CTL, CYREG_PRT3_CTL
.set InhB_Back_Right__DM0, CYREG_PRT3_DM0
.set InhB_Back_Right__DM1, CYREG_PRT3_DM1
.set InhB_Back_Right__DM2, CYREG_PRT3_DM2
.set InhB_Back_Right__DR, CYREG_PRT3_DR
.set InhB_Back_Right__INP_DIS, CYREG_PRT3_INP_DIS
.set InhB_Back_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set InhB_Back_Right__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set InhB_Back_Right__LCD_EN, CYREG_PRT3_LCD_EN
.set InhB_Back_Right__MASK, 0x02
.set InhB_Back_Right__PORT, 3
.set InhB_Back_Right__PRT, CYREG_PRT3_PRT
.set InhB_Back_Right__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set InhB_Back_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set InhB_Back_Right__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set InhB_Back_Right__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set InhB_Back_Right__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set InhB_Back_Right__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set InhB_Back_Right__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set InhB_Back_Right__PS, CYREG_PRT3_PS
.set InhB_Back_Right__SHIFT, 1
.set InhB_Back_Right__SLW, CYREG_PRT3_SLW

/* InhB_Front_Left */
.set InhB_Front_Left__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set InhB_Front_Left__0__MASK, 0x04
.set InhB_Front_Left__0__PC, CYREG_PRT12_PC2
.set InhB_Front_Left__0__PORT, 12
.set InhB_Front_Left__0__SHIFT, 2
.set InhB_Front_Left__AG, CYREG_PRT12_AG
.set InhB_Front_Left__BIE, CYREG_PRT12_BIE
.set InhB_Front_Left__BIT_MASK, CYREG_PRT12_BIT_MASK
.set InhB_Front_Left__BYP, CYREG_PRT12_BYP
.set InhB_Front_Left__DM0, CYREG_PRT12_DM0
.set InhB_Front_Left__DM1, CYREG_PRT12_DM1
.set InhB_Front_Left__DM2, CYREG_PRT12_DM2
.set InhB_Front_Left__DR, CYREG_PRT12_DR
.set InhB_Front_Left__INP_DIS, CYREG_PRT12_INP_DIS
.set InhB_Front_Left__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set InhB_Front_Left__MASK, 0x04
.set InhB_Front_Left__PORT, 12
.set InhB_Front_Left__PRT, CYREG_PRT12_PRT
.set InhB_Front_Left__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set InhB_Front_Left__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set InhB_Front_Left__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set InhB_Front_Left__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set InhB_Front_Left__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set InhB_Front_Left__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set InhB_Front_Left__PS, CYREG_PRT12_PS
.set InhB_Front_Left__SHIFT, 2
.set InhB_Front_Left__SIO_CFG, CYREG_PRT12_SIO_CFG
.set InhB_Front_Left__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set InhB_Front_Left__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set InhB_Front_Left__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set InhB_Front_Left__SLW, CYREG_PRT12_SLW

/* InhA_Front_Right */
.set InhA_Front_Right__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set InhA_Front_Right__0__MASK, 0x40
.set InhA_Front_Right__0__PC, CYREG_PRT3_PC6
.set InhA_Front_Right__0__PORT, 3
.set InhA_Front_Right__0__SHIFT, 6
.set InhA_Front_Right__AG, CYREG_PRT3_AG
.set InhA_Front_Right__AMUX, CYREG_PRT3_AMUX
.set InhA_Front_Right__BIE, CYREG_PRT3_BIE
.set InhA_Front_Right__BIT_MASK, CYREG_PRT3_BIT_MASK
.set InhA_Front_Right__BYP, CYREG_PRT3_BYP
.set InhA_Front_Right__CTL, CYREG_PRT3_CTL
.set InhA_Front_Right__DM0, CYREG_PRT3_DM0
.set InhA_Front_Right__DM1, CYREG_PRT3_DM1
.set InhA_Front_Right__DM2, CYREG_PRT3_DM2
.set InhA_Front_Right__DR, CYREG_PRT3_DR
.set InhA_Front_Right__INP_DIS, CYREG_PRT3_INP_DIS
.set InhA_Front_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set InhA_Front_Right__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set InhA_Front_Right__LCD_EN, CYREG_PRT3_LCD_EN
.set InhA_Front_Right__MASK, 0x40
.set InhA_Front_Right__PORT, 3
.set InhA_Front_Right__PRT, CYREG_PRT3_PRT
.set InhA_Front_Right__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set InhA_Front_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set InhA_Front_Right__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set InhA_Front_Right__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set InhA_Front_Right__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set InhA_Front_Right__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set InhA_Front_Right__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set InhA_Front_Right__PS, CYREG_PRT3_PS
.set InhA_Front_Right__SHIFT, 6
.set InhA_Front_Right__SLW, CYREG_PRT3_SLW

/* InhB_Front_Right */
.set InhB_Front_Right__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set InhB_Front_Right__0__MASK, 0x20
.set InhB_Front_Right__0__PC, CYREG_PRT3_PC5
.set InhB_Front_Right__0__PORT, 3
.set InhB_Front_Right__0__SHIFT, 5
.set InhB_Front_Right__AG, CYREG_PRT3_AG
.set InhB_Front_Right__AMUX, CYREG_PRT3_AMUX
.set InhB_Front_Right__BIE, CYREG_PRT3_BIE
.set InhB_Front_Right__BIT_MASK, CYREG_PRT3_BIT_MASK
.set InhB_Front_Right__BYP, CYREG_PRT3_BYP
.set InhB_Front_Right__CTL, CYREG_PRT3_CTL
.set InhB_Front_Right__DM0, CYREG_PRT3_DM0
.set InhB_Front_Right__DM1, CYREG_PRT3_DM1
.set InhB_Front_Right__DM2, CYREG_PRT3_DM2
.set InhB_Front_Right__DR, CYREG_PRT3_DR
.set InhB_Front_Right__INP_DIS, CYREG_PRT3_INP_DIS
.set InhB_Front_Right__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set InhB_Front_Right__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set InhB_Front_Right__LCD_EN, CYREG_PRT3_LCD_EN
.set InhB_Front_Right__MASK, 0x20
.set InhB_Front_Right__PORT, 3
.set InhB_Front_Right__PRT, CYREG_PRT3_PRT
.set InhB_Front_Right__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set InhB_Front_Right__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set InhB_Front_Right__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set InhB_Front_Right__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set InhB_Front_Right__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set InhB_Front_Right__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set InhB_Front_Right__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set InhB_Front_Right__PS, CYREG_PRT3_PS
.set InhB_Front_Right__SHIFT, 5
.set InhB_Front_Right__SLW, CYREG_PRT3_SLW

/* Rotation_Register */
.set Rotation_Register_Sync_ctrl_reg__0__MASK, 0x01
.set Rotation_Register_Sync_ctrl_reg__0__POS, 0
.set Rotation_Register_Sync_ctrl_reg__1__MASK, 0x02
.set Rotation_Register_Sync_ctrl_reg__1__POS, 1
.set Rotation_Register_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Rotation_Register_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Rotation_Register_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Rotation_Register_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Rotation_Register_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Rotation_Register_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Rotation_Register_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Rotation_Register_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Rotation_Register_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Rotation_Register_Sync_ctrl_reg__2__MASK, 0x04
.set Rotation_Register_Sync_ctrl_reg__2__POS, 2
.set Rotation_Register_Sync_ctrl_reg__3__MASK, 0x08
.set Rotation_Register_Sync_ctrl_reg__3__POS, 3
.set Rotation_Register_Sync_ctrl_reg__4__MASK, 0x10
.set Rotation_Register_Sync_ctrl_reg__4__POS, 4
.set Rotation_Register_Sync_ctrl_reg__5__MASK, 0x20
.set Rotation_Register_Sync_ctrl_reg__5__POS, 5
.set Rotation_Register_Sync_ctrl_reg__6__MASK, 0x40
.set Rotation_Register_Sync_ctrl_reg__6__POS, 6
.set Rotation_Register_Sync_ctrl_reg__7__MASK, 0x80
.set Rotation_Register_Sync_ctrl_reg__7__POS, 7
.set Rotation_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Rotation_Register_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Rotation_Register_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Rotation_Register_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Rotation_Register_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Rotation_Register_Sync_ctrl_reg__MASK, 0xFF
.set Rotation_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Rotation_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Rotation_Register_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000006
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
