Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

10.142. Executing ABC pass (technology mapping using ABC).

10.142.1. Extracting gate netlist of module `\rom' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

10.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module rom.

10.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rom'.
Removed a total of 0 cells.

10.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rom..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rom.
Performed a total of 0 changes.

10.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rom'.
Removed a total of 0 cells.

10.148. Executing OPT_SHARE pass.

10.149. Executing OPT_DFF pass (perform DFF optimizations).

10.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rom..

10.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module rom.
MAX OPT ITERATION = 1

10.152. Executing HIERARCHY pass (managing design hierarchy).

10.152.1. Analyzing design hierarchy..
Top module:  \rom

10.152.2. Analyzing design hierarchy..
Top module:  \rom
Removed 0 unused modules.

10.153. Printing statistics.

=== rom ===

   Number of wires:                  9
   Number of wire bits:            100
   Number of public wires:           3
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     RS_TDP36K                       1

10.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rom..

11. Executing Verilog backend.
Dumping module `\rom'.
  renaming `$techmap1059\mem.0.0.C1DATA' to `_1_'.
  renaming `$techmap1059\mem.0.0.PORT_A1_RDATA' to `_2_'.
  renaming `$techmap1059\mem.0.0.PORT_B1_RDATA' to `_4_'.
  renaming `$techmap1059\mem.0.0.PORT_A2_RDATA' to `_3_'.
  renaming `$techmap1059\mem.0.0.PORT_B2_RDATA' to `_5_'.
  renaming `$auto$memory_libmap.cc:1836:emit_port$1045' to `_0_'.

12. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f016a235af, CPU: user 0.80s system 0.07s, MEM: 52.19 MB peak
Yosys 0.18+10 (git sha1 dbdaf0117, gcc 11.2.0 -fPIC -Os)
Time spent: 28% 16x read_verilog (0 sec), 16% 1x synth_rs (0 sec), ...
INFO: SYN: Design rom is synthesized

Total RunTime: 1 sec
Rapid Silicon Raptor Design Suite
Version    : 0.5.72
Git Hash   : 0ff7125
Built      : May 18 2023
Built type : Engineering
Netlist Version: v1.6.113
Device: GEMINI_COMPACT_10x8
