# Reading pref.tcl
# do add_isa_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/trin.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:09 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/trin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity trin
# -- Compiling architecture Behavior of trin
# End time: 15:55:09 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/regN.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:10 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/regN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regN
# -- Compiling architecture behavior of regN
# End time: 15:55:10 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:10 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture LogicFunc of mux2to1
# End time: 15:55:10 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/fulladd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:10 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/fulladd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladd
# -- Compiling architecture LogicFunc of fulladd
# End time: 15:55:10 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/dec2to4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:10 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/dec2to4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec2to4
# -- Compiling architecture LogicFunc of dec2to4
# End time: 15:55:10 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:10 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package components
# End time: 15:55:10 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/regM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:11 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/regM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regM
# -- Compiling architecture behavior of regM
# End time: 15:55:11 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/reg1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:11 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/reg1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg1
# -- Compiling architecture behavior of reg1
# End time: 15:55:11 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/mux1to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:11 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/mux1to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux1to1
# -- Compiling architecture LogicFunc of mux1to1
# End time: 15:55:11 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/pipeline.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:11 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity pipeline
# -- Compiling architecture behaviour of pipeline
# End time: 15:55:11 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:11 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ripple_carry
# -- Compiling architecture struc_behaviour of ripple_carry
# End time: 15:55:11 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:11 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity register_file
# -- Compiling architecture struc_behaviour of register_file
# End time: 15:55:12 on Nov 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/mux4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:12 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity mux4to1
# -- Compiling architecture struc_behaviour of mux4to1
# End time: 15:55:12 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:12 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity instruction_memory
# -- Compiling architecture struc_behaviour of instruction_memory
# End time: 15:55:13 on Nov 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/instruction_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:13 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity instruction_decode
# -- Compiling architecture struc_behaviour of instruction_decode
# End time: 15:55:13 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/dec4to16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:13 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/dec4to16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity dec4to16
# -- Compiling architecture struc_behaviour of dec4to16
# End time: 15:55:13 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:13 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# End time: 15:55:13 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/data_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:13 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity data_memory
# -- Compiling architecture struc_behaviour of data_memory
# End time: 15:55:13 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/forwarding_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:13 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity forwarding_unit
# -- Compiling architecture behaviour of forwarding_unit
# End time: 15:55:13 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/hazarding_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:14 on Nov 28,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/hazarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity hazarding_unit
# -- Compiling architecture behaviour of hazarding_unit
# End time: 15:55:14 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.pipeline
# vsim work.pipeline 
# Start time: 15:55:18 on Nov 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.components
# Loading work.pipeline(behaviour)
# Loading work.mux2to1(logicfunc)
# Loading work.regn(behavior)
# Loading work.ripple_carry(struc_behaviour)
# Loading work.fulladd(logicfunc)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(struc_behaviour)
# Loading work.dec4to16(struc_behaviour)
# Loading work.dec2to4(logicfunc)
# Loading work.trin(behavior)
# Loading work.regm(behavior)
# Loading work.mux1to1(logicfunc)
# Loading work.instruction_decode(struc_behaviour)
# Loading work.register_file(struc_behaviour)
# Loading work.mux4to1(struc_behaviour)
# Loading work.hazarding_unit(behaviour)
# Loading work.reg1(behavior)
# Loading work.alu(behaviour)
# Loading work.forwarding_unit(behaviour)
# Loading work.data_memory(struc_behaviour)
# ** Warning: Design size of 10847 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp0 has no driver.
# This port will contribute value (U) to the signal network.
do {C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Comp Org/Lab7/add_isa/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# ** Error: /pipeline/reset already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Error in macro C:\Users\Reds2\OneDrive\School\College\Junior\Fa23\Comp Org\Lab7\add_isa\simulation\modelsim\wave.do line 5
# /pipeline/reset already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
#     while executing
# "add wave -editable 1 -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 10000ps sim:/pipeline/reset"
#     ("eval" body line 1)
#     invoked from within
# "eval add wave -editable 1 $args"
#     (procedure "wave_edit_create" line 2)
#     invoked from within
# "wave_edit_create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 10000ps sim:/pipeline/reset"
#     ("eval" body line 1)
#     invoked from within
# "eval $procname $args"
#     (procedure "wave_edit_command" line 8)
#     invoked from within
# "wave_edit_command create {*}$args"
#     (procedure "::wave::create" line 3)
#     invoked from within
# "wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 10000ps sim:/pipeline/reset "
wave modify -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 10000ps Edit:/pipeline/reset
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 100ps Edit:/pipeline/reset
add wave -position insertpoint  \
sim:/pipeline/current_pc \
sim:/pipeline/result
run
add wave -position insertpoint  \
sim:/pipeline/ID_EX_WriteAddr \
sim:/pipeline/EX_MEM_WriteAddr \
sim:/pipeline/MEM_WB_WriteAddr
add wave -position insertpoint  \
sim:/pipeline/write_address
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp0 has no driver.
# This port will contribute value (U) to the signal network.
run
add wave -position insertpoint  \
sim:/pipeline/RegDst
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp0 has no driver.
# This port will contribute value (U) to the signal network.
run
add wave -position insertpoint  \
sim:/pipeline/ID_EX_MemRead
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp0 has no driver.
# This port will contribute value (U) to the signal network.
run
add wave -position insertpoint  \
sim:/pipeline/ID_EX_ReadPort2
add wave -position insertpoint  \
sim:/pipeline/ID_EX_RegDst
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /pipeline/id/ALUOp0 has no driver.
# This port will contribute value (U) to the signal network.
run
add wave -position insertpoint  \
sim:/pipeline/ID_EX_WriteAddr
add wave -position insertpoint  \
sim:/pipeline/write_address
# End time: 16:11:18 on Nov 28,2023, Elapsed time: 0:16:00
# Errors: 0, Warnings: 2
