{
    "title": "FPGA Implementation of Convolutional Neural Network for Real-Time Handwriting Recognition. (arXiv:2306.13557v1 [cs.AR])",
    "abstract": "Machine Learning (ML) has recently been a skyrocketing field in Computer Science. As computer hardware engineers, we are enthusiastic about hardware implementations of popular software ML architectures to optimize their performance, reliability, and resource usage. In this project, we designed a highly-configurable, real-time device for recognizing handwritten letters and digits using an Altera DE1 FPGA Kit. We followed various engineering standards, including IEEE-754 32-bit Floating-Point Standard, Video Graphics Array (VGA) display protocol, Universal Asynchronous Receiver-Transmitter (UART) protocol, and Inter-Integrated Circuit (I2C) protocols to achieve the project goals. These significantly improved our design in compatibility, reusability, and simplicity in verifications. Following these standards, we designed a 32-bit floating-point (FP) instruction set architecture (ISA). We developed a 5-stage RISC processor in System Verilog to manage image processing, matrix multiplication",
    "link": "http://arxiv.org/abs/2306.13557",
    "context": "Title: FPGA Implementation of Convolutional Neural Network for Real-Time Handwriting Recognition. (arXiv:2306.13557v1 [cs.AR])\nAbstract: Machine Learning (ML) has recently been a skyrocketing field in Computer Science. As computer hardware engineers, we are enthusiastic about hardware implementations of popular software ML architectures to optimize their performance, reliability, and resource usage. In this project, we designed a highly-configurable, real-time device for recognizing handwritten letters and digits using an Altera DE1 FPGA Kit. We followed various engineering standards, including IEEE-754 32-bit Floating-Point Standard, Video Graphics Array (VGA) display protocol, Universal Asynchronous Receiver-Transmitter (UART) protocol, and Inter-Integrated Circuit (I2C) protocols to achieve the project goals. These significantly improved our design in compatibility, reusability, and simplicity in verifications. Following these standards, we designed a 32-bit floating-point (FP) instruction set architecture (ISA). We developed a 5-stage RISC processor in System Verilog to manage image processing, matrix multiplication",
    "path": "papers/23/06/2306.13557.json",
    "total_tokens": 960,
    "translated_title": "FPGA实现的卷积神经网络用于实时手写体识别",
    "translated_abstract": "机器学习是计算机科学中最近蓬勃发展的领域。作为计算机硬件工程师，我们对将流行的软件机器学习结构进行硬件实现以优化其性能、可靠性和资源使用率充满热情。在本项目中，我们使用Altera DE1 FPGA套件设计了一个高度可配置的实时设备，用于识别手写字母和数字。我们遵循了IEEE-754 32位浮点标准、视频图形阵列（VGA）显示协议、通用异步收发器（UART）协议和Inter-Integrated Circuit（I2C）协议等各种工程标准，以实现项目目标。遵循这些标准，我们设计了一个32位浮点（FP）指令集架构（ISA）。我们使用System Verilog开发了一个5级RISC处理器，以管理图像处理、矩阵乘法和卷积运算等操作。该实现使用了卷积神经网络（CNN），以提高对手写字母和数字的识别精度，并在FPGA器件上实现了实时手写体识别系统。",
    "tldr": "该论文提出了一种在FPGA器件上实现卷积神经网络的实时手写体识别系统，能提高对手写字母和数字的识别精度。",
    "en_tdlr": "This paper presents a real-time handwriting recognition system based on Convolutional Neural Networks (CNN) implemented on FPGA devices, which can improve the recognition accuracy of handwritten letters and digits."
}