Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.10 / 0.47 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.47 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: hd_gen_channel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hd_gen_channel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hd_gen_channel"
Output Format                      : NGC
Target Device                      : xc2vp20-6-ff896

---- Source Options
Top Module Name                    : hd_gen_channel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 65
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : hd_gen_channel.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8613/VHDL/SDHD_module_v2/color_rom.vhd. Ignore this file from project file "hd_gen_channel_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8613/VHDL/SDHD_module_v2/sine_rom.vhd. Ignore this file from project file "hd_gen_channel_vhdl.prj".
WARNING:HDLParsers:3498 - No primary, secondary unit in the file "F:/PT8613/VHDL/SDHD_module_v2/text_ram.vhd. Ignore this file from project file "hd_gen_channel_vhdl.prj".
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/crc.vhd" in Library work.
Architecture pack_crc of Entity pack_crc is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/rocketio.vhd" in Library work.
Architecture behavioral of Entity rocketio is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/pack_even_parity_bit.vhd" in Library work.
Architecture pack_even_parity_bit of Entity pack_even_parity_bit is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/sinu_data.VHD" in Library work.
Architecture sinu_data of Entity sinu_data is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/pack_reverse_bit_order.vhd" in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/scram20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/system_parameters.vhd" in Library work.
Architecture behavioral of Entity system_parameters is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/crc_inserter.vhd" in Library work.
Architecture behavioral of Entity crc_inserter is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/luma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/os_controller_v2.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/rocket_io_top.vhd" in Library work.
Architecture behavioral of Entity rocket_io_top is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/audio_lut.vhd" in Library work.
Architecture behavioral of Entity audio_lut is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/colorbar_generator.vhd" in Library work.
Architecture behavioral of Entity colorbar_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/clapboard_generator.vhd" in Library work.
Architecture behavioral of Entity clapboard_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/audio_click_generator.vhd" in Library work.
Architecture behavioral of Entity audio_click_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/window_generator.vhd" in Library work.
Architecture behavioral of Entity window_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/pluge_generator.vhd" in Library work.
Architecture behavioral of Entity pluge_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/text_generator.vhd" in Library work.
Architecture behavioral of Entity text_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/grid_generator.vhd" in Library work.
Architecture behavioral of Entity grid_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/color_lut.vhd" in Library work.
Architecture behavioral of Entity color_lut is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/luma_ramp_generator.vhd" in Library work.
Architecture behavioral of Entity luma_ramp_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/line_controller.vhd" in Library work.
Architecture behavioral of Entity line_controller is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/luma_chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/checkfield_generator.vhd" in Library work.
Architecture behavioral of Entity checkfield_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/system_generator.vhd" in Library work.
Architecture behavioral of Entity system_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/scram20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/audio_generator.vhd" in Library work.
Architecture behavioral of Entity audio_generator is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 272. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 273. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 274. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 275. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 276. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 277. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 278. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 279. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 280. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 281. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 282. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 283. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 284. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8613/VHDL/SDHD_module_v2/serial_interface.vhd" Line 285. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/video_generator.vhd" in Library work.
Entity <video_generator> compiled.
Entity <video_generator> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/parallel_to_serial_backend.vhd" in Library work.
Entity <parallel_to_serial_backend> compiled.
Entity <parallel_to_serial_backend> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8613/VHDL/SDHD_module_v2/HD_Gen_Channel.vhd" in Library work.
Entity <hd_gen_channel> compiled.
Entity <hd_gen_channel> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_channel> (Architecture <behavioral>).
ERROR:Xst:834 - "F:/PT8613/VHDL/SDHD_module_v2/HD_Gen_Channel.vhd" line 17: Generic <channel_id> has not been given a value.
--> 

Total memory usage is 93780 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    0 (   0 filtered)

