--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3861 paths analyzed, 763 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.840ns.
--------------------------------------------------------------------------------

Paths for end point DivBy100000/clk_out (SLICE_X17Y13.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DivBy100000/i_16 (FF)
  Destination:          DivBy100000/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.421 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DivBy100000/i_16 to DivBy100000/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.AQ      Tcko                  0.408   DivBy100000/i<16>
                                                       DivBy100000/i_16
    SLICE_X17Y51.C2      net (fanout=2)        0.623   DivBy100000/i<16>
    SLICE_X17Y51.C       Tilo                  0.259   DivBy100000/GND_52_o_i[17]_LessThan_3_o_inv
                                                       DivBy100000/GND_52_o_i[17]_LessThan_3_o21
    SLICE_X17Y51.A2      net (fanout=2)        0.443   DivBy100000/GND_52_o_i[17]_LessThan_3_o2
    SLICE_X17Y51.A       Tilo                  0.259   DivBy100000/GND_52_o_i[17]_LessThan_3_o_inv
                                                       DivBy100000/GND_52_o_i[17]_LessThan_3_o23
    SLICE_X17Y13.CE      net (fanout=18)       2.499   DivBy100000/GND_52_o_i[17]_LessThan_3_o
    SLICE_X17Y13.CLK     Tceck                 0.295   DivBy100000/clk_out
                                                       DivBy100000/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (1.221ns logic, 3.565ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DivBy100000/i_6 (FF)
  Destination:          DivBy100000/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.421 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DivBy100000/i_6 to DivBy100000/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.CQ      Tcko                  0.408   DivBy100000/i<7>
                                                       DivBy100000/i_6
    SLICE_X17Y51.B1      net (fanout=2)        0.754   DivBy100000/i<6>
    SLICE_X17Y51.B       Tilo                  0.259   DivBy100000/GND_52_o_i[17]_LessThan_3_o_inv
                                                       DivBy100000/GND_52_o_i[17]_LessThan_3_o22
    SLICE_X17Y51.A5      net (fanout=2)        0.193   DivBy100000/GND_52_o_i[17]_LessThan_3_o21
    SLICE_X17Y51.A       Tilo                  0.259   DivBy100000/GND_52_o_i[17]_LessThan_3_o_inv
                                                       DivBy100000/GND_52_o_i[17]_LessThan_3_o23
    SLICE_X17Y13.CE      net (fanout=18)       2.499   DivBy100000/GND_52_o_i[17]_LessThan_3_o
    SLICE_X17Y13.CLK     Tceck                 0.295   DivBy100000/clk_out
                                                       DivBy100000/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (1.221ns logic, 3.446ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DivBy100000/i_15 (FF)
  Destination:          DivBy100000/clk_out (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.625ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.421 - 0.443)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DivBy100000/i_15 to DivBy100000/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.DQ      Tcko                  0.408   DivBy100000/i<15>
                                                       DivBy100000/i_15
    SLICE_X17Y51.C4      net (fanout=2)        0.462   DivBy100000/i<15>
    SLICE_X17Y51.C       Tilo                  0.259   DivBy100000/GND_52_o_i[17]_LessThan_3_o_inv
                                                       DivBy100000/GND_52_o_i[17]_LessThan_3_o21
    SLICE_X17Y51.A2      net (fanout=2)        0.443   DivBy100000/GND_52_o_i[17]_LessThan_3_o2
    SLICE_X17Y51.A       Tilo                  0.259   DivBy100000/GND_52_o_i[17]_LessThan_3_o_inv
                                                       DivBy100000/GND_52_o_i[17]_LessThan_3_o23
    SLICE_X17Y13.CE      net (fanout=18)       2.499   DivBy100000/GND_52_o_i[17]_LessThan_3_o
    SLICE_X17Y13.CLK     Tceck                 0.295   DivBy100000/clk_out
                                                       DivBy100000/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      4.625ns (1.221ns logic, 3.404ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point processor/internal_reset_flop (SLICE_X20Y37.C5), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/zero_flag_flop (FF)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.407ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.242 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/zero_flag_flop to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.447   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    SLICE_X27Y37.A2      net (fanout=3)        0.845   processor/zero_flag
    SLICE_X27Y37.A       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/pc_move_is_valid_lut
    SLICE_X28Y38.D3      net (fanout=2)        0.492   processor/pc_move_is_valid
    SLICE_X28Y38.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X28Y37.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X28Y37.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (1.841ns logic, 2.566ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/zero_flag_flop (FF)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.391ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.242 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/zero_flag_flop to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.447   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    SLICE_X27Y37.A2      net (fanout=3)        0.845   processor/zero_flag
    SLICE_X27Y37.A       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/pc_move_is_valid_lut
    SLICE_X28Y38.D3      net (fanout=2)        0.492   processor/pc_move_is_valid
    SLICE_X28Y38.DMUX    Tilo                  0.251   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT5
    SLICE_X28Y37.D2      net (fanout=5)        0.657   processor/pop_stack
    SLICE_X28Y37.COUT    Topcyd                0.260   processor/KCPSM6_STACK0
                                                       processor/stack_loop[3].upper_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (1.752ns logic, 2.639ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/zero_flag_flop (FF)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.386ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.242 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/zero_flag_flop to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.447   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    SLICE_X27Y37.A2      net (fanout=3)        0.845   processor/zero_flag
    SLICE_X27Y37.A       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/pc_move_is_valid_lut
    SLICE_X28Y38.D3      net (fanout=2)        0.492   processor/pc_move_is_valid
    SLICE_X28Y38.DMUX    Tilo                  0.251   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT5
    SLICE_X28Y37.B3      net (fanout=5)        0.537   processor/pop_stack
    SLICE_X28Y37.COUT    Topcyb                0.375   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      4.386ns (1.867ns logic, 2.519ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point processor/run_flop (SLICE_X20Y37.C5), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/zero_flag_flop (FF)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.279ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.242 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/zero_flag_flop to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.447   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    SLICE_X27Y37.A2      net (fanout=3)        0.845   processor/zero_flag
    SLICE_X27Y37.A       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/pc_move_is_valid_lut
    SLICE_X28Y38.D3      net (fanout=2)        0.492   processor/pc_move_is_valid
    SLICE_X28Y38.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X28Y37.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X28Y37.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (1.713ns logic, 2.566ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/zero_flag_flop (FF)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.242 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/zero_flag_flop to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.447   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    SLICE_X27Y37.A2      net (fanout=3)        0.845   processor/zero_flag
    SLICE_X27Y37.A       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/pc_move_is_valid_lut
    SLICE_X28Y38.D3      net (fanout=2)        0.492   processor/pc_move_is_valid
    SLICE_X28Y38.DMUX    Tilo                  0.251   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT5
    SLICE_X28Y37.D2      net (fanout=5)        0.657   processor/pop_stack
    SLICE_X28Y37.COUT    Topcyd                0.260   processor/KCPSM6_STACK0
                                                       processor/stack_loop[3].upper_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.624ns logic, 2.639ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/zero_flag_flop (FF)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.242 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/zero_flag_flop to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y36.DQ      Tcko                  0.447   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    SLICE_X27Y37.A2      net (fanout=3)        0.845   processor/zero_flag
    SLICE_X27Y37.A       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/pc_move_is_valid_lut
    SLICE_X28Y38.D3      net (fanout=2)        0.492   processor/pc_move_is_valid
    SLICE_X28Y38.DMUX    Tilo                  0.251   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT5
    SLICE_X28Y37.B3      net (fanout=5)        0.537   processor/pop_stack
    SLICE_X28Y37.COUT    Topcyb                0.375   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.739ns logic, 2.519ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point processor/spm_enable_flop (SLICE_X22Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/active_interrupt_flop (FF)
  Destination:          processor/spm_enable_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.009ns (0.081 - 0.072)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/active_interrupt_flop to processor/spm_enable_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.DMUX    Tshcko                0.238   processor/KCPSM6_CONTROL
                                                       processor/active_interrupt_flop
    SLICE_X22Y37.SR      net (fanout=5)        0.141   processor/active_interrupt
    SLICE_X22Y37.CLK     Tcksr       (-Th)    -0.018   processor/KCPSM6_STROBES
                                                       processor/spm_enable_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.256ns logic, 0.141ns route)
                                                       (64.5% logic, 35.5% route)
--------------------------------------------------------------------------------

Paths for end point processor/register_enable_flop (SLICE_X22Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/active_interrupt_flop (FF)
  Destination:          processor/register_enable_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.009ns (0.081 - 0.072)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/active_interrupt_flop to processor/register_enable_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y37.DMUX    Tshcko                0.238   processor/KCPSM6_CONTROL
                                                       processor/active_interrupt_flop
    SLICE_X22Y37.SR      net (fanout=5)        0.141   processor/active_interrupt
    SLICE_X22Y37.CLK     Tcksr       (-Th)    -0.027   processor/KCPSM6_STROBES
                                                       processor/register_enable_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.265ns logic, 0.141ns route)
                                                       (65.3% logic, 34.7% route)
--------------------------------------------------------------------------------

Paths for end point processor/zero_flag_flop (SLICE_X22Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/flag_enable_flop (FF)
  Destination:          processor/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.005ns (0.039 - 0.034)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/flag_enable_flop to processor/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.DMUX    Tshcko                0.266   processor/KCPSM6_STROBES
                                                       processor/flag_enable_flop
    SLICE_X22Y36.CE      net (fanout=1)        0.246   processor/flag_enable
    SLICE_X22Y36.CLK     Tckce       (-Th)     0.108   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.158ns logic, 0.246ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6295 paths analyzed, 767 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.672ns.
--------------------------------------------------------------------------------

Paths for end point processor/internal_reset_flop (SLICE_X20Y37.C5), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.242 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA14   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y37.C2      net (fanout=14)       1.531   instruction<14>
    SLICE_X27Y37.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X28Y38.D4      net (fanout=2)        0.581   processor/move_type
    SLICE_X28Y38.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X28Y37.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X28Y37.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (3.244ns logic, 3.341ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.242 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOPA1   Trcko_DOPA            1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y37.A3      net (fanout=8)        1.614   instruction<17>
    SLICE_X27Y37.A       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/pc_move_is_valid_lut
    SLICE_X28Y38.D3      net (fanout=2)        0.492   processor/pc_move_is_valid
    SLICE_X28Y38.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X28Y37.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X28Y37.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (3.244ns logic, 3.335ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.242 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA12   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y37.C1      net (fanout=16)       1.520   instruction<12>
    SLICE_X27Y37.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X28Y38.D4      net (fanout=2)        0.581   processor/move_type
    SLICE_X28Y38.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X28Y37.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X28Y37.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.574ns (3.244ns logic, 3.330ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point processor/run_flop (SLICE_X20Y37.C5), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.457ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.242 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA14   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y37.C2      net (fanout=14)       1.531   instruction<14>
    SLICE_X27Y37.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X28Y38.D4      net (fanout=2)        0.581   processor/move_type
    SLICE_X28Y38.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X28Y37.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X28Y37.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.457ns (3.116ns logic, 3.341ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.242 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOPA1   Trcko_DOPA            1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y37.A3      net (fanout=8)        1.614   instruction<17>
    SLICE_X27Y37.A       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/pc_move_is_valid_lut
    SLICE_X28Y38.D3      net (fanout=2)        0.492   processor/pc_move_is_valid
    SLICE_X28Y38.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X28Y37.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X28Y37.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (3.116ns logic, 3.335ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.242 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA12   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y37.C1      net (fanout=16)       1.520   instruction<12>
    SLICE_X27Y37.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X28Y38.D4      net (fanout=2)        0.581   processor/move_type
    SLICE_X28Y38.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X28Y37.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X28Y37.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X28Y38.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X28Y38.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X20Y37.C5      net (fanout=1)        0.642   processor/stack_pointer_carry<4>
    SLICE_X20Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (3.116ns logic, 3.330ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point processor/data_path_loop[4].small_spm.spm_flop (SLICE_X18Y36.A3), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/data_path_loop[4].small_spm.spm_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.239 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/data_path_loop[4].small_spm.spm_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y35.C2      net (fanout=7)        1.998   instruction<5>
    SLICE_X22Y35.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y35.C1      net (fanout=2)        0.767   processor/sy<2>
    SLICE_X24Y35.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y36.A3      net (fanout=9)        1.030   processor/sy_or_kk<2>
    SLICE_X18Y36.CLK     Tas                   0.289   processor/KCPSM6_SPM1
                                                       processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA
                                                       processor/data_path_loop[4].small_spm.spm_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (2.651ns logic, 3.795ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/data_path_loop[4].small_spm.spm_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.239 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/data_path_loop[4].small_spm.spm_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y35.C1      net (fanout=7)        1.790   instruction<4>
    SLICE_X22Y35.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y35.C1      net (fanout=2)        0.767   processor/sy<2>
    SLICE_X24Y35.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y36.A3      net (fanout=9)        1.030   processor/sy_or_kk<2>
    SLICE_X18Y36.CLK     Tas                   0.289   processor/KCPSM6_SPM1
                                                       processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA
                                                       processor/data_path_loop[4].small_spm.spm_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (2.651ns logic, 3.587ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/data_path_loop[4].small_spm.spm_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.239 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/data_path_loop[4].small_spm.spm_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA6    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X22Y35.C3      net (fanout=7)        1.738   instruction<6>
    SLICE_X22Y35.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y35.C1      net (fanout=2)        0.767   processor/sy<2>
    SLICE_X24Y35.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X18Y36.A3      net (fanout=9)        1.030   processor/sy_or_kk<2>
    SLICE_X18Y36.CLK     Tas                   0.289   processor/KCPSM6_SPM1
                                                       processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA
                                                       processor/data_path_loop[4].small_spm.spm_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (2.651ns logic, 3.535ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMC (SLICE_X26Y36.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[0].pc_flop (FF)
  Destination:          processor/stack_ram_low_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.095 - 0.084)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[0].pc_flop to processor/stack_ram_low_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.AQ      Tcko                  0.200   processor/KCPSM6_PC0
                                                       processor/address_loop[0].pc_flop
    SLICE_X26Y36.CX      net (fanout=3)        0.238   address<0>
    SLICE_X26Y36.CLK     Tdh         (-Th)     0.098   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.102ns logic, 0.238ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMC (SLICE_X26Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[8].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.089 - 0.079)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[8].pc_flop to processor/stack_ram_high_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.AQ      Tcko                  0.200   processor/KCPSM6_PC2
                                                       processor/address_loop[8].pc_flop
    SLICE_X26Y38.CX      net (fanout=3)        0.239   address<8>
    SLICE_X26Y38.CLK     Tdh         (-Th)     0.098   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.102ns logic, 0.239ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMD (SLICE_X26Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[10].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.089 - 0.079)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[10].pc_flop to processor/stack_ram_high_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y38.CQ      Tcko                  0.200   processor/KCPSM6_PC2
                                                       processor/address_loop[10].pc_flop
    SLICE_X26Y38.DX      net (fanout=3)        0.235   address<10>
    SLICE_X26Y38.CLK     Tdh         (-Th)     0.081   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.119ns logic, 0.235ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM1/CLK
  Logical resource: processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X18Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.672|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10156 paths, 0 nets, and 800 connections

Design statistics:
   Minimum period:   6.672ns{1}   (Maximum frequency: 149.880MHz)
   Maximum path delay from/to any node:   4.840ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 11 01:45:11 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



