
============================== DISCLAIMER ==============================
The area reported here is an estimate of the actual area.
The actual area should be obtained using hardware synthesis tools.
The actual area depends on many factors beyond the control of the
estimator. These factors include but are not limited to
technology process, standard cell library, synthesis tool quality,
synthesis scripts, optimization switches, MHz / performance goal,
and area goal. Furthermore, the area reported here is in gates,
where each gate is equivalent in area to NAND2 2x drive strength
gate in commonly available standard cell library.

The size of NAND2 2x gate is approximately equal to:
   45 nm technology   : 1.56 sq micron
   65 nm technology   : 2.6 sq micron
   90 nm technology   : 4 sq micron
  130 nm technology   : 8 sq micron
  180 nm technology   : 16 sq micron

The silicon area of the IP core is equal to gate area in square micron
divided by the utilization ratio. The utilization ratio that can be
used depends on many factors that include but are not limited to
quality of tools for physical synthesis, placement, and routing;
wiring requirements for a specific TIE design; number of metal layers;
and routing congestion;

Every attempt has been made to provide an accurate estimate, however,
the actual area may vary. TIE developer is advised to rely on the
area estimate during the early phases of the design and validate the
estimated area using hardware synthesis tool as design attains maturity.
============================== DISCLAIMER ==============================



   68846 TIE
             767 TIE_decoder (1.11%)
              71 TIE_w_r_State (0.10%)
              71 TIE_w_i_State (0.10%)
              71 TIE_a_r_State (0.10%)
              71 TIE_a_i_State (0.10%)
              71 TIE_b_r_State (0.10%)
              71 TIE_b_i_State (0.10%)
             205 TIE_u_r_State (0.30%)
             205 TIE_u_i_State (0.30%)
             205 TIE_v_r_State (0.30%)
             205 TIE_v_i_State (0.30%)
             205 TIE_q_r_State (0.30%)
             205 TIE_q_i_State (0.30%)
            1101 TIE_wv_State (1.60%)
            1605 TIE_av_State (2.33%)
            1605 TIE_bv_State (2.33%)
              33 TIE_done_State (0.05%)
              33 TIE_shift_State (0.05%)
             205 TIE_even_ix_State (0.30%)
             205 TIE_odd_ix_State (0.30%)
             205 TIE_even_const_State (0.30%)
             205 TIE_w_ix_State (0.30%)
             205 TIE_w_inc_State (0.30%)
             205 TIE_m_ix_State (0.30%)
             205 TIE_l_State (0.30%)
              71 TIE_n_State (0.10%)
             205 TIE_n_2_State (0.30%)
              71 TIE_lg2_n_State (0.10%)
             205 TIE_step_State (0.30%)
             127 TIE_ptr_data_State (0.18%)
             127 TIE_ptr_w_State (0.18%)
             398 TIE_debug_reg_State (0.58%)
              21 TIE_time_decimation_State (0.03%)
             239 TIE_qv_r_State (0.35%)
             239 TIE_qv_i_State (0.35%)
               8 TIE_slot0_semantic_RUR_w_r (0.01%)
              24 TIE_slot0_semantic_WUR_w_r (0.03%)
               8 TIE_slot0_semantic_RUR_w_i (0.01%)
              24 TIE_slot0_semantic_WUR_w_i (0.03%)
               8 TIE_slot0_semantic_RUR_a_r (0.01%)
              24 TIE_slot0_semantic_WUR_a_r (0.03%)
               8 TIE_slot0_semantic_RUR_a_i (0.01%)
              24 TIE_slot0_semantic_WUR_a_i (0.03%)
               8 TIE_slot0_semantic_RUR_b_r (0.01%)
              24 TIE_slot0_semantic_WUR_b_r (0.03%)
               8 TIE_slot0_semantic_RUR_b_i (0.01%)
              24 TIE_slot0_semantic_WUR_b_i (0.03%)
               8 TIE_slot0_semantic_RUR_u_r (0.01%)
               8 TIE_slot0_semantic_WUR_u_r (0.01%)
               8 TIE_slot0_semantic_RUR_u_i (0.01%)
               8 TIE_slot0_semantic_WUR_u_i (0.01%)
               8 TIE_slot0_semantic_RUR_v_r (0.01%)
               8 TIE_slot0_semantic_WUR_v_r (0.01%)
               8 TIE_slot0_semantic_RUR_v_i (0.01%)
               8 TIE_slot0_semantic_WUR_v_i (0.01%)
               8 TIE_slot0_semantic_RUR_q_r (0.01%)
               8 TIE_slot0_semantic_WUR_q_r (0.01%)
               8 TIE_slot0_semantic_RUR_q_i (0.01%)
               8 TIE_slot0_semantic_WUR_q_i (0.01%)
             252 TIE_slot0_semantic_wv_wur_sem (0.37%)
             118 TIE_slot0_semantic_wv_rur_sem (0.17%)
             226 TIE_slot0_semantic_av_wur_sem (0.33%)
             118 TIE_slot0_semantic_av_rur_sem (0.17%)
             226 TIE_slot0_semantic_bv_wur_sem (0.33%)
             118 TIE_slot0_semantic_bv_rur_sem (0.17%)
               8 TIE_slot0_semantic_RUR_done (0.01%)
               8 TIE_slot0_semantic_WUR_done (0.01%)
               8 TIE_slot0_semantic_RUR_shift (0.01%)
               8 TIE_slot0_semantic_WUR_shift (0.01%)
               8 TIE_slot0_semantic_RUR_even_ix (0.01%)
               8 TIE_slot0_semantic_WUR_even_ix (0.01%)
               8 TIE_slot0_semantic_RUR_odd_ix (0.01%)
               8 TIE_slot0_semantic_WUR_odd_ix (0.01%)
               8 TIE_slot0_semantic_RUR_even_const (0.01%)
               8 TIE_slot0_semantic_WUR_even_const (0.01%)
               8 TIE_slot0_semantic_RUR_w_ix (0.01%)
               8 TIE_slot0_semantic_WUR_w_ix (0.01%)
               8 TIE_slot0_semantic_RUR_w_inc (0.01%)
               8 TIE_slot0_semantic_WUR_w_inc (0.01%)
               8 TIE_slot0_semantic_RUR_m_ix (0.01%)
               8 TIE_slot0_semantic_WUR_m_ix (0.01%)
               8 TIE_slot0_semantic_RUR_l (0.01%)
               8 TIE_slot0_semantic_WUR_l (0.01%)
               8 TIE_slot0_semantic_RUR_n (0.01%)
              24 TIE_slot0_semantic_WUR_n (0.03%)
               8 TIE_slot0_semantic_RUR_n_2 (0.01%)
               8 TIE_slot0_semantic_WUR_n_2 (0.01%)
               8 TIE_slot0_semantic_RUR_lg2_n (0.01%)
              24 TIE_slot0_semantic_WUR_lg2_n (0.03%)
               8 TIE_slot0_semantic_RUR_step (0.01%)
               8 TIE_slot0_semantic_WUR_step (0.01%)
               8 TIE_slot0_semantic_RUR_ptr_data (0.01%)
              24 TIE_slot0_semantic_WUR_ptr_data (0.03%)
               8 TIE_slot0_semantic_RUR_ptr_w (0.01%)
              24 TIE_slot0_semantic_WUR_ptr_w (0.03%)
               8 TIE_slot0_semantic_RUR_debug_reg (0.01%)
               8 TIE_slot0_semantic_WUR_debug_reg (0.01%)
               8 TIE_slot0_semantic_RUR_time_decimation (0.01%)
              24 TIE_slot0_semantic_WUR_time_decimation (0.03%)
             151 TIE_slot0_semantic_qv_r_wur_sem (0.22%)
              63 TIE_slot0_semantic_qv_r_rur_sem (0.09%)
             151 TIE_slot0_semantic_qv_i_wur_sem (0.22%)
              63 TIE_slot0_semantic_qv_i_rur_sem (0.09%)
            2178 TIE_slot0_semantic_FFT_SIMPLE_MUL (3.16%)
            4298 TIE_slot0_semantic_FFT_COM_MUL (6.24%)
               8 TIE_slot0_semantic_FFT_2_f_LD (0.01%)
            4602 TIE_slot0_semantic_FFT_2_FFT (6.68%)
           18455 TIE_slot0_semantic_FFT_8_FFT_DIT (26.81%)
           18455 TIE_slot0_semantic_FFT_8_FFT_DIF (26.81%)
               8 TIE_slot0_semantic_FFT_BIT_REVERSE (0.01%)
              58 TIE_slot0_semantic_FFT_INIT (0.08%)
             657 TIE_slot0_semantic_FFT_LOAD_EVEN (0.95%)
             601 TIE_slot1_semantic_FFT_LOAD_ODD (0.87%)
            1016 TIE_slot0_semantic_FFT_LOAD_W (1.48%)
             308 TIE_slot0_semantic_FFT_STORE_EVEN (0.45%)
             672 TIE_slot1_semantic_FFT_STORE_ODD (0.98%)
             400 TIE_slot0_semantic_FFT_UPDATE (0.58%)
            1008 TIE instruction operand logic (1.46%)
            4058 TIE toplogic for muxing and pipeline management (5.89%)


cpu_seconds 0.17
