\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a040b60157eb7348b9325cb804333c48f}{I\+S\+ER}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a4e715edc749310cecbc19fa91c81fc7f}\label{struct_n_v_i_c___type_a4e715edc749310cecbc19fa91c81fc7f}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ae7aedd01fc75b7b98c6ef887cc21245b}{I\+C\+ER}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a3323ebb4ecad890dcf5e5dc126205312}\label{struct_n_v_i_c___type_a3323ebb4ecad890dcf5e5dc126205312}} 
uint32\+\_\+t {\bfseries R\+S\+E\+R\+V\+E\+D1} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a19081cde0360514d37cefa9b5fdfc0fe}{I\+S\+PR}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a7743c8252af4b0bd8a8440f66d859cf5}\label{struct_n_v_i_c___type_a7743c8252af4b0bd8a8440f66d859cf5}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_af27404125e8333bfac9a13da10f924ca}{I\+C\+PR}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_aa4bffe09d298bc1210833fde1d290086}\label{struct_n_v_i_c___type_aa4bffe09d298bc1210833fde1d290086}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a12dfc70e0aa06804ff91817c6a3c7d6e}{I\+A\+BR}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a0701d75c5b133d8d5a4436097a202236}\label{struct_n_v_i_c___type_a0701d75c5b133d8d5a4436097a202236}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_addfcdde1da9ca4b87b4b8068b5df0dda}{I\+T\+NS}} \mbox{[}16\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_abd5ef8d9e3caace25094ac684840b270}\label{struct_n_v_i_c___type_abd5ef8d9e3caace25094ac684840b270}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}16\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a05eb0e8297dff88c314d42ab3d91320f}{I\+PR}} \mbox{[}496\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a438158c308a5c50a2d80c21adb72228d}\label{struct_n_v_i_c___type_a438158c308a5c50a2d80c21adb72228d}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}580\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}{S\+T\+IR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a5a3763fa8e079c90b6a8e09c0587eef4}{I\+PR}} \mbox{[}124\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_add46a071831a633ae4dd040bb35484b3}\label{struct_n_v_i_c___type_add46a071831a633ae4dd040bb35484b3}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}31\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_n_v_i_c___type_a54051f32091607a64e1e044413da3b8b}{IP}} \mbox{[}8\+U\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_a12dfc70e0aa06804ff91817c6a3c7d6e}\label{struct_n_v_i_c___type_a12dfc70e0aa06804ff91817c6a3c7d6e}} 
\index{NVIC\_Type@{NVIC\_Type}!IABR@{IABR}}
\index{IABR@{IABR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+A\+BR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register \mbox{\Hypertarget{struct_n_v_i_c___type_ae7aedd01fc75b7b98c6ef887cc21245b}\label{struct_n_v_i_c___type_ae7aedd01fc75b7b98c6ef887cc21245b}} 
\index{NVIC\_Type@{NVIC\_Type}!ICER@{ICER}}
\index{ICER@{ICER}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+C\+ER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_af27404125e8333bfac9a13da10f924ca}\label{struct_n_v_i_c___type_af27404125e8333bfac9a13da10f924ca}} 
\index{NVIC\_Type@{NVIC\_Type}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+C\+PR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_a54051f32091607a64e1e044413da3b8b}\label{struct_n_v_i_c___type_a54051f32091607a64e1e044413da3b8b}} 
\index{NVIC\_Type@{NVIC\_Type}!IP@{IP}}
\index{IP@{IP}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t IP\mbox{[}8\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register \mbox{\Hypertarget{struct_n_v_i_c___type_a5a3763fa8e079c90b6a8e09c0587eef4}\label{struct_n_v_i_c___type_a5a3763fa8e079c90b6a8e09c0587eef4}} 
\index{NVIC\_Type@{NVIC\_Type}!IPR@{IPR}}
\index{IPR@{IPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IPR}{IPR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+PR\mbox{[}124\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register \mbox{\Hypertarget{struct_n_v_i_c___type_a05eb0e8297dff88c314d42ab3d91320f}\label{struct_n_v_i_c___type_a05eb0e8297dff88c314d42ab3d91320f}} 
\index{NVIC\_Type@{NVIC\_Type}!IPR@{IPR}}
\index{IPR@{IPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{IPR}{IPR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t I\+PR}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a040b60157eb7348b9325cb804333c48f}\label{struct_n_v_i_c___type_a040b60157eb7348b9325cb804333c48f}} 
\index{NVIC\_Type@{NVIC\_Type}!ISER@{ISER}}
\index{ISER@{ISER}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+S\+ER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_a19081cde0360514d37cefa9b5fdfc0fe}\label{struct_n_v_i_c___type_a19081cde0360514d37cefa9b5fdfc0fe}} 
\index{NVIC\_Type@{NVIC\_Type}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+S\+PR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_addfcdde1da9ca4b87b4b8068b5df0dda}\label{struct_n_v_i_c___type_addfcdde1da9ca4b87b4b8068b5df0dda}} 
\index{NVIC\_Type@{NVIC\_Type}!ITNS@{ITNS}}
\index{ITNS@{ITNS}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{ITNS}{ITNS}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+NS}

Offset\+: 0x280 (R/W) Interrupt Non-\/\+Secure State Register \mbox{\Hypertarget{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}\label{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}} 
\index{NVIC\_Type@{NVIC\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!NVIC\_Type@{NVIC\_Type}}
\subsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\end{DoxyCompactItemize}
