--Mdir .
--cc


+incdir+../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include
-CFLAGS -I../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include
+incdir+../RVfpga/src/OtherSources/jtag_vpi_0-r5/
-CFLAGS -I../RVfpga/src/OtherSources/jtag_vpi_0-r5/
+incdir+../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include
+incdir+../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include
-CFLAGS -I../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include
+incdir+../RVfpga/src/SweRVolfSoC/Peripherals/uart
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Peripherals/uart
+incdir+../RVfpga/src/SweRVolfSoC/Peripherals/spi
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Peripherals/spi
+incdir+../RVfpga/src/SweRVolfSoC/Peripherals/ptc
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Peripherals/ptc
+incdir+../RVfpga/src/SweRVolfSoC/Peripherals/gpio
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Peripherals/gpio
+incdir+../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter
+incdir+../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/fastInvSqrt/src
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/fastInvSqrt/src
+incdir+../RVfpga/src/SweRVolfSoC/Peripherals/i2c
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Peripherals/i2c
+incdir+../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_common_1.0.3
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_common_1.0.3
+incdir+../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect
+incdir+../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect
-CFLAGS -I../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect

../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh

../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/sync2_pgen.v
../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/cc561.v

../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/pic/pic_ctrl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dma/dma_ctrl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_aln_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_compress_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ifc_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ic_mem.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_iccm_mem.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_gpr_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_ib_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_trigger.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_alu_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_div_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_buffer.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_clkdomain.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_addrcheck.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_lsc_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_stbuf.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_intf.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_ecc.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_mem.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_ctl.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_trigger.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/mem_lib.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/ahb_to_axi4.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/axi4_to_ahb.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/mem.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv
../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv

../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/unread.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv
../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv

../RVfpga/src/SweRVolfSoC/Peripherals/spi/fifo4.v
../RVfpga/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v

../RVfpga/src/SweRVolfSoC/Peripherals/uart/raminfr.v
../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v
../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_regs.v
../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v
../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v
../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v
../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_top.v
../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v
../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_wb.v

../RVfpga/src/OtherSources/verilog-arbiter_0-r3/src/arbiter.v

../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cut.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv
../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv

../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_cdc.v
../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_arbiter.v
../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_data_resize.v
../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v

../RVfpga/src/OtherSources/dmi/dmi_wrapper.v
../RVfpga/src/OtherSources/dmi/dmi_jtag_to_core_sync.v
../RVfpga/src/OtherSources/dmi/rvjtag_tap.sv

../RVfpga/src/SweRVolfSoC/BootROM/dpram64.v
../RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v
../RVfpga/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v
../RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v
../RVfpga/src/SweRVolfSoC/swervolf_core.v
../RVfpga/src/OtherSources/axi_mem_wrapper.v
../RVfpga/src/rvfpgasim.v

../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv
../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v

../RVfpga/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v

../RVfpga/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v

../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/madgwickDefines.vh
../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/madgwick_top.sv
../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/madgwick.sv
../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/fastInvSqrt/src/fastInvSqrt.sv
../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/fastInvSqrt/src/fixToSingle.sv
../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/fastInvSqrt/src/singleToFix.sv
../RVfpga/src/SweRVolfSoC/Peripherals/attitude_sensor/madgwick_filter/fastInvSqrt/src/newtonRaphson.sv

../RVfpga/src/SweRVolfSoC/Peripherals/i2c/i2c_master_bit_ctrl.v
../RVfpga/src/SweRVolfSoC/Peripherals/i2c/i2c_master_byte_ctrl.v
../RVfpga/src/SweRVolfSoC/Peripherals/i2c/i2c_master_defines.v
../RVfpga/src/SweRVolfSoC/Peripherals/i2c/i2c_master_registers.v
../RVfpga/src/SweRVolfSoC/Peripherals/i2c/i2c_master_wb_top.v

--top-module rvfpgasim
--exe

../RVfpga/src/OtherSources/jtag_vpi_0-r5/jtag_common.c
../RVfpga/src/OtherSources/jtag_vpi_0-r5/jtagServer.cpp
./tb.cpp

-DSIMPRINT=1
-DVERSION_MAJOR=0
-DVERSION_MINOR=7
-DVERSION_PATCH=1
-DVERSION_REV=0
-DVERSION_DIRTY=1
-DVERSION_SHA=8946d48d
