# RTL Module AES - Ph√¢n T√≠ch Chi Ti·∫øt

## üìã T·ªïng Quan

Module `aes.v` l√† module ch√≠nh (top-level) c·ªßa AES Accelerator, t√≠ch h·ª£p t·∫•t c·∫£ c√°c sub-modules ƒë·ªÉ t·∫°o th√†nh m·ªôt h·ªá th·ªëng AES ho√†n ch·ªânh. Module n√†y implement Wishbone bus interface ƒë·ªÉ giao ti·∫øp v·ªõi CPU v√† qu·∫£n l√Ω to√†n b·ªô qu√° tr√¨nh m√£ h√≥a/gi·∫£i m√£ AES.

---

## üéØ Ch·ª©c NƒÉng Ch√≠nh

### **Core Functions**
- ‚úÖ **AES Encryption**: M√£ h√≥a d·ªØ li·ªáu theo chu·∫©n AES-128/256
- ‚úÖ **AES Decryption**: Gi·∫£i m√£ d·ªØ li·ªáu theo chu·∫©n AES-128/256
- ‚úÖ **Key Management**: Qu·∫£n l√Ω kh√≥a v√† key expansion
- ‚úÖ **Bus Interface**: Wishbone bus interface cho CPU communication
- ‚úÖ **Control Logic**: State machine v√† control flow

### **Supported Standards**
- **AES-128**: 128-bit key, 10 rounds
- **AES-256**: 256-bit key, 14 rounds
- **ECB Mode**: Electronic Codebook mode
- **NIST FIPS 197**: Tu√¢n th·ªß chu·∫©n qu·ªëc t·∫ø

---

## ‚öôÔ∏è Parameters v√† Constants

### **Core Configuration**
```verilog
parameter CTRL_INIT_BIT = 0;        // Bit kh·ªüi t·∫°o kh√≥a
parameter CTRL_NEXT_BIT = 1;        // Bit b·∫Øt ƒë·∫ßu x·ª≠ l√Ω
parameter CTRL_ENCDEC_BIT = 0;      // Bit ch·ªçn m√£ h√≥a/gi·∫£i m√£
parameter CTRL_KEYLEN_BIT = 1;      // Bit ch·ªçn ƒë·ªô d√†i kh√≥a
```

### **Status Bits**
```verilog
parameter STATUS_READY_BIT = 0;     // Bit s·∫µn s√†ng
parameter STATUS_VALID_BIT = 1;     // Bit k·∫øt qu·∫£ h·ª£p l·ªá
```

### **Memory Map**
```verilog
parameter CORE_NAME0 = 32'h61657320;    // "aes "
parameter CORE_NAME1 = 32'h20202020;    // "    "
parameter CORE_VERSION = 32'h00060000;  // "0.60"
```

---

## üîå Port Interface

### **Clock v√† Reset**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `wb_clk_i` | Wishbone clock | Input |
| `wb_rst_i` | Wishbone reset (active low) | Input |

### **Wishbone Bus Interface**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `wbs_stb_i` | Strobe signal | Input |
| `wbs_cyc_i` | Cycle signal | Input |
| `wbs_we_i` | Write enable | Input |
| `wbs_sel_i` | Byte select | Input |
| `wbs_adr_i` | Address bus | Input |
| `wbs_dat_i` | Write data | Input |
| `wbs_dat_o` | Read data | Output |
| `wbs_ack_o` | Acknowledge | Output |

### **Control Interface**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `valid` | Valid transaction | Output |
| `we` | Write enable | Output |
| `re` | Read enable | Output |
| `addr` | Register address | Output |
| `wdata` | Write data | Output |
| `rdata` | Read data | Input |

---

## üèóÔ∏è Module Structure

### **Sub-modules Integration**
```verilog
// Key Memory Module
aes_key_mem key_mem (
    .clk(wb_clk_i),
    .reset_n(wb_rst_i),
    .key(key),
    .keylen(keylen),
    .init(init),
    .round(round),
    .round_key(round_key),
    .ready(ready)
);

// Encryption Block
aes_encipher_block encipher (
    .clk(wb_clk_i),
    .reset_n(wb_rst_i),
    .block(block),
    .round_key(round_key),
    .round(round),
    .is_last_round(is_last_round),
    .result(result)
);

// Decryption Block
aes_decipher_block decipher (
    .clk(wb_clk_i),
    .reset_n(wb_rst_i),
    .block(block),
    .round_key(round_key),
    .round(round),
    .is_first_round(is_first_round),
    .result(result)
);
```

### **Core Control Logic**
```verilog
// Main control unit
aes_core core (
    .clk(wb_clk_i),
    .reset_n(wb_rst_i),
    .init(init),
    .next(next),
    .encdec(encdec),
    .keylen(keylen),
    .block(block),
    .key(key),
    .result(result),
    .ready(ready),
    .valid(valid)
);
```

---

## üß† Internal Logic

### **Wishbone Interface Logic**
```verilog
// Valid transaction detection
assign valid = wbs_cyc_i && wbs_stb_i;

// Write/Read control
assign we = valid && wbs_we_i;
assign re = valid && !wbs_we_i;

// Address and data routing
assign addr = wbs_adr_i;
assign wdata = wbs_dat_i;
assign wbs_dat_o = rdata;
assign wbs_ack_o = valid;
```

### **Register Access Logic**
```verilog
always @(posedge wb_clk_i or negedge wb_rst_i) begin
    if (!wb_rst_i) begin
        // Reset all registers
        init_reg <= 1'b0;
        next_reg <= 1'b0;
        encdec_reg <= 1'b0;
        keylen_reg <= 1'b0;
    end else if (we) begin
        case (addr)
            // Control register
            8'h08: begin
                init_reg <= wdata[CTRL_INIT_BIT];
                next_reg <= wdata[CTRL_NEXT_BIT];
            end
            // Configuration register
            8'h0A: begin
                encdec_reg <= wdata[CTRL_ENCDEC_BIT];
                keylen_reg <= wdata[CTRL_KEYLEN_BIT];
            end
        endcase
    end
end
```

### **Status Generation**
```verilog
// Status register (read-only)
assign status = {30'b0, valid, ready};

// Ready signal from core
assign ready = core_ready;

// Valid signal from core
assign valid = core_valid;
```

---

## üìä Memory Map

### **Core Information (Read Only)**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ | Gi√° Tr·ªã |
|----------|------|--------|---------|
| `0x00` | `CORE_NAME0` | T√™n core (32 bit th·∫•p) | `"aes "` |
| `0x01` | `CORE_NAME1` | T√™n core (32 bit cao) | `"    "` |
| `0x02` | `CORE_VERSION` | Phi√™n b·∫£n | `"0.60"` |

### **Control Register (0x08) - Write/Read**
| Bit | T√™n | M√¥ T·∫£ | H∆∞·ªõng |
|-----|------|--------|--------|
| 0 | `CTRL_INIT_BIT` | 1 = Kh·ªüi t·∫°o kh√≥a | Write |
| 1 | `CTRL_NEXT_BIT` | 1 = B·∫Øt ƒë·∫ßu m√£ h√≥a/gi·∫£i m√£ | Write |
| 2-31 | Reserved | Kh√¥ng s·ª≠ d·ª•ng | - |

### **Status Register (0x09) - Read Only**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `STATUS_READY_BIT` | 1 = Core s·∫µn s√†ng |
| 1 | `STATUS_VALID_BIT` | 1 = K·∫øt qu·∫£ h·ª£p l·ªá |
| 2-31 | Reserved | Kh√¥ng s·ª≠ d·ª•ng |

### **Configuration Register (0x0A) - Write Only**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `CTRL_ENCDEC_BIT` | 0 = M√£ h√≥a, 1 = Gi·∫£i m√£ |
| 1 | `CTRL_KEYLEN_BIT` | 0 = 128-bit, 1 = 256-bit |
| 2-31 | Reserved | Kh√¥ng s·ª≠ d·ª•ng |

### **Key Registers (0x10-0x17) - Write Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x10-0x13` | `KEY[0:3]` | Kh√≥a 128-bit (4 words) |
| `0x14-0x17` | `KEY[4:7]` | Kh√≥a 256-bit (4 words th√™m) |

### **Data Registers (0x20-0x23) - Write Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x20-0x23` | `BLOCK[0:3]` | D·ªØ li·ªáu input (4 words) |

### **Result Registers (0x30-0x33) - Read Only**
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ |
|----------|------|--------|
| `0x30-0x33` | `RESULT[0:3]` | K·∫øt qu·∫£ output (4 words) |

---

## üîÑ Data Flow

### **Encryption Flow**
```mermaid
graph TD
    A[CPU Write Key] --> B[CPU Write Plaintext]
    B --> C[CPU Write Config]
    C --> D[CPU Set Init Bit]
    D --> E[Key Expansion]
    E --> F[CPU Set Next Bit]
    F --> G[Encryption Process]
    G --> H[CPU Read Result]
```

### **Decryption Flow**
```mermaid
graph TD
    A[CPU Write Key] --> B[CPU Write Ciphertext]
    B --> C[CPU Write Config + Decrypt]
    C --> D[CPU Set Init Bit]
    D --> E[Key Expansion]
    E --> F[CPU Set Next Bit]
    F --> G[Decryption Process]
    G --> H[CPU Read Result]
```

---

## üìà Performance Characteristics

### **Throughput**
- **AES-128**: 1 block per ~10 clock cycles
- **AES-256**: 1 block per ~14 clock cycles
- **Key Expansion**: 1 key per ~1 clock cycle

### **Latency**
- **Setup Time**: 1 clock cycle (key loading)
- **Processing Time**: 10-14 clock cycles (encryption/decryption)
- **Total Latency**: 11-15 clock cycles
