

================================================================
== Vivado HLS Report for 'Padding'
================================================================
* Date:           Thu May 11 11:34:49 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.902|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  545|  545|  545|  545|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |  544|  544|        34|          -|          -|    16|    no    |
        | + Padding_label3  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%icmp_ln113 = icmp eq i5 %i_0, -16" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 7 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %3, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:113]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i5 %i_0 to i4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 11 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln118, i4 0)" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 13 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln115 = icmp ult i5 %i_0, 14" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 14 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln113)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln118, i2 0)" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 15 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i6 %shl_ln5 to i9" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 16 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%sub_ln116 = sub i9 %zext_ln118_1, %zext_ln116_2" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 17 'sub' 'sub_ln116' <Predicate = (!icmp_ln113)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 18 'partselect' 'tmp_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln115_1 = icmp ne i4 %tmp_1, 0" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 19 'icmp' 'icmp_ln115_1' <Predicate = (!icmp_ln113)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 20 'br' <Predicate = (!icmp_ln113)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:120]   --->   Operation 21 'ret' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.90>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %hls_label_2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %j_0 to i8" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 23 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i5 %j_0 to i6" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 24 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln114 = icmp eq i5 %j_0, -16" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 25 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 26 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %.loopexit.loopexit, label %hls_label_2_begin" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %j_0, i32 1, i32 4)" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln115_2 = icmp ne i4 %tmp_2, 0" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 32 'icmp' 'icmp_ln115_2' <Predicate = (!icmp_ln114)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln115_3 = icmp ult i5 %j_0, 14" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 33 'icmp' 'icmp_ln115_3' <Predicate = (!icmp_ln114)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%and_ln115 = and i1 %icmp_ln115_2, %icmp_ln115_1" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 34 'and' 'and_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%and_ln115_1 = and i1 %icmp_ln115_3, %icmp_ln115" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 35 'and' 'and_ln115_1' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln115_2 = and i1 %and_ln115_1, %and_ln115" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 36 'and' 'and_ln115_2' <Predicate = (!icmp_ln114)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %and_ln115_2, label %1, label %2" [f_b_4_new_network/forw_back_new_network.c:115]   --->   Operation 37 'br' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln118 = add i8 %shl_ln, %zext_ln114" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 38 'add' 'add_ln118' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %add_ln118 to i64" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 39 'zext' 'zext_ln118' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%output_matrix_addr_1 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 40 'getelementptr' 'output_matrix_addr_1' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %output_matrix_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:118]   --->   Operation 41 'store' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %hls_label_2_end"   --->   Operation 42 'br' <Predicate = (!icmp_ln114 & !and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln116 = add i6 %zext_ln114_1, -26" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 43 'add' 'add_ln116' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i6 %add_ln116 to i9" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 44 'sext' 'sext_ln116' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln116_1 = add i9 %sext_ln116, %sub_ln116" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 45 'add' 'add_ln116_1' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i9 %add_ln116_1 to i32" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 46 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %sext_ln116_1 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 47 'zext' 'zext_ln116' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 48 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 49 'load' 'input_matrix_load' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln116_2 = add i8 %shl_ln, %zext_ln114" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 50 'add' 'add_ln116_2' <Predicate = (!icmp_ln114 & and_ln115_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 51 'br' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 52 'load' 'input_matrix_load' <Predicate = (and_ln115_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %add_ln116_2 to i64" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 53 'zext' 'zext_ln116_1' <Predicate = (and_ln115_2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_1" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 54 'getelementptr' 'output_matrix_addr' <Predicate = (and_ln115_2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (3.25ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 55 'store' <Predicate = (and_ln115_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [f_b_4_new_network/forw_back_new_network.c:116]   --->   Operation 56 'br' <Predicate = (and_ln115_2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [f_b_4_new_network/forw_back_new_network.c:119]   --->   Operation 57 'specregionend' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:114]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', f_b_4_new_network/forw_back_new_network.c:113) [5]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', f_b_4_new_network/forw_back_new_network.c:113) [5]  (0 ns)
	'sub' operation ('sub_ln116', f_b_4_new_network/forw_back_new_network.c:116) [17]  (1.92 ns)

 <State 3>: 6.9ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_4_new_network/forw_back_new_network.c:114) [22]  (0 ns)
	'add' operation ('add_ln116', f_b_4_new_network/forw_back_new_network.c:116) [46]  (1.83 ns)
	'add' operation ('add_ln116_1', f_b_4_new_network/forw_back_new_network.c:116) [48]  (1.82 ns)
	'getelementptr' operation ('input_matrix_addr', f_b_4_new_network/forw_back_new_network.c:116) [51]  (0 ns)
	'load' operation ('input_matrix_load', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [52]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_matrix_load', f_b_4_new_network/forw_back_new_network.c:116) on array 'input_matrix' [52]  (3.25 ns)
	'store' operation ('store_ln116', f_b_4_new_network/forw_back_new_network.c:116) of variable 'input_matrix_load', f_b_4_new_network/forw_back_new_network.c:116 on array 'output_matrix' [56]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
