// Seed: 2686568397
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    output supply1 id_6,
    input wor id_7,
    output wire id_8
);
  uwire id_10 = 1 == 1'd0;
  uwire id_11 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wor id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input logic id_6,
    input wand id_7,
    output tri id_8,
    output logic id_9,
    input tri1 id_10,
    output supply1 id_11
);
  assign id_9 = id_6;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4,
      id_1,
      id_1,
      id_5,
      id_5,
      id_7,
      id_11
  );
  assign modCall_1.id_1 = 0;
  always @(id_6) begin : LABEL_0
    id_9 <= "";
  end
endmodule
