-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    corrected_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    corrected_out_full_n : IN STD_LOGIC;
    corrected_out_write : OUT STD_LOGIC;
    phase_acc_0_lcssa_sel_i : IN STD_LOGIC_VECTOR (31 downto 0);
    sub_ln150 : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_16 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty : IN STD_LOGIC_VECTOR (12 downto 0);
    sext_ln175 : IN STD_LOGIC_VECTOR (26 downto 0);
    circ_buf_re_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    circ_buf_re_ce0 : OUT STD_LOGIC;
    circ_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    circ_buf_im_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    circ_buf_im_ce0 : OUT STD_LOGIC;
    circ_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    m4_cos_lut_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    m4_cos_lut_ce0 : OUT STD_LOGIC;
    m4_cos_lut_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    m4_sin_lut_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    m4_sin_lut_ce0 : OUT STD_LOGIC;
    m4_sin_lut_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of system_top_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln204_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal corrected_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln175_cast_fu_183_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln175_cast_reg_453 : STD_LOGIC_VECTOR (31 downto 0);
    signal sample_re_reg_482 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_im_reg_487 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_val_reg_492 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_val_reg_497 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln214_2_reg_502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal trunc_ln215_2_reg_507 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln207_fu_232_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln210_fu_288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phase_acc_fu_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal phase_acc_2_fu_294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_5_fu_90 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal i_8_fu_209_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal circ_buf_re_ce0_local : STD_LOGIC;
    signal circ_buf_im_ce0_local : STD_LOGIC;
    signal m4_cos_lut_ce0_local : STD_LOGIC;
    signal m4_sin_lut_ce0_local : STD_LOGIC;
    signal zext_ln204_fu_200_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln204_fu_218_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln206_fu_222_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sample_idx_fu_227_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln209_fu_256_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1_fu_238_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln209_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln209_fu_266_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln209_fu_272_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ref_tmp_i_i_0_i_fu_280_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln214_fu_315_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln214_fu_309_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln214_fu_315_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln214_1_fu_312_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln214_1_fu_327_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln214_2_fu_321_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln214_1_fu_327_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln214_3_fu_324_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln214_fu_315_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln214_1_fu_327_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln_fu_333_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln214_1_fu_343_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln214_fu_353_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln215_fu_369_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln215_fu_369_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln215_1_fu_375_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln215_1_fu_375_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln215_fu_369_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln215_1_fu_375_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln4_fu_381_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln215_1_fu_391_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln215_fu_401_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_mul_16s_16s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component system_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_16s_30_1_1_U232 : component system_top_mul_16s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln214_fu_315_p0,
        din1 => mul_ln214_fu_315_p1,
        dout => mul_ln214_fu_315_p2);

    mul_16s_16s_30_1_1_U233 : component system_top_mul_16s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln214_1_fu_327_p0,
        din1 => mul_ln214_1_fu_327_p1,
        dout => mul_ln214_1_fu_327_p2);

    mul_16s_16s_30_1_1_U234 : component system_top_mul_16s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln215_fu_369_p0,
        din1 => mul_ln215_fu_369_p1,
        dout => mul_ln215_fu_369_p2);

    mul_16s_16s_30_1_1_U235 : component system_top_mul_16s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln215_1_fu_375_p0,
        din1 => mul_ln215_1_fu_375_p1,
        dout => mul_ln215_1_fu_375_p2);

    flow_control_loop_pipe_sequential_init_U : component system_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    i_5_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_5_fu_90 <= ap_const_lv31_0;
                elsif (((icmp_ln204_fu_204_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_5_fu_90 <= i_8_fu_209_p2;
                end if;
            end if; 
        end if;
    end process;

    phase_acc_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phase_acc_fu_86 <= phase_acc_0_lcssa_sel_i;
                elsif (((icmp_ln204_fu_204_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    phase_acc_fu_86 <= phase_acc_2_fu_294_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                sext_ln175_cast_reg_453 <= sext_ln175_cast_fu_183_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                cos_val_reg_492 <= m4_cos_lut_q0;
                sample_im_reg_487 <= circ_buf_im_q0;
                sample_re_reg_482 <= circ_buf_re_q0;
                sin_val_reg_497 <= m4_sin_lut_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                trunc_ln214_2_reg_502 <= sub_ln214_fu_353_p2(25 downto 10);
                trunc_ln215_2_reg_507 <= add_ln215_fu_401_p2(25 downto 10);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln206_fu_222_p2 <= std_logic_vector(unsigned(empty_16) + unsigned(trunc_ln204_fu_218_p1));
    add_ln209_fu_266_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_238_p4) + unsigned(ap_const_lv10_1));
    add_ln215_fu_401_p2 <= std_logic_vector(unsigned(trunc_ln4_fu_381_p4) + unsigned(trunc_ln215_1_fu_391_p4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln204_fu_204_p2)
    begin
        if (((icmp_ln204_fu_204_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_im_address0 <= zext_ln207_fu_232_p1(13 - 1 downto 0);
    circ_buf_im_ce0 <= circ_buf_im_ce0_local;

    circ_buf_im_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            circ_buf_im_ce0_local <= ap_const_logic_1;
        else 
            circ_buf_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_re_address0 <= zext_ln207_fu_232_p1(13 - 1 downto 0);
    circ_buf_re_ce0 <= circ_buf_re_ce0_local;

    circ_buf_re_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            circ_buf_re_ce0_local <= ap_const_logic_1;
        else 
            circ_buf_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    corrected_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            corrected_out_blk_n <= corrected_out_full_n;
        else 
            corrected_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corrected_out_din <= (trunc_ln215_2_reg_507 & trunc_ln214_2_reg_502);

    corrected_out_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            corrected_out_write <= ap_const_logic_1;
        else 
            corrected_out_write <= ap_const_logic_0;
        end if; 
    end process;

    i_8_fu_209_p2 <= std_logic_vector(unsigned(i_5_fu_90) + unsigned(ap_const_lv31_1));
    icmp_ln204_fu_204_p2 <= "1" when (signed(zext_ln204_fu_200_p1) < signed(sub_ln150)) else "0";
    icmp_ln209_fu_260_p2 <= "0" when (trunc_ln209_fu_256_p1 = ap_const_lv16_0) else "1";
    m4_cos_lut_address0 <= zext_ln210_fu_288_p1(10 - 1 downto 0);
    m4_cos_lut_ce0 <= m4_cos_lut_ce0_local;

    m4_cos_lut_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m4_cos_lut_ce0_local <= ap_const_logic_1;
        else 
            m4_cos_lut_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    m4_sin_lut_address0 <= zext_ln210_fu_288_p1(10 - 1 downto 0);
    m4_sin_lut_ce0 <= m4_sin_lut_ce0_local;

    m4_sin_lut_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m4_sin_lut_ce0_local <= ap_const_logic_1;
        else 
            m4_sin_lut_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln214_1_fu_327_p0 <= sext_ln214_2_fu_321_p1(16 - 1 downto 0);
    mul_ln214_1_fu_327_p1 <= sext_ln214_3_fu_324_p1(16 - 1 downto 0);
    mul_ln214_fu_315_p0 <= sext_ln214_fu_309_p1(16 - 1 downto 0);
    mul_ln214_fu_315_p1 <= sext_ln214_1_fu_312_p1(16 - 1 downto 0);
    mul_ln215_1_fu_375_p0 <= sext_ln214_fu_309_p1(16 - 1 downto 0);
    mul_ln215_1_fu_375_p1 <= sext_ln214_3_fu_324_p1(16 - 1 downto 0);
    mul_ln215_fu_369_p0 <= sext_ln214_2_fu_321_p1(16 - 1 downto 0);
    mul_ln215_fu_369_p1 <= sext_ln214_1_fu_312_p1(16 - 1 downto 0);
    phase_acc_2_fu_294_p2 <= std_logic_vector(signed(sext_ln175_cast_reg_453) + signed(phase_acc_fu_86));
    ref_tmp_i_i_0_i_fu_280_p3 <= 
        select_ln209_fu_272_p3 when (tmp_3_fu_248_p3(0) = '1') else 
        trunc_ln1_fu_238_p4;
    sample_idx_fu_227_p2 <= std_logic_vector(unsigned(add_ln206_fu_222_p2) + unsigned(empty));
    select_ln209_fu_272_p3 <= 
        add_ln209_fu_266_p2 when (icmp_ln209_fu_260_p2(0) = '1') else 
        trunc_ln1_fu_238_p4;
        sext_ln175_cast_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln175),32));

        sext_ln214_1_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sample_re_reg_482),30));

        sext_ln214_2_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sin_val_reg_497),30));

        sext_ln214_3_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sample_im_reg_487),30));

        sext_ln214_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cos_val_reg_492),30));

    sub_ln214_fu_353_p2 <= std_logic_vector(unsigned(trunc_ln_fu_333_p4) - unsigned(trunc_ln214_1_fu_343_p4));
    tmp_3_fu_248_p3 <= phase_acc_fu_86(31 downto 31);
    trunc_ln1_fu_238_p4 <= phase_acc_fu_86(25 downto 16);
    trunc_ln204_fu_218_p1 <= i_5_fu_90(13 - 1 downto 0);
    trunc_ln209_fu_256_p1 <= phase_acc_fu_86(16 - 1 downto 0);
    trunc_ln214_1_fu_343_p4 <= mul_ln214_1_fu_327_p2(29 downto 4);
    trunc_ln215_1_fu_391_p4 <= mul_ln215_1_fu_375_p2(29 downto 4);
    trunc_ln4_fu_381_p4 <= mul_ln215_fu_369_p2(29 downto 4);
    trunc_ln_fu_333_p4 <= mul_ln214_fu_315_p2(29 downto 4);
    zext_ln204_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_5_fu_90),32));
    zext_ln207_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sample_idx_fu_227_p2),64));
    zext_ln210_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ref_tmp_i_i_0_i_fu_280_p3),64));
end behav;
