module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire [31:0]b1;
    assign b1 = b^{32{sub}};//sub->1-bit; 
    wire c, C;
    add16 inst_1(a[15:0], b1[15:0], sub, sum[15:0], c);
    add16 inst_2(a[31:16], b1[31:16], c, sum[31:16], C);

endmodule
