
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Caio/Desktop/marker_zybo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 321.719 ; gain = 62.590
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 435.609 ; gain = 106.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' (2#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_0' requires 16 connections, but only 14 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:262]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (3#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 59 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:277]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_interconnect_0_1' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:631]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LLE45P' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ss_slid_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_ss_slid_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ss_slid_0' (4#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_ss_slid_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ss_u_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_ss_u_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ss_u_0' (5#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_ss_u_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (6#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LLE45P' (7#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_interconnect_0_1' (8#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:631]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_2' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_clk_wiz_1_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_2' (9#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_clk_wiz_1_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_make_marker_0_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_make_marker_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_make_marker_0_0' (10#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_make_marker_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'make_marker_0' of module 'design_1_make_marker_0_0' requires 38 connections, but only 37 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:363]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_2' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_mdm_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_2' (11#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_mdm_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (12#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:414]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:731]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:1837]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (13#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 60 connections, but only 57 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2072]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (14#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:1837]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (15#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2132]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (16#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 60 connections, but only 58 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2629]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (17#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:3065]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (18#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 56 connections, but only 54 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:3288]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (19#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:3065]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_2REGHR' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:3345]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_2REGHR' (20#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:3345]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1R40M8T' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:3449]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1R40M8T' (21#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:3449]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (22#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:1808]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (96) of module 'design_1_xbar_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:1825]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:1826]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (6) of module 'design_1_xbar_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:1828]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (3) of module 'design_1_xbar_0' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:1829]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 76 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:1758]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (23#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:731]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2690]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_2' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_dlmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_2' (24#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_dlmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_2' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_dlmb_v10_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_2' (25#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_dlmb_v10_2_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_2' requires 25 connections, but only 24 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2836]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_2' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_ilmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_2' (26#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_ilmb_bram_if_cntlr_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_2' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_ilmb_v10_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_2' (27#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_ilmb_v10_2_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_2' requires 25 connections, but only 24 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2882]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_2' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_lmb_bram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_2' (28#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_lmb_bram_2_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_2' requires 16 connections, but only 14 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2907]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (29#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:2690]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_1' [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_proc_sys_reset_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_1' (30#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/.Xil/Vivado-9132-LESCPC04/realtime/design_1_proc_sys_reset_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_1' requires 10 connections, but only 9 given [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:619]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (31#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (32#1) [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LLE45P has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LLE45P has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design design_1_axis_interconnect_0_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axis_interconnect_0_1 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 485.000 ; gain = 156.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.000 ; gain = 156.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 485.000 ; gain = 156.016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_2/design_1_mdm_1_2/design_1_mdm_1_2_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_2/design_1_mdm_1_2/design_1_mdm_1_2_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_make_marker_0_0/design_1_make_marker_0_0/design_1_make_marker_0_0_in_context.xdc] for cell 'design_1_i/make_marker_0'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_make_marker_0_0/design_1_make_marker_0_0/design_1_make_marker_0_0_in_context.xdc] for cell 'design_1_i/make_marker_0'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_2/design_1_dlmb_v10_2/design_1_dlmb_v10_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_2/design_1_dlmb_v10_2/design_1_dlmb_v10_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_2/design_1_ilmb_v10_2/design_1_dlmb_v10_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_2/design_1_ilmb_v10_2/design_1_dlmb_v10_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_2/design_1_lmb_bram_2/design_1_lmb_bram_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_2/design_1_lmb_bram_2/design_1_lmb_bram_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axis_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axis_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_slid_0/design_1_auto_ss_slid_0/design_1_auto_ss_slid_0_in_context.xdc] for cell 'design_1_i/axis_interconnect_0/s00_couplers/auto_ss_slid'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_slid_0/design_1_auto_ss_slid_0/design_1_auto_ss_slid_0_in_context.xdc] for cell 'design_1_i/axis_interconnect_0/s00_couplers/auto_ss_slid'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_u_0/design_1_auto_ss_u_0/design_1_auto_ss_u_0_in_context.xdc] for cell 'design_1_i/axis_interconnect_0/s00_couplers/auto_ss_u'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_ss_u_0/design_1_auto_ss_u_0/design_1_auto_ss_u_0_in_context.xdc] for cell 'design_1_i/axis_interconnect_0/s00_couplers/auto_ss_u'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/constrs_1/new/nexys4_constrs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/constrs_1/new/nexys4_constrs.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/constrs_1/new/nexys4_constrs.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/constrs_1/new/nexys4_constrs.xdc:3]
Finished Parsing XDC File [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/constrs_1/new/nexys4_constrs.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/constrs_1/new/nexys4_constrs.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/constrs_1/new/nexys4_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 816.648 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 816.648 ; gain = 487.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 816.648 ; gain = 487.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2/design_1_clk_wiz_1_2_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/make_marker_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_interconnect_0/s00_couplers/auto_ss_slid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_interconnect_0/s00_couplers/auto_ss_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 816.648 ; gain = 487.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 816.648 ; gain = 487.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
WARNING: [Synth 8-3331] design design_1_axis_interconnect_0_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axis_interconnect_0_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_axis_interconnect_0_1 has unconnected port M00_AXIS_ACLK
WARNING: [Synth 8-3331] design design_1_axis_interconnect_0_1 has unconnected port M00_AXIS_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 816.648 ; gain = 487.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.840 ; gain = 490.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.840 ; gain = 490.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 822.047 ; gain = 493.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 822.047 ; gain = 493.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 822.047 ; gain = 493.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 822.047 ; gain = 493.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 822.047 ; gain = 493.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 822.047 ; gain = 493.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 822.047 ; gain = 493.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_ss_slid_0         |         1|
|2     |design_1_auto_ss_u_0            |         1|
|3     |design_1_auto_us_0              |         1|
|4     |design_1_xbar_0                 |         1|
|5     |design_1_auto_pc_0              |         1|
|6     |design_1_auto_pc_1              |         1|
|7     |design_1_auto_pc_2              |         1|
|8     |design_1_axi_bram_ctrl_0_0      |         1|
|9     |design_1_axi_bram_ctrl_0_bram_0 |         1|
|10    |design_1_axi_dma_0_0            |         1|
|11    |design_1_clk_wiz_1_2            |         1|
|12    |design_1_make_marker_0_0        |         1|
|13    |design_1_mdm_1_2                |         1|
|14    |design_1_microblaze_0_0         |         1|
|15    |design_1_proc_sys_reset_0_1     |         1|
|16    |design_1_dlmb_bram_if_cntlr_2   |         1|
|17    |design_1_dlmb_v10_2             |         1|
|18    |design_1_ilmb_bram_if_cntlr_2   |         1|
|19    |design_1_ilmb_v10_2             |         1|
|20    |design_1_lmb_bram_2             |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_pc_0              |     1|
|2     |design_1_auto_pc_1              |     1|
|3     |design_1_auto_pc_2              |     1|
|4     |design_1_auto_ss_slid_0         |     1|
|5     |design_1_auto_ss_u_0            |     1|
|6     |design_1_auto_us_0              |     1|
|7     |design_1_axi_bram_ctrl_0_0      |     1|
|8     |design_1_axi_bram_ctrl_0_bram_0 |     1|
|9     |design_1_axi_dma_0_0            |     1|
|10    |design_1_clk_wiz_1_2            |     1|
|11    |design_1_dlmb_bram_if_cntlr_2   |     1|
|12    |design_1_dlmb_v10_2             |     1|
|13    |design_1_ilmb_bram_if_cntlr_2   |     1|
|14    |design_1_ilmb_v10_2             |     1|
|15    |design_1_lmb_bram_2             |     1|
|16    |design_1_make_marker_0_0        |     1|
|17    |design_1_mdm_1_2                |     1|
|18    |design_1_microblaze_0_0         |     1|
|19    |design_1_proc_sys_reset_0_1     |     1|
|20    |design_1_xbar_0                 |     1|
|21    |IBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2596|
|2     |  design_1_i                  |design_1                              |  2595|
|3     |    axis_interconnect_0       |design_1_axis_interconnect_0_1        |   169|
|4     |      s00_couplers            |s00_couplers_imp_1LLE45P              |   169|
|5     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |  1161|
|6     |      m00_couplers            |m00_couplers_imp_8RVYHO               |   157|
|7     |      m02_couplers            |m02_couplers_imp_7ANRHB               |   157|
|8     |      s00_couplers            |s00_couplers_imp_1RZP34U              |   205|
|9     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 822.047 ; gain = 493.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 822.047 ; gain = 161.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 822.047 ; gain = 493.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 844.164 ; gain = 522.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/Caio/Dropbox/Vfilter_2/project_1_filter/project_1_filter.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 844.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul  5 14:31:01 2018...
