xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Xilinx2022/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl/verilog"incdir="../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../Xilinx/Xilinx2022/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl/verilog"incdir="../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Xilinx2022/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl/verilog"incdir="../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl"
vio_twm_ddrx.v,verilog,xil_defaultlib,../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/sim/vio_twm_ddrx.v,incdir="../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl/verilog"incdir="../../../../mig_7series_0_ex.gen/sources_1/ip/vio_twm_ddrx/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
