# Copyright Amazon.com, Inc. or its affiliates. All Rights Reserved.
#
# Licensed under the Apache License, Version 2.0 (the "License").
# You may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

"""
Gate/Up projection sub-kernels with LNC sharding support.

Supports multiple LNC sharding strategies (see SUPPORTED_MOE_SHARDING_STRATEGIES in all_expert_mx_utils.py):
- NO_SHARD: No sharding, each NC computes full result independently. Used when LNC=1.
- SHARD_I: Shard on I (intermediate) dimension. Default for most workloads.
- TODO: SHARD_T: Shard on T (token) dimension. Useful when T is large.

These sub-kernels can be used by any algorithm that requires LNC-sharded gate/up projection,
including all-expert, selective-load, or custom MoE implementations.
"""

import os
from typing import Optional

import nki.isa as nisa
import nki.language as nl

from ...utils.dma_names import dma_name

# Imported here rather than with the other first-party imports below because the
# env-flag block that follows evaluates at module level, above those imports.
from ...utils.kernel_helpers import mega_flag_default_on

# ── PROTOTYPE: MoE gate/up weight prefetch (retry under the TRACER frontend) ──
# Overlap optimization for the GPT-OSS decode mega kernel: _decode_layer_body DMAs
# this rank's fused gate_up MXFP4 weight into SBUF EARLY (before attention_block_tkg)
# so the ~9 MB HBM->SBUF load overlaps attention instead of stalling the first MoE
# gate matmul. The prefetch enqueues the SBUF buffer per (gate/up) index; the leaf
# loader pops it FIFO (matches sequential per-layer prefetch-then-consume) instead of
# alloc+DMA. NOTE: this exact module-global-FIFO pattern was REJECTED by the parser
# frontend ("expected string" on the .append). Retrying now that the kernel runs
# under the TRACER frontend (CompilerArgs.nki_compilation_mode=tracer), which
# executes python more literally. Not thread-safe / prototype only.
_GATE_UP_PREFETCH_FIFO: dict = {0: [], 1: []}

# Gate/up weight-load DMA-QoS priority override. The load is already STATIC (dge_mode=none).
#   VLLM_NEURON_MEGA_GU_P0=1 -> priority 0 (highest; prevent compiler downgrade)
#   VLLM_NEURON_MEGA_GU_P1=1 -> priority 1 (pairs with --p1-max-desc-bytes cap)
#   VLLM_NEURON_MEGA_GU_P2=1 -> priority 2 (pairs with --p2-max-desc-bytes cap; yields to CC
#                                like W_qkv)
# Precedence P2 > P1 > P0 if multiple set. Unset -> None (compiler's DMA-QoS labeling decides).
_GU_P0 = bool(os.environ.get("VLLM_NEURON_MEGA_GU_P0"))
_GU_P1 = bool(os.environ.get("VLLM_NEURON_MEGA_GU_P1"))
_GU_P2 = bool(os.environ.get("VLLM_NEURON_MEGA_GU_P2"))
_GU_PRIORITY = 2 if _GU_P2 else (1 if _GU_P1 else (0 if _GU_P0 else None))

# VLLM_NEURON_MEGA_GATE_P2_SWA=1: priority 2 on the GATE prefetch of SWA layers ONLY. GU_P2 above
# tags both halves of every layer; this is the narrowest variant -- gate only, and only in the
# sliding-window layers. SWA == EVEN layers in this kernel (odd layers are banded/full attention and
# are the ones carrying the 5 `ksb_noalias` K-gathers), so the parity test below is the SWA test.
# The layer index is read off the buffer name, which the caller builds as
# f"gup_prefetch_{gate_or_up_idx}" + layer_tag, with layer_tag == "_L<N>".
# The load stays STATIC (dge_mode=none) either way, which is what --p2-max-desc-bytes needs in order
# to clamp it: setting a priority with dge_mode unset routes the DMA to swdge, where the cap only
# partially applies (10-20 KB packets survive). See the QKV_P2 note in qkv_tkg.py.
_GATE_P2_SWA = bool(os.environ.get("VLLM_NEURON_MEGA_GATE_P2_SWA"))
# VLLM_NEURON_MEGA_GATE_P2=1: same, but the gate of EVERY layer (no parity restriction). Takes
# precedence over GATE_P2_SWA when both are set.
_GATE_P2 = bool(os.environ.get("VLLM_NEURON_MEGA_GATE_P2"))


def _gu_priority(gate_or_up_idx, name=""):
    """DMA-QoS priority for one half of the fused gate/up prefetch (0 = gate, 1 = up)."""
    if gate_or_up_idx == 0:  # 0 == GATE_FUSED_IDX
        if _GATE_P2:
            return 2
        if _GATE_P2_SWA:
            tag = str(name).rsplit("_L", 1)[-1]
            if tag.isdigit() and int(tag) % 2 == 0:  # even == SWA layer
                return 2
    if gate_or_up_idx == 1:  # 1 == UP_FUSED_IDX; P0 when VLLM_NEURON_MEGA_UPDOWN_P0=1
        p = moe_updown_priority()
        if p is not None:
            return p
    return _GU_PRIORITY


# Gate/up weight-load DMA engine. Default STATIC (dge_mode=none) issues on the sync-DMA engine,
# which runs in PARALLEL with the software-DGE (GPSIMD) engine. So a DMA-order-JSON ordering between
# the swdge W_out load and this sync gate_up load is NOT enforced (cross-engine race).
# VLLM_NEURON_MEGA_GU_DMA_ENGINE=swdge moves the gate_up load onto the swdge/GPSIMD queue so it shares
# ONE FIFO queue with the swdge W_out load -> the JSON's w_out-before-gate_up order is enforced.
_GU_SWDGE = os.environ.get("VLLM_NEURON_MEGA_GU_DMA_ENGINE") == "swdge"

# Collapse the gate/up MX-scale load from (4 quadrants x n_I_tiles) DMAs into 4 (one per quadrant).
# The scale's 16 partitions must land 4-per-quadrant at SBUF partitions [0-3,32-35,64-67,96-99]
# (ISA rule: a scale must sit in the quadrant its scaling group came from), so 4 DMAs are the floor.
# What IS removable is the I-tiling. Byte-identical destination -> numerically a no-op.
_SCALE_1TRIG = os.environ.get("VLLM_NEURON_MEGA_SCALE_1TRIG") == "1"

# VLLM_NEURON_MEGA_SCALE_PACK64=1 (PROTOTYPE): pack the gate/up MX scale into 64 SBUF partitions
# (16 per quadrant at offsets {0,4,8,12}) instead of 16 (4 per quadrant), folding the `4_I` factor
# out of the free dim. Per-DMA shape goes [4 P, 18432 B] -> [16 P, 4608 B] at identical bytes, which
# a standalone microbenchmark measured **2.66x faster** (123.5 -> 328.1 GB/s); SBUF per-partition
# reservation drops 18432 -> 4608 B. DMA count is unchanged at 4/half (the 32-partition destination
# stride is inexpressible, so 4 is the floor).
# ISA: mxmem1d_valid_scale_pidx requires scale_pidx % 4 == 0 and < 16 -> exactly 4 slots, so exactly
# a factor of 4 may leave the free dim; 64P is the ceiling with zero headroom.
# Consumer: the 4 offsets map 1:1 onto the existing q_width_I_idx loop, so the scale AP becomes
# ws[nl.ds(4*k, 128 - 4*k), tile_h, tile_i*128 ...].
# ⚠️ THE PARTITION EXTENT IS LOAD-BEARING AND WAS THE ONE BUG HERE. `nl.ds(4*k, 4)` compiles, emits
# `%mem[d0 + 4k, d1]` with extent 4, and is NUMERICALLY WRONG: it names only ONE quadrant's 4 scale
# rows, so the other three quadrants' contraction blocks get the wrong scales. Measured on the
# 32-rank golden: extent 4 fails all 32 `out` outputs (cosine 0.10-0.12, relative_L2 ~15) while the
# unpacked control fails only 1 marginal rank; extent 128-4k reproduces the control's cosine
# distribution VALUE FOR VALUE (64 x exactly 1.000000, same 0.998905/0.0499 pair, same single
# marginal rank27 at 0.8257). So a compile-only probe cannot validate this change -- see
# test_mx_matmul_scale_pidx.py, which was compile-only and passed for the wrong variant.
# Requires the HBM scale in the packed layout [E_L, 2, 64, H/512, I/4]; the test remaps it.
_SCALE_PACK64 = mega_flag_default_on("VLLM_NEURON_MEGA_SCALE_PACK64")
# VLLM_NEURON_MEGA_SCALE_PACK64_EXT selects the PARTITION EXTENT of the packed scale AP. Kept as a
# knob only because it is what identified the bug; **"rest" is the correct value and the default.**
#   "rest" -> ws[ds(4k, 128-4k)]   ✅ the AP spans every quadrant, so all 16 scale rows are
#                                    addressable and 4k acts purely as the within-quadrant start
#                                    offset the ISA's scale_pidx field expects.
#   "4"    -> ws[ds(4k, 4)]        ❌ names one quadrant's 4 rows only -> 3 of 4 quadrants read the
#                                    wrong scales. Compiles clean, produces garbage.
#   "quad" -> ws[ds(4k, 32)]       untested.
_SCALE_PACK64_EXT = os.environ.get("VLLM_NEURON_MEGA_SCALE_PACK64_EXT", "rest")


def prefetch_gate_up_weight_sb(weight, expert_idx, gate_or_up_idx, H, I_local, I_offset, I_local_padded, name):
    """DMA the gate/up weight HBM->SBUF early and enqueue it (leaf pops FIFO).

    Mirrors the alloc+DMA in load_gate_up_weight_scale_bias so the enqueued buffer
    is layout-identical to what that function would produce."""
    I_buf = I_local_padded if I_local_padded > 0 else I_local
    TILE_H = nl.tile_size.pmax
    n_H512_tiles = H // MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM
    weight_sb = nl.ndarray((TILE_H, n_H512_tiles, I_buf), dtype=weight.dtype, buffer=nl.sbuf, name=name)
    weight_view = (
        weight.select(dim=0, index=expert_idx)
        .select(dim=1, index=gate_or_up_idx)
        .slice(dim=2, start=I_offset, end=I_offset + I_local)
    )
    # One monolithic DMA, deliberately. Two alternatives were measured and both lost: splitting it
    # into 4/8/16 smaller DMAs along I is monotonically worse (5.856 / 6.046 / 6.048 ms vs 5.923),
    # because per-DMA issue overhead at 128 ranks exceeds the queue occupancy it saves; and DMA QoS
    # priority is inert for this traffic mix at both extremes (0 and 3). See
    # scheduling-experiment/FULL128_TUNING.md.
    _dma_name = dma_name(f"gu_w_prefetch_e{expert_idx}_{gate_or_up_idx}")
    if I_buf > I_local:
        nisa.memset(dst=weight_sb[...], value=0, engine=nisa.gpsimd_engine)
        nisa.dma_copy(
            src=weight_view,
            dst=weight_sb[:, :, :I_local],
            dge_mode=moe_load_dge_mode(_GU_SWDGE),
            priority=_gu_priority(gate_or_up_idx, name),
            name=_dma_name,
        )
    else:
        nisa.dma_copy(
            src=weight_view,
            dst=weight_sb[...],
            dge_mode=moe_load_dge_mode(_GU_SWDGE),
            priority=_gu_priority(gate_or_up_idx, name),
            name=_dma_name,
        )
    _GATE_UP_PREFETCH_FIFO[gate_or_up_idx].append(weight_sb)
    return weight_sb


# Common utils
from ...utils.common_types import ActFnType
from ...utils.kernel_assert import kernel_assert
from ...utils.kernel_helpers import div_ceil, get_nl_act_fn_from_type

# Shared MX constants
from .projection_mx_constants import (
    MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM,
    MIN_MATMULT_MX_P_DIM,
    SBUF_QUADRANT_SIZE,
    SCALE_P_ELEM_PER_QUADRANT,
    _psum_fmax,
    _q_height,
    _q_width,
    moe_load_dge_mode,
    moe_updown_priority,
    pad_to_valid_qmx_partitions,
)


def gate_up_projection_mx(
    input_quant_sb: nl.NkiTensor,
    input_scale_sb: nl.NkiTensor,
    gate_weight_sb: nl.NkiTensor,
    up_weight_sb: nl.NkiTensor,
    gate_weight_scale_sb: nl.NkiTensor,
    up_weight_scale_sb: nl.NkiTensor,
    gate_bias_sb: Optional[nl.NkiTensor],
    up_bias_sb: Optional[nl.NkiTensor],
    gate_clamp_upper_limit: Optional[float] = None,
    gate_clamp_lower_limit: Optional[float] = None,
    up_clamp_upper_limit: Optional[float] = None,
    up_clamp_lower_limit: Optional[float] = None,
    hidden_act_fn: ActFnType = ActFnType.Swish,
    activation_compute_dtype=nl.bfloat16,
    gate_dequant_scale: Optional[nl.NkiTensor] = None,
    up_dequant_scale: Optional[nl.NkiTensor] = None,
    input_dequant_scale: Optional[nl.NkiTensor] = None,
    input_quant_hbm: Optional[nl.NkiTensor] = None,
    input_scale_hbm: Optional[nl.NkiTensor] = None,
    is_software_quant: bool = False,
) -> tuple[nl.NkiTensor, nl.NkiTensor]:
    """
    Compute gate and up projections with clamping, activation function, and MX quantization.

    When executed with LNC=2, inputs are expected to be sharded on I dimension and compute
    is sharded on I dimension.

    Usage:
        Tuned for: mx all-expert MoE algorithm
        Applicable to: any algorithm requiring mx I-sharded gate/up projection

    Args:
        input_quant_sb (nl.NkiTensor): [16_H * 8_H, H/512, T], Quantized input in SBUF (4_H packed in x4 dtype).
        input_scale_sb (nl.NkiTensor): [16_H * 8_H, H/512, T], Input scales in SBUF (in leading 4P of each quadrant).
        gate_weight_sb (nl.NkiTensor): [16_H * 8_H, H/512, I/512 * 4_I * 16_I * 8_I], Gate weights in SBUF
            (4_H packed in x4 dtype).
        up_weight_sb (nl.NkiTensor): [16_H * 8_H, H/512, I/512 * 4_I * 16_I * 8_I], Up weights in SBUF
            (4_H packed in x4 dtype).
        gate_weight_scale_sb (nl.NkiTensor): [16_H * 8_H, H/512, I/512 * 4_I * 16_I * 8_I], Gate weight scales
            in SBUF (in leading 4P of each quadrant).
        up_weight_scale_sb (nl.NkiTensor): [16_H * 8_H, H/512, I/512 * 4_I * 16_I * 8_I], Up weight scales
            in SBUF (in leading 4P of each quadrant).
        gate_bias_sb (Optional[nl.NkiTensor]): [16_I * 8_I, I/512, 4_I], Gate bias in SBUF.
        up_bias_sb (Optional[nl.NkiTensor]): [16_I * 8_I, I/512, 4_I], Up bias in SBUF.
        gate_clamp_upper_limit (Optional[float]): Upper clamp limit for gate projection.
        gate_clamp_lower_limit (Optional[float]): Lower clamp limit for gate projection.
        up_clamp_upper_limit (Optional[float]): Upper clamp limit for up projection.
        up_clamp_lower_limit (Optional[float]): Lower clamp limit for up projection.
        hidden_act_fn (ActFnType): Activation function type (default: Swish).
        activation_compute_dtype: Compute dtype for activations (default: bfloat16).
        is_software_quant (bool): When True, weight scales are 2D [128, I] shared dummy tiles indexed
            as [:, :slice] instead of the normal 3D [:, tile_h, slice].

    Returns:
        out_quant_sb (nl.NkiTensor): [16_I * 8_I, I/512, T], Quantized output in SBUF (4_I packed in x4 dtype).
        out_scale_sb (nl.NkiTensor): [16_I * 8_I, I/512, T], Output scales in SBUF (in leading 4P of each quadrant).
    """

    # Step 1: Input validation
    TILE_H, n_H512_tiles, T = input_quant_sb.shape
    TILE_H_, n_H512_tiles_, I_local_padded = gate_weight_sb.shape
    I_local = I_local_padded
    kernel_assert(
        gate_weight_sb.shape == up_weight_sb.shape,
        f"expected gate and up weights to have the same shapes, got {gate_weight_sb.shape=}, {up_weight_sb.shape=}",
    )
    kernel_assert(
        gate_weight_scale_sb.shape == up_weight_scale_sb.shape,
        f"expected gate and up scales to have the same shapes, "
        f"got {gate_weight_scale_sb.shape=}, {up_weight_scale_sb.shape=}",
    )
    # Validate bias consistency: both must be None or both must have matching shapes
    if gate_bias_sb != None and up_bias_sb != None:
        kernel_assert(
            gate_bias_sb.shape == up_bias_sb.shape,
            f"expected gate and up biases to have the same shapes, got {gate_bias_sb.shape=}, {up_bias_sb.shape=}",
        )
    elif gate_bias_sb != None or up_bias_sb != None:
        kernel_assert(
            False,
            f"expected gate and up biases to be both None or both not None",
        )
    kernel_assert(TILE_H == TILE_H_, f"Expected same number of partitions in input and weight, got {TILE_H}, {TILE_H_}")
    kernel_assert(
        n_H512_tiles == n_H512_tiles_,
        f"Expected same number of H tiles in input and weight, got {n_H512_tiles}, {n_H512_tiles_}",
    )

    # Tiling strategies for T, I
    TILE_T = min(_psum_fmax * 2 // _q_width, T)  # I_4 * TILE_T <= psum_fmax * 2 for bf16 PSUM
    n_T256_tiles = div_ceil(T, TILE_T)
    n_total_I512_tiles = div_ceil(I_local, MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM)
    I_4, TILE_I = _q_width, nl.tile_size.pmax

    # Step 2: Allocate output buffers
    out_shape = (TILE_I, n_total_I512_tiles, T, I_4)
    out_quant_shape = (TILE_I, n_total_I512_tiles, T)
    out_sb = nl.ndarray(out_shape, dtype=activation_compute_dtype, buffer=nl.sbuf)
    out_quant_sb = nl.ndarray(out_quant_shape, dtype=nl.float8_e4m3fn_x4, buffer=nl.sbuf)
    out_scale_sb = nl.ndarray(out_quant_shape, dtype=nl.uint8, buffer=nl.sbuf)

    # only memset in I padding case
    last_tile_I_size = I_local - (n_total_I512_tiles - 1) * MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM
    last_I_pdim_sz = last_tile_I_size // _q_width
    if last_I_pdim_sz < TILE_I:
        nisa.memset(dst=out_sb[...], value=0.0, engine=nisa.gpsimd_engine)
        nisa.memset(dst=out_quant_sb[...], value=0.0, engine=nisa.gpsimd_engine)
        nisa.memset(dst=out_scale_sb[...], value=0.0, engine=nisa.gpsimd_engine)

    """
    Step 3: Fused gate projection, projection clamping (optional), activation function.
    Step 3.1: Compute W_mxfp4/8 (stationary) @ input_mxfp8 (moving).
    """
    for tile_t in nl.sequential_range(n_T256_tiles):
        # T dim slicing, handling case when T tile < 256_T
        tile_T_offset = TILE_T * tile_t
        tile_T_actual = min(TILE_T, T - tile_T_offset)
        tile_T_slice = nl.ds(tile_T_offset, tile_T_actual)

        # Per-tile HBM→SBUF load when input is in HBM
        if input_quant_hbm != None:
            input_tile_quant = nl.ndarray(
                (TILE_H, n_H512_tiles, tile_T_actual), dtype=input_quant_hbm.dtype, buffer=nl.sbuf
            )
            input_tile_scale = nl.ndarray(
                (TILE_H, n_H512_tiles, tile_T_actual), dtype=input_scale_hbm.dtype, buffer=nl.sbuf
            )
            nisa.dma_copy(dst=input_tile_quant, src=input_quant_hbm[:, :, tile_T_slice])
            nisa.dma_copy(dst=input_tile_scale, src=input_scale_hbm[:, :, tile_T_slice])
            cur_input_quant = input_tile_quant
            cur_input_scale = input_tile_scale
            cur_tile_T_slice = nl.ds(0, tile_T_actual)
        else:
            cur_input_quant = input_quant_sb
            cur_input_scale = input_scale_sb
            cur_tile_T_slice = tile_T_slice

        # Pre-allocate PSUM for all I tiles upfront
        out_psum_lst = []
        for tile_i in range(n_total_I512_tiles):
            out_psum_lst.append(nl.ndarray((TILE_I, I_4, TILE_T), dtype=nl.bfloat16, buffer=nl.psum))

        _projection_matmul_mx(
            out_psum_lst=out_psum_lst,
            weight_sb=gate_weight_sb,
            weight_scale_sb=gate_weight_scale_sb,
            input_quant_sb=cur_input_quant,
            input_scale_sb=cur_input_scale,
            tile_T_slice=cur_tile_T_slice,
            tile_T_actual=tile_T_actual,
            n_H512_tiles=n_H512_tiles,
            n_total_I512_tiles=n_total_I512_tiles,
            I_local=I_local,
            is_software_quant=is_software_quant,
        )

        # Step 3.2: PSUM eviction + bias + clamp + activation (after all H tiles complete)
        for tile_i in range(n_total_I512_tiles):
            cur_tile_I_size = min(
                MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM, I_local - tile_i * MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM
            )
            cur_I_pdim_sz = cur_tile_I_size // _q_width

            """
            Accumulate bias during PSUM eviction (skip for STATIC_MX).
            out_sb shape: [TILE_I, n_total_I512_tiles, T, I_4]
            out_psum shape: [TILE_I, I_4, TILE_T]
            gate_bias_sb shape: [TILE_I, n_total_I512_tiles, I_4]
            Use strided access pattern to reorder from [TILE_I, I_4, TILE_T] to [TILE_I, TILE_T, I_4].
            """
            is_software_dequant = gate_dequant_scale != None
            if gate_bias_sb != None and not is_software_dequant:
                nisa.tensor_tensor(
                    dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                    data1=out_psum_lst[tile_i].ap([[I_4 * TILE_T, cur_I_pdim_sz], [1, tile_T_actual], [TILE_T, I_4]]),
                    op=nl.add,
                    data2=gate_bias_sb.ap(
                        [[n_total_I512_tiles * I_4, cur_I_pdim_sz], [0, tile_T_actual], [1, I_4]], offset=tile_i * I_4
                    ),
                )
            else:
                nisa.tensor_copy(
                    dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                    src=out_psum_lst[tile_i].ap([[I_4 * TILE_T, cur_I_pdim_sz], [1, tile_T_actual], [TILE_T, I_4]]),
                )

            # STATIC_MX: dequant then bias
            if gate_dequant_scale != None and gate_dequant_scale.shape[1] == 1:
                nisa.activation(
                    dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                    op=nl.copy,
                    data=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                    scale=gate_dequant_scale[:cur_I_pdim_sz, :],
                )
                if gate_bias_sb != None:
                    nisa.tensor_tensor(
                        dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                        data1=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                        op=nl.add,
                        data2=gate_bias_sb.ap(
                            [[n_total_I512_tiles * I_4, cur_I_pdim_sz], [0, tile_T_actual], [1, I_4]],
                            offset=tile_i * I_4,
                        ),
                    )

            # ROW_MX: per-column weight dequant, then per-token input dequant, then bias
            if gate_dequant_scale != None and gate_dequant_scale.shape[1] > 1:
                for i_q in nl.affine_range(I_4):
                    i_col = tile_i * I_4 + i_q
                    nisa.activation(
                        dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, i_q],
                        op=nl.copy,
                        data=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, i_q],
                        scale=gate_dequant_scale[:cur_I_pdim_sz, i_col : i_col + 1],
                    )
                for i_q in nl.affine_range(I_4):
                    nisa.tensor_tensor(
                        dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, i_q],
                        data1=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, i_q],
                        data2=input_dequant_scale[:cur_I_pdim_sz, :tile_T_actual, 0],
                        op=nl.multiply,
                    )
                if gate_bias_sb != None:
                    nisa.tensor_tensor(
                        dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                        data1=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                        op=nl.add,
                        data2=gate_bias_sb.ap(
                            [[n_total_I512_tiles * I_4, cur_I_pdim_sz], [0, tile_T_actual], [1, I_4]],
                            offset=tile_i * I_4,
                        ),
                    )

            # Step 3.3: Clamp projection output to [clamp_lower_limit, clamp_upper_limit] (optional)
            _clamp_tensor(
                tensor=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                clamp_upper_limit=gate_clamp_upper_limit,
                clamp_lower_limit=gate_clamp_lower_limit,
            )

            # Step 3.4: Compute activation function
            if hidden_act_fn != None:
                nisa.activation(
                    dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                    data=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                    op=get_nl_act_fn_from_type(hidden_act_fn),
                )

    """
    Step 4: Fused up projection, projection clamp (optional), gate * up, MX quantization.
    Step 4.1: Compute W_mxfp4/8 (stationary) @ input_mxfp8 (moving).
    """
    for tile_t in nl.sequential_range(n_T256_tiles):
        # T dim slicing, handling case when T tile < 256_T
        tile_T_offset = TILE_T * tile_t
        tile_T_actual = min(TILE_T, T - tile_T_offset)
        tile_T_slice = nl.ds(tile_T_offset, tile_T_actual)

        # Per-tile HBM→SBUF load when input is in HBM
        if input_quant_hbm != None:
            input_tile_quant = nl.ndarray(
                (TILE_H, n_H512_tiles, tile_T_actual), dtype=input_quant_hbm.dtype, buffer=nl.sbuf
            )
            input_tile_scale = nl.ndarray(
                (TILE_H, n_H512_tiles, tile_T_actual), dtype=input_scale_hbm.dtype, buffer=nl.sbuf
            )
            nisa.dma_copy(dst=input_tile_quant, src=input_quant_hbm[:, :, tile_T_slice])
            nisa.dma_copy(dst=input_tile_scale, src=input_scale_hbm[:, :, tile_T_slice])
            cur_input_quant = input_tile_quant
            cur_input_scale = input_tile_scale
            cur_tile_T_slice = nl.ds(0, tile_T_actual)
        else:
            cur_input_quant = input_quant_sb
            cur_input_scale = input_scale_sb
            cur_tile_T_slice = tile_T_slice

        # Pre-allocate PSUM for all I tiles upfront (enables T → H → I → 4_I loop order)
        up_psum_lst = []
        for tile_i in range(n_total_I512_tiles):
            up_psum_lst.append(nl.ndarray((TILE_I, I_4, TILE_T), dtype=nl.bfloat16, buffer=nl.psum))

        # Matmul compute with loop order H → I → 4_I (same input H-slice reused across all I tiles)
        _projection_matmul_mx(
            out_psum_lst=up_psum_lst,
            weight_sb=up_weight_sb,
            weight_scale_sb=up_weight_scale_sb,
            input_quant_sb=cur_input_quant,
            input_scale_sb=cur_input_scale,
            tile_T_slice=cur_tile_T_slice,
            tile_T_actual=tile_T_actual,
            n_H512_tiles=n_H512_tiles,
            n_total_I512_tiles=n_total_I512_tiles,
            I_local=I_local,
            is_software_quant=is_software_quant,
        )

        # Step 4.2: PSUM eviction + bias + clamp + gate*up + quantize (after all H tiles complete)
        for tile_i in range(n_total_I512_tiles):
            cur_tile_I_size = min(
                MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM, I_local - tile_i * MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM
            )
            cur_I_pdim_sz = cur_tile_I_size // _q_width
            intermediate_tile_sb = nl.ndarray((TILE_I, 1, TILE_T, I_4), dtype=out_sb.dtype, buffer=nl.sbuf)

            """
            Accumulate bias during PSUM eviction (skip for STATIC_MX).
            intermediate_tile_sb shape: [TILE_I, 1, TILE_T, I_4]
            out_psum shape: [TILE_I, I_4, TILE_T]
            up_bias_sb shape: [TILE_I, n_total_I512_tiles, I_4]
            Use strided access pattern to reorder from [TILE_I, I_4, TILE_T] to [TILE_I, TILE_T, I_4].
            """
            is_up_software_dequant = up_dequant_scale != None
            if up_bias_sb != None and not is_up_software_dequant:
                nisa.tensor_tensor(
                    dst=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                    data1=up_psum_lst[tile_i].ap([[I_4 * TILE_T, cur_I_pdim_sz], [1, tile_T_actual], [TILE_T, I_4]]),
                    op=nl.add,
                    data2=up_bias_sb.ap(
                        [[n_total_I512_tiles * I_4, cur_I_pdim_sz], [0, tile_T_actual], [1, I_4]], offset=tile_i * I_4
                    ),
                )
            else:
                nisa.tensor_copy(
                    dst=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                    src=up_psum_lst[tile_i].ap([[I_4 * TILE_T, cur_I_pdim_sz], [1, tile_T_actual], [TILE_T, I_4]]),
                )

            # STATIC_MX: dequant then bias
            if up_dequant_scale != None and up_dequant_scale.shape[1] == 1:
                nisa.activation(
                    dst=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                    op=nl.copy,
                    data=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                    scale=up_dequant_scale[:cur_I_pdim_sz, :],
                )
                if up_bias_sb != None:
                    nisa.tensor_tensor(
                        dst=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                        data1=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                        op=nl.add,
                        data2=up_bias_sb.ap(
                            [[n_total_I512_tiles * I_4, cur_I_pdim_sz], [0, tile_T_actual], [1, I_4]],
                            offset=tile_i * I_4,
                        ),
                    )

            # ROW_MX: per-column weight dequant, then per-token input dequant, then bias
            if up_dequant_scale != None and up_dequant_scale.shape[1] > 1:
                for i_q in nl.affine_range(I_4):
                    i_col = tile_i * I_4 + i_q
                    nisa.activation(
                        dst=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, i_q],
                        op=nl.copy,
                        data=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, i_q],
                        scale=up_dequant_scale[:cur_I_pdim_sz, i_col : i_col + 1],
                    )
                for i_q in nl.affine_range(I_4):
                    nisa.tensor_tensor(
                        dst=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, i_q],
                        data1=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, i_q],
                        data2=input_dequant_scale[:cur_I_pdim_sz, :tile_T_actual, 0],
                        op=nl.multiply,
                    )
                if up_bias_sb != None:
                    nisa.tensor_tensor(
                        dst=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                        data1=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                        op=nl.add,
                        data2=up_bias_sb.ap(
                            [[n_total_I512_tiles * I_4, cur_I_pdim_sz], [0, tile_T_actual], [1, I_4]],
                            offset=tile_i * I_4,
                        ),
                    )

            # Step 4.3: Clamp projection output to [clamp_lower_limit, clamp_upper_limit]
            _clamp_tensor(
                tensor=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
                clamp_upper_limit=up_clamp_upper_limit,
                clamp_lower_limit=up_clamp_lower_limit,
            )

            # Step 4.4: Multiply completed up tile with corresponding gate tile
            nisa.tensor_tensor(
                dst=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                data1=out_sb[:cur_I_pdim_sz, tile_i, tile_T_slice, :],
                op=nl.multiply,
                data2=intermediate_tile_sb[:cur_I_pdim_sz, 0, :tile_T_actual, :],
            )

            # Step 4.5: MX quantize combined gate * up tile
            # Skip for ROW_MX (uses external row_quantization) and STATIC_MX (uses external static_quantization)
            if not is_software_quant:
                # Pad partition count to valid quantize_mx size {32, 64, 96, 128}.
                # Extra zero-padded partitions are harmless: downstream weight is zero-padded.
                qmx_I_pdim_sz = pad_to_valid_qmx_partitions(cur_I_pdim_sz)
                nisa.quantize_mx(
                    src=out_sb[:qmx_I_pdim_sz, tile_i, tile_T_slice, :],
                    dst=out_quant_sb[:qmx_I_pdim_sz, tile_i, tile_T_slice],
                    dst_scale=out_scale_sb[:qmx_I_pdim_sz, tile_i, tile_T_slice],
                )

    if is_software_quant:
        # ROW_MX and STATIC_MX: return bf16 gate*up result for external quantization
        return out_sb, None
    return out_quant_sb, out_scale_sb


def load_gate_up_weight_scale_bias(
    weight: nl.NkiTensor,
    scale: nl.NkiTensor,
    bias: Optional[nl.NkiTensor],
    expert_idx: int,
    gate_or_up_idx: int,
    H: int,
    n_I512_tiles_local: int,
    I_local: int,
    I_offset: int,
    I_local_padded: int = 0,
    skip_scale_load: bool = False,
) -> tuple[nl.NkiTensor, nl.NkiTensor, Optional[nl.NkiTensor]]:
    """
    Load gate or up projection weight, scale, and bias (optional) for one expert using static DMA.

    When executed with LNC=2, weights and scales are sharded on I/512 tiles dimension (tile-based sharding).
    This ensures alignment with down_projection_mx which also uses tile-based I-sharding.

    Args:
        weight (nl.NkiTensor): [E_L, 128_H, 2, H/512, I], Gate or up projection weight tensor from HBM
            (fused gate/up weights), 4_H packed in x4 dtype.
        scale (nl.NkiTensor): [E_L, 16_H, 2, H/512, I], Gate or up projection MX scale tensor from HBM
            (fused gate/up scales), uint8 MX scales.
        bias (Optional[nl.NkiTensor]): [E_L, 128_I, 2, I/512, 4_I], Optional gate or up projection bias
            tensor from HBM (fused gate/up biases).
        expert_idx (int): Index of the current expert to load.
        gate_or_up_idx (int): Index to select gate (0) or up (1) projection from fused tensor.
        H (int): Hidden dimension size.
        n_I512_tiles_local (int): Number of I/512 tiles for this NC (may differ between NCs for odd tile counts).
        I_local (int): Local intermediate dimension size for this NC.
        I_offset (int): Starting I offset for this NC's tiles.
        I_local_padded (int): Padded I_local (nearest multiple of 8). If 0, defaults to I_local (no padding).

    Returns:
        weight_sb (nl.NkiTensor): [128_H, H/512, I_local_padded], Weight in SBUF (4_H packed in x4 dtype).
        scale_sb (nl.NkiTensor): [128_H, H/512, I_local_padded], Scales in SBUF (in leading 4P of each SBUF quadrant).
        bias_sb (Optional[nl.NkiTensor]): [128_I, n_I512_tiles_local, 4_I], Bias in SBUF (None when bias not provided).

    Notes:
        - Uses tile-based I-sharding to align with down_projection_mx
        - NC0 gets first n_I512_tiles_local tiles, NC1 gets the rest
        - Based on experiments, static DMA demonstrates better performance
    """

    # Calculate shapes / tiling
    I_buf = I_local_padded if I_local_padded > 0 else I_local
    kernel_assert(
        I_buf % MIN_MATMULT_MX_P_DIM == 0,
        f"Expected I_local (padded) divisible by {MIN_MATMULT_MX_P_DIM} for nc_matmul_mx even free-dim constraint, got {I_buf=}.",
    )
    needs_padding = I_buf > I_local
    pmax = nl.tile_size.pmax
    TILE_H, n_H512_tiles = pmax, H // MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM
    TILE_I, I_4 = pmax, _q_width
    weight_sb_shape = (TILE_H, n_H512_tiles, I_buf)
    bias_sb_shape = (TILE_I, n_I512_tiles_local, I_4)
    is_bias = bias != None

    # Allocate buffers
    # SW quant: skip_scale_load=True, scale_sb=None (caller uses shared 2D dummy tile instead)
    base_weight = weight
    # PROTOTYPE prefetch: if the caller pre-loaded a (gate/up) weight into SBUF early
    # (to overlap the DMA with attention), pop the oldest enqueued buffer for this
    # gate/up index and reuse it, skipping the alloc+DMA. FIFO == sequential per-layer
    # prefetch-then-consume; layout identical (see prefetch_gate_up_weight_sb).
    _fifo = _GATE_UP_PREFETCH_FIFO.get(gate_or_up_idx) or []
    # NOTE: sharing ONE layer-invariant buffer across all 36 layers (peek instead of pop, legal
    # when expert_gate_up_weights.shape[0] != num_layers) passes golden at L=2 but does NOT execute
    # at L36 -- `kmgr_exec ... error: 1004`. Long-lived SBUF ranges spanning many layers break
    # execution in this mega kernel; a depth-2 variant also regressed +0.53 ms. Pop per layer.
    _pref = _fifo.pop(0) if _fifo else None
    if _pref is not None:
        weight_sb = _pref.view(weight.dtype)
    else:
        weight_sb = nl.ndarray(weight_sb_shape, dtype=base_weight.dtype, buffer=nl.sbuf)
        # Load weight: index expert and gate/up, then slice I dimension using tile-based offset
        # Shape: [E_L, 128_H, 2, H/512, I] -> [128_H, H/512, I_local] -> padded to [128_H, H/512, I_buf]
        weight_view = (
            base_weight.select(dim=0, index=expert_idx)
            .select(dim=1, index=gate_or_up_idx)
            .slice(dim=2, start=I_offset, end=I_offset + I_local)
        )
        if needs_padding:
            nisa.memset(dst=weight_sb[...], value=0, engine=nisa.gpsimd_engine)
            nisa.dma_copy(src=weight_view, dst=weight_sb[:, :, :I_local], dge_mode=moe_load_dge_mode())
        else:
            nisa.dma_copy(src=weight_view, dst=weight_sb[...], dge_mode=moe_load_dge_mode())
        weight_sb = weight_sb.view(weight.dtype)
    scale_dtype = nl.uint8 if skip_scale_load else scale.dtype
    # PACK64: scale lives in 64 partitions with the 4_I factor folded out of the free dim, so the
    # buffer is (128, n_H512, I/4) instead of weight_sb_shape -- 4x less SBUF per partition.
    _scale_sb_shape = (TILE_H, n_H512_tiles, I_buf // _q_width) if _SCALE_PACK64 else weight_sb_shape
    scale_sb = None if skip_scale_load else nl.ndarray(_scale_sb_shape, dtype=scale_dtype, buffer=nl.sbuf)
    bias_sb = nl.ndarray(bias_sb_shape, dtype=bias.dtype, buffer=nl.sbuf) if is_bias else None

    """
    Load scale: index expert and gate/up, then slice I dimension using tile-based offset.
    Shape: [E_L, 16_H, 2, H/512, I] -> [16_H, H/512, I_local]
    Scale layout: 16 partitions map to partitions [0-3, 32-35, 64-67, 96-99] in 128-partition buffer.
    Skipped when skip_scale_load=True (SW quant): caller passes a shared 2D [128, F] dummy tile directly.
    """
    if not skip_scale_load:
        n_scale_partitions = TILE_H // _q_height
        n_quadrants_needed = div_ceil(n_scale_partitions, SCALE_P_ELEM_PER_QUADRANT)

        if needs_padding:
            nisa.memset(dst=scale_sb[...], value=0.0, engine=nisa.gpsimd_engine)

        # The 4 per-quadrant DMAs are STRUCTURALLY REQUIRED: the scale must land 4-per-quadrant at
        # SBUF partitions [0-3,32-35,64-67,96-99], and a 32-partition destination stride cannot be
        # expressed either way -- reshape_dim on the partition dim is rejected ("Partition dim cannot
        # be reshaped") and .ap() asserts "Partition step must equal tensor free dimension size".
        # What IS removable is the I-tiling: at I=3072 the 1024-element tile splits each quadrant
        # load into 3, giving 12 DMAs per gate/up (24/layer). One tile per quadrant -> 4 (8/layer).
        DMA_FREE_DIM_TILE = I_local if _SCALE_1TRIG else 1024
        n_I_tiles = div_ceil(I_local, DMA_FREE_DIM_TILE)

        if _SCALE_PACK64:
            # PACK64 is a CO-DESIGN with the caller's HBM layout, so verify the layout at trace
            # time rather than emitting a DMA that reads out of bounds (or, worse, one that
            # compiles and computes garbage -- see the extent note at the top of this module).
            #   unpacked [E_L, 16, 2,  H/512, I  ] -> shape[1:3] == (16, 2)
            #   packed   [E_L, 2,  64, H/512, I/4] -> shape[1:3] == (2, 64)
            kernel_assert(
                scale.shape[1] == 2 and scale.shape[2] == SCALE_P_ELEM_PER_QUADRANT * _q_width * 4,
                f"VLLM_NEURON_MEGA_SCALE_PACK64 is enabled (it is ON by default) but the gate/up MX "
                f"scale has the UNPACKED layout {tuple(scale.shape)}. Either remap the HBM scale to "
                f"[E_L, 2, 64, H/512, I/4] (see pack64_gate_up_scale() in test/utils/mx_utils.py) or "
                f"set VLLM_NEURON_MEGA_SCALE_PACK64=0.",
            )
            # PACK64: HBM is [E_L, 2, 64, H/512, I/4]; per quadrant copy 16 contiguous rows into
            # SBUF partitions 16q..16q+15 (offsets {0,4,8,12} x 4 rows). 4 DMAs, one per quadrant,
            # each [16 P, n_H512 * I/4 B] -- same bytes as the 4 x [4 P, n_H512 * I B] it replaces.
            _n_pack_p = SCALE_P_ELEM_PER_QUADRANT * _q_width  # 16 rows per quadrant
            for quadrant_idx in nl.affine_range(n_quadrants_needed):
                pack_view = (
                    scale.select(dim=0, index=expert_idx)
                    .select(dim=0, index=gate_or_up_idx)
                    .slice(dim=0, start=_n_pack_p * quadrant_idx, end=_n_pack_p * (quadrant_idx + 1))
                )
                nisa.dma_copy(
                    src=pack_view,
                    dst=scale_sb[nl.ds(SBUF_QUADRANT_SIZE * quadrant_idx, _n_pack_p), :, :],
                    dge_mode=nisa.dge_mode.none,
                    name=dma_name(f"gu_scale_e{expert_idx}_{gate_or_up_idx}_q{quadrant_idx}"),
                )
        else:
            for quadrant_idx in nl.affine_range(n_quadrants_needed):
                for i_tile_idx in nl.affine_range(n_I_tiles):
                    i_start = i_tile_idx * DMA_FREE_DIM_TILE
                    i_size = min(DMA_FREE_DIM_TILE, I_local - i_start)
                    scale_view = (
                        scale.select(dim=0, index=expert_idx)
                        .slice(
                            dim=0,
                            start=SCALE_P_ELEM_PER_QUADRANT * quadrant_idx,
                            end=SCALE_P_ELEM_PER_QUADRANT * (quadrant_idx + 1),
                        )
                        .select(dim=1, index=gate_or_up_idx)
                        .slice(dim=2, start=I_offset + i_start, end=I_offset + i_start + i_size)
                    )
                    nisa.dma_copy(
                        src=scale_view,
                        dst=scale_sb[
                            nl.ds(SBUF_QUADRANT_SIZE * quadrant_idx, SCALE_P_ELEM_PER_QUADRANT),
                            :,
                            i_start : i_start + i_size,
                        ],
                        dge_mode=nisa.dge_mode.none,
                        name=dma_name(f"gu_scale_e{expert_idx}_{gate_or_up_idx}_q{quadrant_idx}_i{i_tile_idx}"),
                    )

    tile_offset = I_offset // MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM

    # Load bias: index expert and gate/up, then slice I/512 tiles based on tile ownership
    # Shape: [E_L, I_p, 2, I/512, 4_I] -> [I_p, n_I512_tiles_local, 4_I] -> padded to [128_I, n_I512_tiles_local, 4_I]
    if is_bias:
        I_p_bias_in_hbm = bias.shape[1]

        if I_p_bias_in_hbm < TILE_I:
            nisa.memset(dst=bias_sb[...], value=0.0, engine=nisa.gpsimd_engine)

        bias_view = (
            bias.select(dim=0, index=expert_idx)
            .select(dim=1, index=gate_or_up_idx)
            .slice(dim=1, start=tile_offset, end=tile_offset + n_I512_tiles_local)
        )
        nisa.dma_copy(
            src=bias_view,
            dst=bias_sb[:I_p_bias_in_hbm, :, :],
            dge_mode=nisa.dge_mode.none,
            name=dma_name(f"gu_bias_e{expert_idx}_{gate_or_up_idx}"),
        )

    return weight_sb, scale_sb, bias_sb


def _clamp_tensor(
    tensor: nl.NkiTensor,
    clamp_upper_limit: Optional[float],
    clamp_lower_limit: Optional[float],
) -> None:
    """
    Apply optional clamping to a tensor in-place.

    Args:
        tensor (nl.NkiTensor): Tensor slice to clamp.
        clamp_upper_limit (Optional[float]): Upper clamp limit (None to skip).
        clamp_lower_limit (Optional[float]): Lower clamp limit (None to skip).

    Returns:
        None. Tensor is clamped in-place.
    """
    if clamp_upper_limit != None or clamp_lower_limit != None:
        nisa.tensor_scalar(
            dst=tensor,
            data=tensor,
            op0=nl.minimum if clamp_upper_limit != None else None,
            operand0=clamp_upper_limit,
            op1=nl.maximum if clamp_lower_limit != None else None,
            operand1=clamp_lower_limit,
        )


def _projection_matmul_mx(
    out_psum_lst: list,
    weight_sb: nl.NkiTensor,
    weight_scale_sb: nl.NkiTensor,
    input_quant_sb: nl.NkiTensor,
    input_scale_sb: nl.NkiTensor,
    tile_T_slice,
    tile_T_actual: int,
    n_H512_tiles: int,
    n_total_I512_tiles: int,
    I_local: int,
    is_software_quant: bool = False,
) -> None:
    """
    Perform MX matmul accumulation over H tiles and I tiles.
    Loop order: H → I → 4_I for better input tensor reuse with larger T.

    Args:
        out_psum_lst (list): List of PSUM buffers, one per I512 tile.
        weight_sb (nl.NkiTensor): [128_H, H/512, I], Weight tensor in SBUF.
        weight_scale_sb (nl.NkiTensor): [128_H, H/512, I] normally, or [128, I] when is_software_quant
            (shared 2D dummy tile).
        input_quant_sb (nl.NkiTensor): [128_H, H/512, T], Quantized input in SBUF.
        input_scale_sb (nl.NkiTensor): [128_H, H/512, T], Input scale in SBUF.
        tile_T_slice: T dimension slice descriptor.
        tile_T_actual (int): Actual T tile size (may be < 256 for last tile).
        n_H512_tiles (int): Number of H/512 tiles.
        n_total_I512_tiles (int): Number of I/512 tiles.
        I_local (int): Local intermediate dimension size.
        is_software_quant (bool): When True, weight_scale_sb is a 2D dummy tile indexed
            as [:, :cur_I128_tile_sz] instead of the normal 3D [:, tile_h, slice].

    Returns:
        None. Results are accumulated in-place into out_psum_lst buffers.
    """
    for tile_h in range(n_H512_tiles):
        for tile_i in range(n_total_I512_tiles):
            cur_tile_I_size = min(
                MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM, I_local - tile_i * MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM
            )
            cur_I128_tile_sz = cur_tile_I_size // _q_width
            for q_width_I_idx in range(_q_width):
                weight_I_offset = tile_i * MAX_MATMULT_MX_UNPACKED_CONTRACT_DIM + q_width_I_idx * cur_I128_tile_sz
                weight_I_slice = nl.ds(weight_I_offset, cur_I128_tile_sz)
                # PACK64: the 4_I factor lives in PARTITIONS (offsets {0,4,8,12}) instead of the
                # free dim, so this group's scale is 4 rows at base partition 4*q_width_I_idx and the
                # free index collapses from (tile_i*512 + k*128) to tile_i*cur_I128_tile_sz.
                # Verified to emit `%mem[d0 + 4k, d1]` with partition extent 4.
                if _SCALE_PACK64 and not is_software_quant:
                    _p_base = SCALE_P_ELEM_PER_QUADRANT * q_width_I_idx  # 0, 4, 8, 12
                    _p_ext = {
                        "4": SCALE_P_ELEM_PER_QUADRANT,  # one quadrant's rows
                        "quad": SBUF_QUADRANT_SIZE,  # one quadrant of extent
                        "rest": nl.tile_size.pmax - _p_base,  # spans all 4 quadrants
                    }[_SCALE_PACK64_EXT]
                    _s_ap = weight_scale_sb[
                        nl.ds(_p_base, _p_ext),
                        tile_h,
                        nl.ds(tile_i * cur_I128_tile_sz, cur_I128_tile_sz),
                    ]
                elif is_software_quant:
                    _s_ap = weight_scale_sb[:, :cur_I128_tile_sz]
                else:
                    _s_ap = weight_scale_sb[:, tile_h, weight_I_slice]
                nisa.nc_matmul_mx(
                    dst=out_psum_lst[tile_i][:cur_I128_tile_sz, q_width_I_idx, :tile_T_actual],
                    stationary=weight_sb[:, tile_h, weight_I_slice],
                    moving=input_quant_sb[:, tile_h, tile_T_slice],
                    stationary_scale=_s_ap,
                    moving_scale=input_scale_sb[:, tile_h, tile_T_slice],
                )
