<html>
<head><meta charset="utf-8"><title>Pointer tagging for x86 systems · t-lang/wg-unsafe-code-guidelines · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://zulip-archive.rust-lang.org/stream/136281-t-lang/wg-unsafe-code-guidelines/index.html">t-lang/wg-unsafe-code-guidelines</a></h2>
<h3>Topic: <a href="https://zulip-archive.rust-lang.org/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer.20tagging.20for.20x86.20systems.html">Pointer tagging for x86 systems</a></h3>

<hr>

<base href="https://rust-lang.zulipchat.com">

<head><link href="https://zulip-archive.rust-lang.org/style.css" rel="stylesheet"></head>

<a name="276902476"></a>
<h4><a href="https://rust-lang.zulipchat.com#narrow/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer%20tagging%20for%20x86%20systems/near/276902476" class="zl"><img src="https://zulip-archive.rust-lang.org/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> cuviper <a href="https://zulip-archive.rust-lang.org/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer.20tagging.20for.20x86.20systems.html#276902476">(Mar 28 2022 at 16:56)</a>:</h4>
<p>I'm not sure if this has already been discussed, but I just learned that AMD has "upper address ignore" (UAI)<br>
<a href="https://lwn.net/SubscriberLink/888914/ee7996817255fc1e/">https://lwn.net/SubscriberLink/888914/ee7996817255fc1e/</a></p>



<a name="276902637"></a>
<h4><a href="https://rust-lang.zulipchat.com#narrow/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer%20tagging%20for%20x86%20systems/near/276902637" class="zl"><img src="https://zulip-archive.rust-lang.org/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> cuviper <a href="https://zulip-archive.rust-lang.org/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer.20tagging.20for.20x86.20systems.html#276902637">(Mar 28 2022 at 16:57)</a>:</h4>
<p>oh, Intel has "Linear Address Masking" (LAM) too</p>



<a name="276906252"></a>
<h4><a href="https://rust-lang.zulipchat.com#narrow/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer%20tagging%20for%20x86%20systems/near/276906252" class="zl"><img src="https://zulip-archive.rust-lang.org/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Gankra <a href="https://zulip-archive.rust-lang.org/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer.20tagging.20for.20x86.20systems.html#276906252">(Mar 28 2022 at 17:26)</a>:</h4>
<p>oh nice, ARM has similar stuff for high-bits, and Morello (ARM CHERI) supports them. I am however fuzzy on to what extent a programmer needs to intentionally interop with them and to what extent the cpu/compiler can automagic use them.</p>



<a name="276906418"></a>
<h4><a href="https://rust-lang.zulipchat.com#narrow/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer%20tagging%20for%20x86%20systems/near/276906418" class="zl"><img src="https://zulip-archive.rust-lang.org/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Thom Chiovoloni <a href="https://zulip-archive.rust-lang.org/stream/136281-t-lang/wg-unsafe-code-guidelines/topic/Pointer.20tagging.20for.20x86.20systems.html#276906418">(Mar 28 2022 at 17:27)</a>:</h4>
<p>Pointerauth is compiler automagic. TBI is cpu magic but generally needs OS support, note that on android TBI is done in such a way that the top byte can never be overwritten by userspace (since you can't get it back): <a href="https://source.android.com/devices/tech/debug/tagged-pointers">https://source.android.com/devices/tech/debug/tagged-pointers</a></p>



<hr><p>Last updated: Apr 12 2022 at 20:01 UTC</p>
</html>