INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac_generator
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv:110]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_axi_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spidac
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:74]
INFO: [VRFC 10-2458] undeclared symbol last_bit, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol wave_select, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv:64]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_decoder
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:35]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:37]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:41]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:42]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:47]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:51]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:52]
INFO: [VRFC 10-2458] undeclared symbol read_ready, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_samples_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
INFO: [VRFC 10-2458] undeclared symbol d0, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
INFO: [VRFC 10-2458] undeclared symbol sync, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:88]
INFO: [VRFC 10-2458] undeclared symbol fin, assumed default net type wire [C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv:89]
