#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Nov 08 18:56:57 2024
# Process ID: 10212
# Log file: D:/project/merge/add_special_btn/fpga1/planAhead_run_1/planAhead.log
# Journal file: D:/project/merge/add_special_btn/fpga1/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/project/merge/add_special_btn/fpga1/pa.fromHdl.tcl
# create_project -name fpga1 -dir "D:/project/merge/add_special_btn/fpga1/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "setpin.ucf" [current_fileset -constrset]
Adding file 'D:/project/merge/add_special_btn/fpga1/setpin.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {lhod_game.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {edetect.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VGA.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {split8x4x4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {game_logic.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {setpin.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/xillinx/data/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/project/merge/add_special_btn/fpga1/VGA.vhd" into library work
Parsing VHDL file "D:/project/merge/add_special_btn/fpga1/lhod_game.vhd" into library work
Parsing VHDL file "D:/project/merge/add_special_btn/fpga1/main.vhf" into library work
Loading clock regions from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/xillinx/data/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/project/merge/add_special_btn/fpga1/setpin.ucf]
Finished Parsing UCF File [D:/project/merge/add_special_btn/fpga1/setpin.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: fa242d64
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  B]]
startgroup
set_property package_pin P123 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  is_pause_in]]
startgroup
set_property package_pin P121 [get_ports pb1]
endgroup
startgroup
set_property package_pin P119 [get_ports pb2]
endgroup
startgroup
set_property package_pin P116 [get_ports pb3]
endgroup
startgroup
set_property package_pin P116 [get_ports pb3]
endgroup
startgroup
set_property package_pin P117 [get_ports pb3_to_fpga2]
endgroup
startgroup
set_property package_pin P114 [get_ports pb4]
endgroup
set_property package_pin "" [get_ports [list  reset_count_to_fpga2]]
save_constraints
startgroup
set_property package_pin P143 [get_ports {game_state_to_fpga2[1]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {game_state_to_fpga2[0]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {time_remain_in[7]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {time_remain_in[6]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {time_remain_in[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {time_remain_in[4]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {time_remain_in[3]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {time_remain_in[2]}]
endgroup
startgroup
set_property package_pin P22 [get_ports {time_remain_in[1]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {time_remain_in[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports clk]
endgroup
startgroup
set_property package_pin P11 [get_ports G]
endgroup
startgroup
set_property package_pin P7 [get_ports HSYNC]
endgroup
startgroup
set_property package_pin P126 [get_ports is_pause_in]
endgroup
startgroup
set_property package_pin P14 [get_ports R]
endgroup
startgroup
set_property package_pin P141 [get_ports reset_count_to_fpga2]
endgroup
startgroup
set_property package_pin P5 [get_ports VSYNC]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/project/merge/add_special_btn/fpga1\planAhead_pid10212.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 08 19:08:30 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
