<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>CIDDLLA</title><link rel="Prev" href="cd2.htm" title="Previous" /><link rel="Next" href="ciddllb.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/c.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pJJaoz0zrEEF_002fRsoW2WoyWg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/ciddlla.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1367242">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1367242">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="c.htm#1367242">C</a> &gt; CIDDLLA</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1367242" class="Heading3"><span></span>CIDDLLA</h4><h5 id="ww1367243" class="Heading4"><span></span>Clock Injection Delay Removal</h5><p id="ww1367244" class="Body"><span></span>Architectures Supported:</p><div id="ww1367246" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP2/M</div><div id="ww1387107" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeSC/M</div><div class="ww_skin_page_overflow"><p id="ww1367250" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/ciddlla.gif" width="100%" style="display: block; left: 0.0pt; max-height: 247px; max-width: 221px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1367921" class="Body"><span></span>INPUTS: CLKI, CLKFB, RSTN, ALUHOLD, SMIADDR9, SMIADDR8, SMIADDR7, SMIADDR6, SMIADDR5, SMIADDR4, SMIADDR3, SMIADDR2, SMIADDR1, SMIADDR0, SMIRD, SMIWR, SMICLK, SMIWDATA, SMIRSTN </p><p id="ww1367252" class="Body"><span></span>OUTPUTS: CLKOP, CLKOS, LOCK, SMIRDATA </p><p id="ww1367254" class="Body"><span></span>ATTRIBUTES: </p><p id="ww1369406" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026722" title="List of Primitive-Specific HDL Attributes">CLKOP_PHASE</a></span>: 0 (default), 90, 180, 270, 360</p><p id="ww1374979" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026867" title="List of Primitive-Specific HDL Attributes">CLKOS_PHASE</a></span>: 360 + (0, 11, 22, 45) (default: 360)</p><p id="ww1374983" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026825" title="List of Primitive-Specific HDL Attributes">CLKOS_FPHASE</a></span>: 0 (default), 11, 22, 45</p><p id="ww1374987" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026694" title="List of Primitive-Specific HDL Attributes">CLKOP_DUTY50</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1369410" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026783" title="List of Primitive-Specific HDL Attributes">CLKOS_DUTY50</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1374538" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026584" title="List of Primitive-Specific HDL Attributes">CLKI_DIV</a></span>: 1 (default), 2, 4</p><p id="ww1374999" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026769" title="List of Primitive-Specific HDL Attributes">CLKOS_DIV</a></span>: 1 (default), 2, 4</p><p id="ww1375047" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1375051" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026811" title="List of Primitive-Specific HDL Attributes">CLKOS_FDEL_ADJ</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1375041" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026434" title="List of Primitive-Specific HDL Attributes">ALU_LOCK_CNT</a></span>: integers 3~15 (default: 3)</p><p id="ww1374675" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026445" title="List of Primitive-Specific HDL Attributes">ALU_UNLOCK_CNT</a></span>: integers 3~15 (default: 3)</p><p id="ww1374595" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027290" title="List of Primitive-Specific HDL Attributes">GLITCH_TOLERANCE</a></span>: integers 0~7 (default: 2 for LatticeECP2/M; 0 for LatticeSC/M)</p><p id="ww1369418" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026423" title="List of Primitive-Specific HDL Attributes">ALU_INIT_CNTVAL</a></span>: 0 (default), 4, 8, 12, 16, 32, 48, 64, 72</p><p id="ww1375108" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027423" title="List of Primitive-Specific HDL Attributes">LOCK_DELAY</a></span>: integers 0~1000 (in ns) (default: 100)</p><p id="ww1375112" class="Body"><span></span>(<span style="font-style: italic">LatticeSC/M only</span>) <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027806" title="List of Primitive-Specific HDL Attributes">SMI_OFFSET</a></span>: 0x400~0x7FF (default: 12â€™h410) </p><p id="ww1375116" class="Body"><span></span>(<span style="font-style: italic">LatticeSC/M only</span>) <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027546" title="List of Primitive-Specific HDL Attributes">MODULE_TYPE</a></span>: "CIDDLLA"</p><p id="ww1372735" class="Body"><span></span>(<span style="font-style: italic">LatticeSC/M only</span>) <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027362" title="List of Primitive-Specific HDL Attributes">IP_TYPE</a></span>: "CIDDLLA"</p><h5 id="ww1367267" class="Heading4"><span></span>Description</h5><p id="ww1367268" class="BodyAfterHead"><span></span>CIDLLA removes the clock tree delay, aligning the external feedback clock to the reference clock. It has a single output coming from the fourth delay block. It features include clock tree insertion removal, N*Tcyc=4*Tdel + Tinj, lock achieved starting from minimum delay, and when it goes through all delay stages, the minimum frequency is 1/(4*Tdel). Its requirements include external feedback only, that you must use all delay cells, a maximum frequency of 700MHz, and a minimum frequency of 100MHz.</p><p id="ww1367269" class="Body"><span></span>For more information, refer to the following technical notes on the Lattice web site:</p><div id="ww1386777" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=19018" target="_blank">TN1098 - LatticeSC sysCLOCK and PLL/DLL Userâ€™s Guide</a></div><div id="ww1386814" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21645" target="_blank">TN1103 - LatticeECP2/M sysCLOCK PLL/DLL Design and Usage Guide</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>