Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 26 10:23:53 2023
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab04_top_timing_summary_routed.rpt -pb Lab04_top_timing_summary_routed.pb -rpx Lab04_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab04_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1474)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (1474)
---------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: sw0 (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: sw1 (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_pisplaySwitch/q_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_pisplaySwitch/q_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_pisplaySwitch/q_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_pisplaySwitch/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_sevseg/U_CT/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_sevseg/U_CT/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_sevseg/U_CT/q_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[10]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[11]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[12]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[13]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[14]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[15]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[16]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[17]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[18]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[19]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[20]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[21]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[22]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[23]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[24]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[26]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[5]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[6]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: U_startSwitch/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d0_disp_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1_disp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3_disp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3_disp_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4_disp_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4_disp_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d5_disp_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: disp_switch_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: disp_switch_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: disp_switch_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: disp_switch_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.109        0.000                      0                  568        0.101        0.000                      0                  568        4.500        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.109        0.000                      0                  568        0.101        0.000                      0                  568        4.500        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min1/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.324ns (21.325%)  route 4.885ns (78.675%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT4 (Prop_lut4_I2_O)        0.124    10.345 r  U_clock/min_pulse/q[3]_i_2/O
                         net (fo=7, routed)           0.476    10.820    U_clock/U_min1/enb_m1
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.944 r  U_clock/U_min1/q[3]_i_1__2/O
                         net (fo=4, routed)           0.577    11.521    U_clock/U_min1/q[3]_i_1__2_n_0
    SLICE_X8Y106         FDRE                                         r  U_clock/U_min1/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.508    14.930    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  U_clock/U_min1/q_reg[0]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.524    14.630    U_clock/U_min1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min1/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.324ns (21.325%)  route 4.885ns (78.675%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT4 (Prop_lut4_I2_O)        0.124    10.345 r  U_clock/min_pulse/q[3]_i_2/O
                         net (fo=7, routed)           0.476    10.820    U_clock/U_min1/enb_m1
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.944 r  U_clock/U_min1/q[3]_i_1__2/O
                         net (fo=4, routed)           0.577    11.521    U_clock/U_min1/q[3]_i_1__2_n_0
    SLICE_X8Y106         FDRE                                         r  U_clock/U_min1/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.508    14.930    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  U_clock/U_min1/q_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.524    14.630    U_clock/U_min1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min1/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.324ns (21.325%)  route 4.885ns (78.675%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT4 (Prop_lut4_I2_O)        0.124    10.345 r  U_clock/min_pulse/q[3]_i_2/O
                         net (fo=7, routed)           0.476    10.820    U_clock/U_min1/enb_m1
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.944 r  U_clock/U_min1/q[3]_i_1__2/O
                         net (fo=4, routed)           0.577    11.521    U_clock/U_min1/q[3]_i_1__2_n_0
    SLICE_X8Y106         FDRE                                         r  U_clock/U_min1/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.508    14.930    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  U_clock/U_min1/q_reg[2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.524    14.630    U_clock/U_min1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min1/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 1.324ns (21.325%)  route 4.885ns (78.675%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT4 (Prop_lut4_I2_O)        0.124    10.345 r  U_clock/min_pulse/q[3]_i_2/O
                         net (fo=7, routed)           0.476    10.820    U_clock/U_min1/enb_m1
    SLICE_X8Y106         LUT6 (Prop_lut6_I5_O)        0.124    10.944 r  U_clock/U_min1/q[3]_i_1__2/O
                         net (fo=4, routed)           0.577    11.521    U_clock/U_min1/q[3]_i_1__2_n_0
    SLICE_X8Y106         FDRE                                         r  U_clock/U_min1/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.508    14.930    U_clock/U_min1/clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  U_clock/U_min1/q_reg[3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y106         FDRE (Setup_fdre_C_R)       -0.524    14.630    U_clock/U_min1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min0/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.520ns (24.929%)  route 4.577ns (75.071%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.116    10.337 r  U_clock/min_pulse/q[3]_i_2__0/O
                         net (fo=5, routed)           0.358    10.695    U_clock/U_min0/E[0]
    SLICE_X9Y108         LUT6 (Prop_lut6_I5_O)        0.328    11.023 r  U_clock/U_min0/q[3]_i_1__1/O
                         net (fo=4, routed)           0.387    11.410    U_clock/U_min0/q[3]_i_1__1_n_0
    SLICE_X9Y108         FDRE                                         r  U_clock/U_min0/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.507    14.929    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  U_clock/U_min0/q_reg[0]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    14.724    U_clock/U_min0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min0/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.520ns (24.929%)  route 4.577ns (75.071%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.116    10.337 r  U_clock/min_pulse/q[3]_i_2__0/O
                         net (fo=5, routed)           0.358    10.695    U_clock/U_min0/E[0]
    SLICE_X9Y108         LUT6 (Prop_lut6_I5_O)        0.328    11.023 r  U_clock/U_min0/q[3]_i_1__1/O
                         net (fo=4, routed)           0.387    11.410    U_clock/U_min0/q[3]_i_1__1_n_0
    SLICE_X9Y108         FDRE                                         r  U_clock/U_min0/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.507    14.929    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  U_clock/U_min0/q_reg[1]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    14.724    U_clock/U_min0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min0/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.520ns (24.929%)  route 4.577ns (75.071%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.116    10.337 r  U_clock/min_pulse/q[3]_i_2__0/O
                         net (fo=5, routed)           0.358    10.695    U_clock/U_min0/E[0]
    SLICE_X9Y108         LUT6 (Prop_lut6_I5_O)        0.328    11.023 r  U_clock/U_min0/q[3]_i_1__1/O
                         net (fo=4, routed)           0.387    11.410    U_clock/U_min0/q[3]_i_1__1_n_0
    SLICE_X9Y108         FDRE                                         r  U_clock/U_min0/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.507    14.929    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  U_clock/U_min0/q_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    14.724    U_clock/U_min0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_min0/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.520ns (24.929%)  route 4.577ns (75.071%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT3 (Prop_lut3_I0_O)        0.116    10.337 r  U_clock/min_pulse/q[3]_i_2__0/O
                         net (fo=5, routed)           0.358    10.695    U_clock/U_min0/E[0]
    SLICE_X9Y108         LUT6 (Prop_lut6_I5_O)        0.328    11.023 r  U_clock/U_min0/q[3]_i_1__1/O
                         net (fo=4, routed)           0.387    11.410    U_clock/U_min0/q[3]_i_1__1_n_0
    SLICE_X9Y108         FDRE                                         r  U_clock/U_min0/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.507    14.929    U_clock/U_min0/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  U_clock/U_min0/q_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_R)       -0.429    14.724    U_clock/U_min0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/nolabel_line45/am_pm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.448ns (23.213%)  route 4.790ns (76.787%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT4 (Prop_lut4_I2_O)        0.124    10.345 r  U_clock/min_pulse/q[3]_i_2/O
                         net (fo=7, routed)           0.486    10.831    U_clock/hr_pulse/enb_m1
    SLICE_X10Y106        LUT4 (Prop_lut4_I1_O)        0.124    10.955 r  U_clock/hr_pulse/h0[3]_i_4/O
                         net (fo=6, routed)           0.471    11.426    U_clock/nolabel_line45/h0_reg[3]_2
    SLICE_X11Y105        LUT3 (Prop_lut3_I0_O)        0.124    11.550 r  U_clock/nolabel_line45/am_pm[0]_i_1/O
                         net (fo=1, routed)           0.000    11.550    U_clock/nolabel_line45/am_pm[0]_i_1_n_0
    SLICE_X11Y105        FDRE                                         r  U_clock/nolabel_line45/am_pm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.511    14.933    U_clock/nolabel_line45/clk_IBUF_BUFG
    SLICE_X11Y105        FDRE                                         r  U_clock/nolabel_line45/am_pm_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)        0.029    15.186    U_clock/nolabel_line45/am_pm_reg[0]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 U_clock/U_per/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/nolabel_line45/h0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 1.448ns (23.147%)  route 4.808ns (76.853%))
  Logic Levels:           8  (LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.710     5.312    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  U_clock/U_per/q_reg[10]/Q
                         net (fo=2, routed)           0.860     6.628    U_clock/U_per/q_reg[10]
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.752 f  U_clock/U_per/q[3]_i_7/O
                         net (fo=1, routed)           0.562     7.313    U_clock/U_per/q[3]_i_7_n_0
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.124     7.437 f  U_clock/U_per/q[3]_i_4__0/O
                         net (fo=1, routed)           0.444     7.881    U_clock/U_per/q[3]_i_4__0_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.005 r  U_clock/U_per/q[3]_i_2__2/O
                         net (fo=6, routed)           0.446     8.451    U_clock/U_sec0/E[0]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  U_clock/U_sec0/q[3]_i_2__1/O
                         net (fo=7, routed)           0.682     9.257    U_clock/U_sec1/E[0]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.124     9.381 r  U_clock/U_sec1/q[3]_i_4/O
                         net (fo=2, routed)           0.840    10.221    U_clock/min_pulse/q_reg[3]
    SLICE_X8Y108         LUT4 (Prop_lut4_I2_O)        0.124    10.345 r  U_clock/min_pulse/q[3]_i_2/O
                         net (fo=7, routed)           0.486    10.831    U_clock/hr_pulse/enb_m1
    SLICE_X10Y106        LUT4 (Prop_lut4_I1_O)        0.124    10.955 r  U_clock/hr_pulse/h0[3]_i_4/O
                         net (fo=6, routed)           0.489    11.444    U_clock/nolabel_line45/h0_reg[3]_2
    SLICE_X10Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.568 r  U_clock/nolabel_line45/h0[3]_i_1/O
                         net (fo=1, routed)           0.000    11.568    U_clock/nolabel_line45/h0[3]_i_1_n_0
    SLICE_X10Y105        FDRE                                         r  U_clock/nolabel_line45/h0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.511    14.933    U_clock/nolabel_line45/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  U_clock/nolabel_line45/h0_reg[3]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X10Y105        FDRE (Setup_fdre_C_D)        0.079    15.236    U_clock/nolabel_line45/h0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  3.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_startSwitch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_startSwitch/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  U_startSwitch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  U_startSwitch/q_reg[14]/Q
                         net (fo=3, routed)           0.127     1.814    U_startSwitch/q_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  U_startSwitch/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.971    U_startSwitch/q_reg[12]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  U_startSwitch/q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.024    U_startSwitch/q_reg[16]_i_1__1_n_7
    SLICE_X6Y100         FDRE                                         r  U_startSwitch/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  U_startSwitch/q_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    U_startSwitch/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_clock/U_per/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_per/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.605     1.524    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_clock/U_per/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_clock/U_per/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.786    U_clock/U_per/q_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  U_clock/U_per/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.946    U_clock/U_per/q_reg[0]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  U_clock/U_per/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    U_clock/U_per/q_reg[4]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  U_clock/U_per/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  U_clock/U_per/q_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U_clock/U_per/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_startSwitch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_startSwitch/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  U_startSwitch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  U_startSwitch/q_reg[14]/Q
                         net (fo=3, routed)           0.127     1.814    U_startSwitch/q_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  U_startSwitch/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.971    U_startSwitch/q_reg[12]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  U_startSwitch/q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.037    U_startSwitch/q_reg[16]_i_1__1_n_5
    SLICE_X6Y100         FDRE                                         r  U_startSwitch/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  U_startSwitch/q_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    U_startSwitch/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_clock/U_per/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_per/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.605     1.524    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_clock/U_per/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_clock/U_per/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.786    U_clock/U_per/q_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  U_clock/U_per/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.946    U_clock/U_per/q_reg[0]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  U_clock/U_per/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    U_clock/U_per/q_reg[4]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  U_clock/U_per/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  U_clock/U_per/q_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U_clock/U_per/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_startSwitch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_startSwitch/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  U_startSwitch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  U_startSwitch/q_reg[14]/Q
                         net (fo=3, routed)           0.127     1.814    U_startSwitch/q_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  U_startSwitch/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.971    U_startSwitch/q_reg[12]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  U_startSwitch/q_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.060    U_startSwitch/q_reg[16]_i_1__1_n_6
    SLICE_X6Y100         FDRE                                         r  U_startSwitch/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  U_startSwitch/q_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    U_startSwitch/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_startSwitch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_startSwitch/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  U_startSwitch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  U_startSwitch/q_reg[14]/Q
                         net (fo=3, routed)           0.127     1.814    U_startSwitch/q_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  U_startSwitch/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.971    U_startSwitch/q_reg[12]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.062 r  U_startSwitch/q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.062    U_startSwitch/q_reg[16]_i_1__1_n_4
    SLICE_X6Y100         FDRE                                         r  U_startSwitch/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  U_startSwitch/q_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    U_startSwitch/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_clock/U_per/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_per/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.605     1.524    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_clock/U_per/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_clock/U_per/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.786    U_clock/U_per/q_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  U_clock/U_per/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.946    U_clock/U_per/q_reg[0]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  U_clock/U_per/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    U_clock/U_per/q_reg[4]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  U_clock/U_per/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  U_clock/U_per/q_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U_clock/U_per/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_clock/U_per/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_per/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.605     1.524    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_clock/U_per/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_clock/U_per/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.786    U_clock/U_per/q_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  U_clock/U_per/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.946    U_clock/U_per/q_reg[0]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  U_clock/U_per/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    U_clock/U_per/q_reg[4]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  U_clock/U_per/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  U_clock/U_per/q_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U_clock/U_per/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_startSwitch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_startSwitch/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.604     1.523    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  U_startSwitch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  U_startSwitch/q_reg[14]/Q
                         net (fo=3, routed)           0.127     1.814    U_startSwitch/q_reg[14]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  U_startSwitch/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.971    U_startSwitch/q_reg[12]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.011 r  U_startSwitch/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.011    U_startSwitch/q_reg[16]_i_1__1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  U_startSwitch/q_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.064    U_startSwitch/q_reg[20]_i_1__0_n_7
    SLICE_X6Y101         FDRE                                         r  U_startSwitch/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.868     2.034    U_startSwitch/clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  U_startSwitch/q_reg[20]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134     1.922    U_startSwitch/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_clock/U_per/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock/U_per/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.605     1.524    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_clock/U_per/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_clock/U_per/q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.786    U_clock/U_per/q_reg[3]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  U_clock/U_per/q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.946    U_clock/U_per/q_reg[0]_i_2_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  U_clock/U_per/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    U_clock/U_per/q_reg[4]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  U_clock/U_per/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    U_clock/U_per/q_reg[8]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.872     2.037    U_clock/U_per/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_clock/U_per/q_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    U_clock/U_per/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y117    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[17]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y117    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[18]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y117    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y113    U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U_TSCTL/Inst_TWICtl/dataByte_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y112    U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    U_TSCTL/Inst_TWICtl/addrNData_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    U_TSCTL/tempReg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122    U_clock/min/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122    U_clock/min/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122    U_clock/min/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122    U_clock/min/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y123    U_clock/min/count_reg[16]/C



