#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2765de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2742160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x278c070 .functor NOT 1, L_0x278ec70, C4<0>, C4<0>, C4<0>;
L_0x278ea00 .functor XOR 5, L_0x278e8c0, L_0x278e960, C4<00000>, C4<00000>;
L_0x278eb60 .functor XOR 5, L_0x278ea00, L_0x278eac0, C4<00000>, C4<00000>;
v0x278b3f0_0 .net *"_ivl_10", 4 0, L_0x278eac0;  1 drivers
v0x278b4f0_0 .net *"_ivl_12", 4 0, L_0x278eb60;  1 drivers
v0x278b5d0_0 .net *"_ivl_2", 4 0, L_0x278e820;  1 drivers
v0x278b690_0 .net *"_ivl_4", 4 0, L_0x278e8c0;  1 drivers
v0x278b770_0 .net *"_ivl_6", 4 0, L_0x278e960;  1 drivers
v0x278b8a0_0 .net *"_ivl_8", 4 0, L_0x278ea00;  1 drivers
v0x278b980_0 .var "clk", 0 0;
v0x278ba20_0 .var/2u "stats1", 159 0;
v0x278bae0_0 .var/2u "strobe", 0 0;
v0x278bc30_0 .net "sum_dut", 4 0, L_0x278e640;  1 drivers
v0x278bcf0_0 .net "sum_ref", 4 0, L_0x278c3e0;  1 drivers
v0x278bd90_0 .net "tb_match", 0 0, L_0x278ec70;  1 drivers
v0x278be30_0 .net "tb_mismatch", 0 0, L_0x278c070;  1 drivers
v0x278bef0_0 .net "x", 3 0, v0x2787840_0;  1 drivers
v0x278bfb0_0 .net "y", 3 0, v0x2787900_0;  1 drivers
L_0x278e820 .concat [ 5 0 0 0], L_0x278c3e0;
L_0x278e8c0 .concat [ 5 0 0 0], L_0x278c3e0;
L_0x278e960 .concat [ 5 0 0 0], L_0x278e640;
L_0x278eac0 .concat [ 5 0 0 0], L_0x278c3e0;
L_0x278ec70 .cmp/eeq 5, L_0x278e820, L_0x278eb60;
S_0x274bd10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2742160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2751950_0 .net *"_ivl_0", 4 0, L_0x278c100;  1 drivers
L_0x7effbd013018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x274f0e0_0 .net *"_ivl_3", 0 0, L_0x7effbd013018;  1 drivers
v0x274c840_0 .net *"_ivl_4", 4 0, L_0x278c260;  1 drivers
L_0x7effbd013060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27870f0_0 .net *"_ivl_7", 0 0, L_0x7effbd013060;  1 drivers
v0x27871d0_0 .net "sum", 4 0, L_0x278c3e0;  alias, 1 drivers
v0x2787300_0 .net "x", 3 0, v0x2787840_0;  alias, 1 drivers
v0x27873e0_0 .net "y", 3 0, v0x2787900_0;  alias, 1 drivers
L_0x278c100 .concat [ 4 1 0 0], v0x2787840_0, L_0x7effbd013018;
L_0x278c260 .concat [ 4 1 0 0], v0x2787900_0, L_0x7effbd013060;
L_0x278c3e0 .arith/sum 5, L_0x278c100, L_0x278c260;
S_0x2787540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2742160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x2787760_0 .net "clk", 0 0, v0x278b980_0;  1 drivers
v0x2787840_0 .var "x", 3 0;
v0x2787900_0 .var "y", 3 0;
E_0x2755650/0 .event negedge, v0x2787760_0;
E_0x2755650/1 .event posedge, v0x2787760_0;
E_0x2755650 .event/or E_0x2755650/0, E_0x2755650/1;
S_0x27879e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2742160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x278aba0_0 .net "c1", 0 0, L_0x278ca40;  1 drivers
v0x278ac60_0 .net "c2", 0 0, L_0x278d230;  1 drivers
v0x278ad70_0 .net "c3", 0 0, L_0x278da10;  1 drivers
v0x278ae60_0 .net "sum", 4 0, L_0x278e640;  alias, 1 drivers
v0x278af00_0 .net "x", 3 0, v0x2787840_0;  alias, 1 drivers
v0x278b060_0 .net "y", 3 0, v0x2787900_0;  alias, 1 drivers
L_0x278cb50 .part v0x2787840_0, 0, 1;
L_0x278cc80 .part v0x2787900_0, 0, 1;
L_0x278d340 .part v0x2787840_0, 1, 1;
L_0x278d470 .part v0x2787900_0, 1, 1;
L_0x278db20 .part v0x2787840_0, 2, 1;
L_0x278dc50 .part v0x2787900_0, 2, 1;
L_0x278e310 .part v0x2787840_0, 3, 1;
L_0x278e440 .part v0x2787900_0, 3, 1;
LS_0x278e640_0_0 .concat8 [ 1 1 1 1], L_0x278c590, L_0x278ceb0, L_0x278d640, L_0x278de30;
LS_0x278e640_0_4 .concat8 [ 1 0 0 0], L_0x278e200;
L_0x278e640 .concat8 [ 4 1 0 0], LS_0x278e640_0_0, LS_0x278e640_0_4;
S_0x2787bc0 .scope module, "fa0" "full_adder" 4 9, 4 15 0, S_0x27879e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x278c480 .functor XOR 1, L_0x278cb50, L_0x278cc80, C4<0>, C4<0>;
L_0x7effbd0130a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x278c590 .functor XOR 1, L_0x278c480, L_0x7effbd0130a8, C4<0>, C4<0>;
L_0x278c650 .functor AND 1, L_0x278cb50, L_0x278cc80, C4<1>, C4<1>;
L_0x278c790 .functor AND 1, L_0x278cb50, L_0x7effbd0130a8, C4<1>, C4<1>;
L_0x278c880 .functor OR 1, L_0x278c650, L_0x278c790, C4<0>, C4<0>;
L_0x278c990 .functor AND 1, L_0x278cc80, L_0x7effbd0130a8, C4<1>, C4<1>;
L_0x278ca40 .functor OR 1, L_0x278c880, L_0x278c990, C4<0>, C4<0>;
v0x2787e50_0 .net *"_ivl_0", 0 0, L_0x278c480;  1 drivers
v0x2787f50_0 .net *"_ivl_10", 0 0, L_0x278c990;  1 drivers
v0x2788030_0 .net *"_ivl_4", 0 0, L_0x278c650;  1 drivers
v0x2788120_0 .net *"_ivl_6", 0 0, L_0x278c790;  1 drivers
v0x2788200_0 .net *"_ivl_8", 0 0, L_0x278c880;  1 drivers
v0x2788330_0 .net "a", 0 0, L_0x278cb50;  1 drivers
v0x27883f0_0 .net "b", 0 0, L_0x278cc80;  1 drivers
v0x27884b0_0 .net "cin", 0 0, L_0x7effbd0130a8;  1 drivers
v0x2788570_0 .net "cout", 0 0, L_0x278ca40;  alias, 1 drivers
v0x2788630_0 .net "sum", 0 0, L_0x278c590;  1 drivers
S_0x2788790 .scope module, "fa1" "full_adder" 4 10, 4 15 0, S_0x27879e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x278ce40 .functor XOR 1, L_0x278d340, L_0x278d470, C4<0>, C4<0>;
L_0x278ceb0 .functor XOR 1, L_0x278ce40, L_0x278ca40, C4<0>, C4<0>;
L_0x278cfb0 .functor AND 1, L_0x278d340, L_0x278d470, C4<1>, C4<1>;
L_0x278d020 .functor AND 1, L_0x278d340, L_0x278ca40, C4<1>, C4<1>;
L_0x278d0c0 .functor OR 1, L_0x278cfb0, L_0x278d020, C4<0>, C4<0>;
L_0x278d180 .functor AND 1, L_0x278d470, L_0x278ca40, C4<1>, C4<1>;
L_0x278d230 .functor OR 1, L_0x278d0c0, L_0x278d180, C4<0>, C4<0>;
v0x27889f0_0 .net *"_ivl_0", 0 0, L_0x278ce40;  1 drivers
v0x2788ad0_0 .net *"_ivl_10", 0 0, L_0x278d180;  1 drivers
v0x2788bb0_0 .net *"_ivl_4", 0 0, L_0x278cfb0;  1 drivers
v0x2788ca0_0 .net *"_ivl_6", 0 0, L_0x278d020;  1 drivers
v0x2788d80_0 .net *"_ivl_8", 0 0, L_0x278d0c0;  1 drivers
v0x2788eb0_0 .net "a", 0 0, L_0x278d340;  1 drivers
v0x2788f70_0 .net "b", 0 0, L_0x278d470;  1 drivers
v0x2789030_0 .net "cin", 0 0, L_0x278ca40;  alias, 1 drivers
v0x27890d0_0 .net "cout", 0 0, L_0x278d230;  alias, 1 drivers
v0x2789200_0 .net "sum", 0 0, L_0x278ceb0;  1 drivers
S_0x2789390 .scope module, "fa2" "full_adder" 4 11, 4 15 0, S_0x27879e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x278d5d0 .functor XOR 1, L_0x278db20, L_0x278dc50, C4<0>, C4<0>;
L_0x278d640 .functor XOR 1, L_0x278d5d0, L_0x278d230, C4<0>, C4<0>;
L_0x278d740 .functor AND 1, L_0x278db20, L_0x278dc50, C4<1>, C4<1>;
L_0x278d7b0 .functor AND 1, L_0x278db20, L_0x278d230, C4<1>, C4<1>;
L_0x278d850 .functor OR 1, L_0x278d740, L_0x278d7b0, C4<0>, C4<0>;
L_0x278d960 .functor AND 1, L_0x278dc50, L_0x278d230, C4<1>, C4<1>;
L_0x278da10 .functor OR 1, L_0x278d850, L_0x278d960, C4<0>, C4<0>;
v0x2789600_0 .net *"_ivl_0", 0 0, L_0x278d5d0;  1 drivers
v0x27896e0_0 .net *"_ivl_10", 0 0, L_0x278d960;  1 drivers
v0x27897c0_0 .net *"_ivl_4", 0 0, L_0x278d740;  1 drivers
v0x27898b0_0 .net *"_ivl_6", 0 0, L_0x278d7b0;  1 drivers
v0x2789990_0 .net *"_ivl_8", 0 0, L_0x278d850;  1 drivers
v0x2789ac0_0 .net "a", 0 0, L_0x278db20;  1 drivers
v0x2789b80_0 .net "b", 0 0, L_0x278dc50;  1 drivers
v0x2789c40_0 .net "cin", 0 0, L_0x278d230;  alias, 1 drivers
v0x2789ce0_0 .net "cout", 0 0, L_0x278da10;  alias, 1 drivers
v0x2789e10_0 .net "sum", 0 0, L_0x278d640;  1 drivers
S_0x2789fa0 .scope module, "fa3" "full_adder" 4 12, 4 15 0, S_0x27879e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x278ddc0 .functor XOR 1, L_0x278e310, L_0x278e440, C4<0>, C4<0>;
L_0x278de30 .functor XOR 1, L_0x278ddc0, L_0x278da10, C4<0>, C4<0>;
L_0x278df30 .functor AND 1, L_0x278e310, L_0x278e440, C4<1>, C4<1>;
L_0x278dfa0 .functor AND 1, L_0x278e310, L_0x278da10, C4<1>, C4<1>;
L_0x278e040 .functor OR 1, L_0x278df30, L_0x278dfa0, C4<0>, C4<0>;
L_0x278e150 .functor AND 1, L_0x278e440, L_0x278da10, C4<1>, C4<1>;
L_0x278e200 .functor OR 1, L_0x278e040, L_0x278e150, C4<0>, C4<0>;
v0x278a1e0_0 .net *"_ivl_0", 0 0, L_0x278ddc0;  1 drivers
v0x278a2e0_0 .net *"_ivl_10", 0 0, L_0x278e150;  1 drivers
v0x278a3c0_0 .net *"_ivl_4", 0 0, L_0x278df30;  1 drivers
v0x278a4b0_0 .net *"_ivl_6", 0 0, L_0x278dfa0;  1 drivers
v0x278a590_0 .net *"_ivl_8", 0 0, L_0x278e040;  1 drivers
v0x278a6c0_0 .net "a", 0 0, L_0x278e310;  1 drivers
v0x278a780_0 .net "b", 0 0, L_0x278e440;  1 drivers
v0x278a840_0 .net "cin", 0 0, L_0x278da10;  alias, 1 drivers
v0x278a8e0_0 .net "cout", 0 0, L_0x278e200;  1 drivers
v0x278aa10_0 .net "sum", 0 0, L_0x278de30;  1 drivers
S_0x278b1f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2742160;
 .timescale -12 -12;
E_0x2755b00 .event anyedge, v0x278bae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x278bae0_0;
    %nor/r;
    %assign/vec4 v0x278bae0_0, 0;
    %wait E_0x2755b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2787540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2755650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2787900_0, 0;
    %assign/vec4 v0x2787840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2742160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278bae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2742160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x278b980_0;
    %inv;
    %store/vec4 v0x278b980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2742160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2787760_0, v0x278be30_0, v0x278bef0_0, v0x278bfb0_0, v0x278bcf0_0, v0x278bc30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2742160;
T_5 ;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2742160;
T_6 ;
    %wait E_0x2755650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278ba20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278ba20_0, 4, 32;
    %load/vec4 v0x278bd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278ba20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278ba20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278ba20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x278bcf0_0;
    %load/vec4 v0x278bcf0_0;
    %load/vec4 v0x278bc30_0;
    %xor;
    %load/vec4 v0x278bcf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278ba20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x278ba20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278ba20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q4j/iter0/response15/top_module.sv";
