/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Fri Nov  7 17:52:32 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkTestbench.h"


/* String declarations */
static std::string const __str_literal_1("\n----------------------------------------", 41u);
static std::string const __str_literal_4("----------------------------------------\n", 41u);
static std::string const __str_literal_5(">>> SIMULATION FAILED ON CYCLE %d (Testing Bit %d) <<<",
					 54u);
static std::string const __str_literal_2(">>> SIMULATION PASSED <<<", 25u);
static std::string const __str_literal_3("All test vectors correct.", 25u);
static std::string const __str_literal_13("Cycle %d (Bit %d): PASSED | A: %h, B: %h, Cin: %b -> Sum: %h, Cout: %b",
					  70u);
static std::string const __str_literal_7("Expected: Sum = %h, Cout = %b", 29u);
static std::string const __str_literal_10("GP2[%d]: G:%b P:%b ", 19u);
static std::string const __str_literal_11("GP3[%d]: G:%b P:%b ", 19u);
static std::string const __str_literal_12("GP4[%d]: G:%b P:%b ", 19u);
static std::string const __str_literal_9("Got:      Carries = %h ", 23u);
static std::string const __str_literal_8("Got:      Sum = %h, Cout = %b", 29u);
static std::string const __str_literal_6("Inputs:  A = %h, B = %h, Cin = %b", 33u);


/* Constructor */
MOD_mkTestbench::MOD_mkTestbench(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cycle(simHdl, "cycle", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 2u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTestbench::init_symbols_0()
{
  init_symbol(&symbols[0u], "cycle", SYM_MODULE, &INST_cycle);
  init_symbol(&symbols[1u], "RL_rl_test_sequence", SYM_RULE);
}


/* Rule actions */

void MOD_mkTestbench::RL_rl_test_sequence()
{
  tUInt32 DEF_cycle_PLUS_1___d263;
  tUInt8 DEF_n_p__h5813;
  tUInt8 DEF_n_p__h5440;
  tUInt8 DEF_n_p__h5048;
  tUInt8 DEF_n_p__h4496;
  tUInt8 DEF_n_p__h4141;
  tUInt8 DEF_n_p__h5019;
  tUInt8 DEF_n_p__h3768;
  tUInt8 DEF_n_p__h4112;
  tUInt8 DEF_n_p__h3402;
  tUInt8 DEF_n_p__h2923;
  tUInt8 DEF_n_p__h2568;
  tUInt8 DEF_n_p__h3373;
  tUInt8 DEF_n_p__h4990;
  tUInt8 DEF_n_p__h2051;
  tUInt8 DEF_n_p__h2539;
  tUInt8 DEF_n_p__h3344;
  tUInt8 DEF_n_p__h4861;
  tUInt8 DEF_n_p__h6168;
  tUInt8 DEF_n_p__h6570;
  tUInt8 DEF_n_p__h5784;
  tUInt8 DEF_n_p__h6541;
  tUInt8 DEF_n_p__h6512;
  tUInt8 DEF_y__h6003;
  tUInt8 DEF_x__h6002;
  tUInt8 DEF_y__h5827;
  tUInt8 DEF_x__h5826;
  tUInt8 DEF_y__h6182;
  tUInt8 DEF_x__h6181;
  tUInt8 DEF_y__h5619;
  tUInt8 DEF_x__h5618;
  tUInt8 DEF_y__h5454;
  tUInt8 DEF_x__h5453;
  tUInt8 DEF_y__h5798;
  tUInt8 DEF_x__h5797;
  tUInt8 DEF_y__h5275;
  tUInt8 DEF_x__h5274;
  tUInt8 DEF_y__h5427;
  tUInt8 DEF_x__h5426;
  tUInt8 DEF_y__h5062;
  tUInt8 DEF_x__h5061;
  tUInt8 DEF_y__h4675;
  tUInt8 DEF_x__h4674;
  tUInt8 DEF_y__h4510;
  tUInt8 DEF_x__h4509;
  tUInt8 DEF_y__h5033;
  tUInt8 DEF_x__h5032;
  tUInt8 DEF_y__h4331;
  tUInt8 DEF_x__h4330;
  tUInt8 DEF_y__h4483;
  tUInt8 DEF_x__h4482;
  tUInt8 DEF_y__h4155;
  tUInt8 DEF_x__h4154;
  tUInt8 DEF_y__h3947;
  tUInt8 DEF_x__h3946;
  tUInt8 DEF_y__h3782;
  tUInt8 DEF_x__h3781;
  tUInt8 DEF_y__h4126;
  tUInt8 DEF_x__h4125;
  tUInt8 DEF_y__h5004;
  tUInt8 DEF_x__h5003;
  tUInt8 DEF_y__h3603;
  tUInt8 DEF_x__h3602;
  tUInt8 DEF_y__h3755;
  tUInt8 DEF_x__h3754;
  tUInt8 DEF_y__h4099;
  tUInt8 DEF_x__h4098;
  tUInt8 DEF_y__h3416;
  tUInt8 DEF_x__h3415;
  tUInt8 DEF_y__h3102;
  tUInt8 DEF_x__h3101;
  tUInt8 DEF_y__h2937;
  tUInt8 DEF_x__h2936;
  tUInt8 DEF_y__h3387;
  tUInt8 DEF_x__h3386;
  tUInt8 DEF_y__h2758;
  tUInt8 DEF_x__h2757;
  tUInt8 DEF_y__h2910;
  tUInt8 DEF_x__h2909;
  tUInt8 DEF_y__h2582;
  tUInt8 DEF_x__h2581;
  tUInt8 DEF_y__h2231;
  tUInt8 DEF_x__h2230;
  tUInt8 DEF_y__h2065;
  tUInt8 DEF_x__h2064;
  tUInt8 DEF_y__h2553;
  tUInt8 DEF_x__h2552;
  tUInt8 DEF_y__h3358;
  tUInt8 DEF_x__h3357;
  tUInt8 DEF_y__h4875;
  tUInt8 DEF_x__h4874;
  tUInt8 DEF_y__h1763;
  tUInt8 DEF_x__h1762;
  tUInt8 DEF_y__h2383;
  tUInt8 DEF_x__h2382;
  tUInt8 DEF_y__h3254;
  tUInt8 DEF_x__h3253;
  tUInt8 DEF_y__h4827;
  tUInt8 DEF_x__h4826;
  tUInt8 DEF_y__h5771;
  tUInt8 DEF_x__h5770;
  tUInt8 DEF_y__h6155;
  tUInt8 DEF_x__h6154;
  tUInt8 DEF_y__h6347;
  tUInt8 DEF_x__h6346;
  tUInt8 DEF_y__h6584;
  tUInt8 DEF_x__h6583;
  tUInt8 DEF_y__h6555;
  tUInt8 DEF_x__h6554;
  tUInt8 DEF_y__h6526;
  tUInt8 DEF_x__h6525;
  tUInt8 DEF_y__h6499;
  tUInt8 DEF_x__h6498;
  tUInt8 DEF_n_p__h6194;
  tUInt8 DEF_n_p__h6013;
  tUInt8 DEF_n_p__h5839;
  tUInt8 DEF_n_p__h5629;
  tUInt8 DEF_n_p__h5466;
  tUInt8 DEF_n_p__h5285;
  tUInt8 DEF_n_p__h5074;
  tUInt8 DEF_n_p__h4685;
  tUInt8 DEF_n_p__h4522;
  tUInt8 DEF_n_p__h4341;
  tUInt8 DEF_n_p__h4167;
  tUInt8 DEF_n_p__h3957;
  tUInt8 DEF_n_p__h3794;
  tUInt8 DEF_n_p__h3613;
  tUInt8 DEF_n_p__h3428;
  tUInt8 DEF_n_p__h3112;
  tUInt8 DEF_n_p__h2949;
  tUInt8 DEF_n_p__h2768;
  tUInt8 DEF_n_p__h2594;
  tUInt8 DEF_n_p__h2241;
  tUInt8 DEF_n_p__h2077;
  tUInt8 DEF_n_p__h1235;
  tUInt8 DEF_n_p__h6357;
  tUInt8 DEF_n_p__h6596;
  tUInt8 DEF_NOT_cycle_SLT_24___d3;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d262;
  tUInt8 DEF_carry_in__h2229;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d201;
  tUInt8 DEF_carry_in__h2908;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d195;
  tUInt8 DEF_carry_in__h3100;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d191;
  tUInt8 DEF_carry_in__h4097;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d183;
  tUInt8 DEF_carry_in__h3945;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d179;
  tUInt8 DEF_carry_in__h4481;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d173;
  tUInt8 DEF_carry_in__h4673;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d169;
  tUInt8 DEF_carry_in__h6497;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d159;
  tUInt8 DEF_carry_in__h5617;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d155;
  tUInt8 DEF_carry_in__h6153;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d149;
  tUInt8 DEF_carry_in__h6345;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d145;
  tUInt32 DEF_all_carries__h299;
  tUInt32 DEF_a_ext__h278;
  tUInt8 DEF_cout__h300;
  tUInt32 DEF_sum__h301;
  tUInt32 DEF_b___1__h1259;
  tUInt8 DEF_cycle_SLT_24___d2;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d122;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d121;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d118;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d112;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d109;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d100;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d97;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d91;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d88;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d76;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d73;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d67;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d64;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d55;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d52;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d46;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d43;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d34;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d31;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d25;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d22;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d16;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d13;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d10;
  tUInt32 DEF_a__h276;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d8;
  tUInt8 DEF_carry_in__h4825;
  tUInt8 DEF_expected_cout__h283;
  tUInt32 DEF_IF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_T_ETC___d136;
  tUInt32 DEF__0_CONCAT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BI_ETC___d222;
  tUInt32 DEF_expected_sum__h282;
  tUInt32 DEF_x__h1348;
  tUInt32 DEF_signed_cycle___d242;
  tUInt32 DEF_signed_0___d256;
  tUInt32 DEF_signed_1___d257;
  tUInt32 DEF_signed_2___d258;
  tUInt32 DEF_signed_3___d259;
  tUInt32 DEF_signed_4___d260;
  tUInt32 DEF_signed_5___d261;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d239;
  tUInt8 DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d224;
  tUInt8 DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241;
  DEF_signed_5___d261 = 5u;
  DEF_signed_4___d260 = 4u;
  DEF_signed_3___d259 = 3u;
  DEF_signed_2___d258 = 2u;
  DEF_signed_1___d257 = 1u;
  DEF_signed_0___d256 = 0u;
  DEF_x__h1348 = INST_cycle.METH_read();
  DEF_signed_cycle___d242 = DEF_x__h1348;
  DEF_cycle_SLT_24___d2 = primSLT8(1u, 32u, (tUInt32)(DEF_x__h1348), 32u, 24u);
  DEF_b___1__h1259 = primShiftL32(24u, 24u, 1u, 32u, (tUInt32)(DEF_x__h1348));
  DEF_a__h276 = DEF_cycle_SLT_24___d2 ? DEF_b___1__h1259 : 0u;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d8 = (tUInt8)(DEF_a__h276 >> 23u);
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d10 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 22u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d13 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 21u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d16 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 20u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d22 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 19u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d25 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 18u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d31 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 17u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d34 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 16u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d43 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 15u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d46 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 14u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d52 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 13u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d64 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 11u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d55 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 12u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d67 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 10u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d73 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 9u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d76 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 8u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d88 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 7u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d91 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 6u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d97 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 5u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d100 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 4u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d109 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 3u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d112 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 2u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d118 = (tUInt8)((tUInt8)1u & (DEF_a__h276 >> 1u));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d121 = (tUInt8)((tUInt8)1u & DEF_a__h276);
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d122 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d121 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d121;
  DEF_IF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_T_ETC___d136 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d122 ? 2u : 0u;
  DEF_carry_in__h4825 = (tUInt8)((tUInt8)1u & DEF_IF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_T_ETC___d136);
  DEF_a_ext__h278 = 33554431u & ((((tUInt32)((tUInt8)0u)) << 24u) | DEF_a__h276);
  DEF__0_CONCAT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BI_ETC___d222 = 33554431u & (DEF_a_ext__h278 + DEF_a_ext__h278);
  DEF_expected_sum__h282 = (tUInt32)(16777215u & DEF__0_CONCAT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BI_ETC___d222);
  DEF_expected_cout__h283 = (tUInt8)(DEF__0_CONCAT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BI_ETC___d222 >> 24u);
  DEF_NOT_cycle_SLT_24___d3 = !DEF_cycle_SLT_24___d2;
  DEF_n_p__h6596 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d8 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d8;
  DEF_n_p__h6357 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d10 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d10;
  DEF_n_p__h1235 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d121 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d121;
  DEF_n_p__h2077 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d118 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d118;
  DEF_n_p__h2241 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d112 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d112;
  DEF_n_p__h2594 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d109 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d109;
  DEF_n_p__h2768 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d100 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d100;
  DEF_n_p__h2949 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d97 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d97;
  DEF_n_p__h3112 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d91 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d91;
  DEF_n_p__h3428 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d88 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d88;
  DEF_n_p__h3613 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d76 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d76;
  DEF_n_p__h3794 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d73 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d73;
  DEF_n_p__h3957 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d67 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d67;
  DEF_n_p__h4167 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d64 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d64;
  DEF_n_p__h4341 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d55 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d55;
  DEF_n_p__h4522 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d52 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d52;
  DEF_n_p__h5074 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d43 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d43;
  DEF_n_p__h4685 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d46 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d46;
  DEF_n_p__h5285 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d34 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d34;
  DEF_n_p__h5466 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d31 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d31;
  DEF_n_p__h5629 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d25 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d25;
  DEF_n_p__h5839 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d22 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d22;
  DEF_n_p__h6013 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d16 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d16;
  DEF_n_p__h6194 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d13 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d13;
  DEF_x__h6583 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d8 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d8;
  DEF_x__h6346 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d10 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d10;
  DEF_y__h6584 = DEF_n_p__h6596 & DEF_x__h6346;
  DEF_x__h6554 = DEF_x__h6583 | DEF_y__h6584;
  DEF_x__h2064 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d118 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d118;
  DEF_y__h2065 = DEF_n_p__h2077 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d122;
  DEF_x__h1762 = DEF_x__h2064 | DEF_y__h2065;
  DEF_x__h2230 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d112 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d112;
  DEF_x__h2581 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d109 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d109;
  DEF_y__h2582 = DEF_n_p__h2594 & DEF_x__h2230;
  DEF_x__h2552 = DEF_x__h2581 | DEF_y__h2582;
  DEF_x__h2757 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d100 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d100;
  DEF_x__h2936 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d97 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d97;
  DEF_y__h2937 = DEF_n_p__h2949 & DEF_x__h2757;
  DEF_x__h2909 = DEF_x__h2936 | DEF_y__h2937;
  DEF_x__h3101 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d91 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d91;
  DEF_x__h3415 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d88 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d88;
  DEF_y__h3416 = DEF_n_p__h3428 & DEF_x__h3101;
  DEF_x__h3386 = DEF_x__h3415 | DEF_y__h3416;
  DEF_x__h3602 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d76 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d76;
  DEF_x__h3781 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d73 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d73;
  DEF_y__h3782 = DEF_n_p__h3794 & DEF_x__h3602;
  DEF_x__h3754 = DEF_x__h3781 | DEF_y__h3782;
  DEF_x__h3946 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d67 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d67;
  DEF_x__h4154 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d64 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d64;
  DEF_y__h4155 = DEF_n_p__h4167 & DEF_x__h3946;
  DEF_x__h4125 = DEF_x__h4154 | DEF_y__h4155;
  DEF_x__h4330 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d55 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d55;
  DEF_x__h4509 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d52 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d52;
  DEF_y__h4510 = DEF_n_p__h4522 & DEF_x__h4330;
  DEF_x__h4482 = DEF_x__h4509 | DEF_y__h4510;
  DEF_x__h4674 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d46 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d46;
  DEF_x__h5061 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d43 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d43;
  DEF_y__h5062 = DEF_n_p__h5074 & DEF_x__h4674;
  DEF_x__h5032 = DEF_x__h5061 | DEF_y__h5062;
  DEF_x__h5274 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d34 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d34;
  DEF_x__h5453 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d31 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d31;
  DEF_y__h5454 = DEF_n_p__h5466 & DEF_x__h5274;
  DEF_x__h5426 = DEF_x__h5453 | DEF_y__h5454;
  DEF_x__h5618 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d25 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d25;
  DEF_x__h6181 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d13 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d13;
  DEF_x__h5826 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d22 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d22;
  DEF_x__h6002 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d16 & DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d16;
  DEF_y__h6182 = DEF_n_p__h6194 & DEF_x__h6002;
  DEF_x__h6154 = DEF_x__h6181 | DEF_y__h6182;
  DEF_y__h5827 = DEF_n_p__h5839 & DEF_x__h5618;
  DEF_x__h5797 = DEF_x__h5826 | DEF_y__h5827;
  DEF_n_p__h6570 = DEF_n_p__h6596 & DEF_n_p__h6357;
  DEF_y__h6555 = DEF_n_p__h6570 & DEF_x__h6154;
  DEF_x__h6525 = DEF_x__h6554 | DEF_y__h6555;
  DEF_n_p__h6168 = DEF_n_p__h6194 & DEF_n_p__h6013;
  DEF_n_p__h6541 = DEF_n_p__h6570 & DEF_n_p__h6168;
  DEF_n_p__h2051 = DEF_n_p__h2077 & DEF_n_p__h1235;
  DEF_y__h1763 = DEF_n_p__h2051 & DEF_carry_in__h4825;
  DEF_carry_in__h2229 = DEF_x__h1762 | DEF_y__h1763;
  DEF_y__h2231 = DEF_n_p__h2241 & DEF_carry_in__h2229;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d201 = DEF_x__h2230 | DEF_y__h2231;
  DEF_n_p__h2568 = DEF_n_p__h2594 & DEF_n_p__h2241;
  DEF_y__h2553 = DEF_n_p__h2568 & DEF_x__h1762;
  DEF_x__h2382 = DEF_x__h2552 | DEF_y__h2553;
  DEF_n_p__h2539 = DEF_n_p__h2568 & DEF_n_p__h2051;
  DEF_y__h2383 = DEF_n_p__h2539 & DEF_carry_in__h4825;
  DEF_carry_in__h2908 = DEF_x__h2382 | DEF_y__h2383;
  DEF_y__h2758 = DEF_n_p__h2768 & DEF_carry_in__h2908;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d195 = DEF_x__h2757 | DEF_y__h2758;
  DEF_n_p__h2923 = DEF_n_p__h2949 & DEF_n_p__h2768;
  DEF_y__h2910 = DEF_n_p__h2923 & DEF_carry_in__h2908;
  DEF_carry_in__h3100 = DEF_x__h2909 | DEF_y__h2910;
  DEF_y__h3102 = DEF_n_p__h3112 & DEF_carry_in__h3100;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d191 = DEF_x__h3101 | DEF_y__h3102;
  DEF_n_p__h3402 = DEF_n_p__h3428 & DEF_n_p__h3112;
  DEF_y__h3387 = DEF_n_p__h3402 & DEF_x__h2909;
  DEF_x__h3357 = DEF_x__h3386 | DEF_y__h3387;
  DEF_n_p__h3373 = DEF_n_p__h3402 & DEF_n_p__h2923;
  DEF_y__h3358 = DEF_n_p__h3373 & DEF_x__h2382;
  DEF_x__h3253 = DEF_x__h3357 | DEF_y__h3358;
  DEF_n_p__h3344 = DEF_n_p__h3373 & DEF_n_p__h2539;
  DEF_y__h3254 = DEF_n_p__h3344 & DEF_carry_in__h4825;
  DEF_carry_in__h4097 = DEF_x__h3253 | DEF_y__h3254;
  DEF_y__h3603 = DEF_n_p__h3613 & DEF_carry_in__h4097;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d183 = DEF_x__h3602 | DEF_y__h3603;
  DEF_n_p__h3768 = DEF_n_p__h3794 & DEF_n_p__h3613;
  DEF_y__h3755 = DEF_n_p__h3768 & DEF_carry_in__h4097;
  DEF_carry_in__h3945 = DEF_x__h3754 | DEF_y__h3755;
  DEF_y__h3947 = DEF_n_p__h3957 & DEF_carry_in__h3945;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d179 = DEF_x__h3946 | DEF_y__h3947;
  DEF_n_p__h5048 = DEF_n_p__h5074 & DEF_n_p__h4685;
  DEF_y__h5033 = DEF_n_p__h5048 & DEF_x__h4482;
  DEF_x__h5003 = DEF_x__h5032 | DEF_y__h5033;
  DEF_n_p__h4141 = DEF_n_p__h4167 & DEF_n_p__h3957;
  DEF_y__h4126 = DEF_n_p__h4141 & DEF_x__h3754;
  DEF_x__h4098 = DEF_x__h4125 | DEF_y__h4126;
  DEF_n_p__h4112 = DEF_n_p__h4141 & DEF_n_p__h3768;
  DEF_y__h4099 = DEF_n_p__h4112 & DEF_carry_in__h4097;
  DEF_carry_in__h4481 = DEF_x__h4098 | DEF_y__h4099;
  DEF_y__h4331 = DEF_n_p__h4341 & DEF_carry_in__h4481;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d173 = DEF_x__h4330 | DEF_y__h4331;
  DEF_n_p__h4496 = DEF_n_p__h4522 & DEF_n_p__h4341;
  DEF_y__h4483 = DEF_n_p__h4496 & DEF_carry_in__h4481;
  DEF_carry_in__h4673 = DEF_x__h4482 | DEF_y__h4483;
  DEF_y__h4675 = DEF_n_p__h4685 & DEF_carry_in__h4673;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d169 = DEF_x__h4674 | DEF_y__h4675;
  DEF_n_p__h5019 = DEF_n_p__h5048 & DEF_n_p__h4496;
  DEF_y__h5004 = DEF_n_p__h5019 & DEF_x__h4098;
  DEF_x__h4874 = DEF_x__h5003 | DEF_y__h5004;
  DEF_n_p__h4990 = DEF_n_p__h5019 & DEF_n_p__h4112;
  DEF_y__h4875 = DEF_n_p__h4990 & DEF_x__h3253;
  DEF_x__h4826 = DEF_x__h4874 | DEF_y__h4875;
  DEF_n_p__h4861 = DEF_n_p__h4990 & DEF_n_p__h3344;
  DEF_y__h4827 = DEF_n_p__h4861 & DEF_carry_in__h4825;
  DEF_carry_in__h6497 = DEF_x__h4826 | DEF_y__h4827;
  DEF_y__h5275 = DEF_n_p__h5285 & DEF_carry_in__h6497;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d159 = DEF_x__h5274 | DEF_y__h5275;
  DEF_n_p__h5440 = DEF_n_p__h5466 & DEF_n_p__h5285;
  DEF_y__h5427 = DEF_n_p__h5440 & DEF_carry_in__h6497;
  DEF_carry_in__h5617 = DEF_x__h5426 | DEF_y__h5427;
  DEF_y__h5619 = DEF_n_p__h5629 & DEF_carry_in__h5617;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d155 = DEF_x__h5618 | DEF_y__h5619;
  DEF_n_p__h5813 = DEF_n_p__h5839 & DEF_n_p__h5629;
  DEF_y__h5798 = DEF_n_p__h5813 & DEF_x__h5426;
  DEF_x__h5770 = DEF_x__h5797 | DEF_y__h5798;
  DEF_y__h6526 = DEF_n_p__h6541 & DEF_x__h5770;
  DEF_x__h6498 = DEF_x__h6525 | DEF_y__h6526;
  DEF_n_p__h5784 = DEF_n_p__h5813 & DEF_n_p__h5440;
  DEF_y__h5771 = DEF_n_p__h5784 & DEF_carry_in__h6497;
  DEF_carry_in__h6153 = DEF_x__h5770 | DEF_y__h5771;
  DEF_y__h6155 = DEF_n_p__h6168 & DEF_carry_in__h6153;
  DEF_carry_in__h6345 = DEF_x__h6154 | DEF_y__h6155;
  DEF_y__h6347 = DEF_n_p__h6357 & DEF_carry_in__h6345;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d145 = DEF_x__h6346 | DEF_y__h6347;
  DEF_y__h6003 = DEF_n_p__h6013 & DEF_carry_in__h6153;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d149 = DEF_x__h6002 | DEF_y__h6003;
  DEF_sum__h301 = 16777215u & ((((((((((((((((((((((((((tUInt32)(DEF_n_p__h6596 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d145)) << 23u) | (((tUInt32)(DEF_n_p__h6357 ^ DEF_carry_in__h6345)) << 22u)) | (((tUInt32)(DEF_n_p__h6194 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d149)) << 21u)) | (((tUInt32)(DEF_n_p__h6013 ^ DEF_carry_in__h6153)) << 20u)) | (((tUInt32)(DEF_n_p__h5839 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d155)) << 19u)) | (((tUInt32)(DEF_n_p__h5629 ^ DEF_carry_in__h5617)) << 18u)) | (((tUInt32)(DEF_n_p__h5466 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d159)) << 17u)) | (((tUInt32)(DEF_n_p__h5285 ^ DEF_carry_in__h6497)) << 16u)) | (((tUInt32)(DEF_n_p__h5074 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d169)) << 15u)) | (((tUInt32)(DEF_n_p__h4685 ^ DEF_carry_in__h4673)) << 14u)) | (((tUInt32)(DEF_n_p__h4522 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d173)) << 13u)) | (((tUInt32)(DEF_n_p__h4341 ^ DEF_carry_in__h4481)) << 12u)) | (((tUInt32)(DEF_n_p__h4167 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d179)) << 11u)) | (((tUInt32)(DEF_n_p__h3957 ^ DEF_carry_in__h3945)) << 10u)) | (((tUInt32)(DEF_n_p__h3794 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d183)) << 9u)) | (((tUInt32)(DEF_n_p__h3613 ^ DEF_carry_in__h4097)) << 8u)) | (((tUInt32)(DEF_n_p__h3428 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d191)) << 7u)) | (((tUInt32)(DEF_n_p__h3112 ^ DEF_carry_in__h3100)) << 6u)) | (((tUInt32)(DEF_n_p__h2949 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d195)) << 5u)) | (((tUInt32)(DEF_n_p__h2768 ^ DEF_carry_in__h2908)) << 4u)) | (((tUInt32)(DEF_n_p__h2594 ^ DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d201)) << 3u)) | (((tUInt32)(DEF_n_p__h2241 ^ DEF_carry_in__h2229)) << 2u)) | (((tUInt32)(DEF_n_p__h2077 ^ ((tUInt8)((tUInt8)1u & (DEF_IF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_T_ETC___d136 >> 1u))))) << 1u)) | (tUInt32)((tUInt8)((tUInt8)1u & (DEF_n_p__h1235 ^ DEF_carry_in__h4825 ? 1u : 0u))));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d224 = DEF_sum__h301 == DEF_expected_sum__h282;
  DEF_n_p__h6512 = DEF_n_p__h6541 & DEF_n_p__h5784;
  DEF_y__h6499 = DEF_n_p__h6512 & DEF_carry_in__h6497;
  DEF_cout__h300 = DEF_x__h6498 | DEF_y__h6499;
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d239 = DEF_cout__h300 == DEF_expected_cout__h283;
  DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241 = !DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d224 || !DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d239;
  DEF_all_carries__h299 = 33554431u & ((((((((((((((((((((((((((tUInt32)(DEF_cout__h300)) << 24u) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d145)) << 23u)) | (((tUInt32)(DEF_carry_in__h6345)) << 22u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d149)) << 21u)) | (((tUInt32)(DEF_carry_in__h6153)) << 20u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d155)) << 19u)) | (((tUInt32)(DEF_carry_in__h5617)) << 18u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d159)) << 17u)) | (((tUInt32)(DEF_carry_in__h6497)) << 16u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d169)) << 15u)) | (((tUInt32)(DEF_carry_in__h4673)) << 14u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d173)) << 13u)) | (((tUInt32)(DEF_carry_in__h4481)) << 12u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d179)) << 11u)) | (((tUInt32)(DEF_carry_in__h3945)) << 10u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d183)) << 9u)) | (((tUInt32)(DEF_carry_in__h4097)) << 8u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d191)) << 7u)) | (((tUInt32)(DEF_carry_in__h3100)) << 6u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d195)) << 5u)) | (((tUInt32)(DEF_carry_in__h2908)) << 4u)) | (((tUInt32)(DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d201)) << 3u)) | (((tUInt32)(DEF_carry_in__h2229)) << 2u)) | (tUInt32)((tUInt8)((tUInt8)3u & DEF_IF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_T_ETC___d136)));
  DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d262 = DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d224 && DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d239;
  DEF_cycle_PLUS_1___d263 = DEF_x__h1348 + 1u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cycle_SLT_24___d3)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_cycle_SLT_24___d3)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_cycle_SLT_24___d3)
      dollar_display(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_cycle_SLT_24___d3)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_NOT_cycle_SLT_24___d3)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,-32",
		     &__str_literal_5,
		     DEF_signed_cycle___d242,
		     DEF_signed_cycle___d242);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl, this, "s,24,24,1", &__str_literal_6, DEF_a__h276, DEF_a__h276, (tUInt8)0u);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,24,1",
		     &__str_literal_7,
		     DEF_expected_sum__h282,
		     DEF_expected_cout__h283);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl, this, "s,24,1", &__str_literal_8, DEF_sum__h301, DEF_cout__h300);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl, this, "s,25", &__str_literal_9, DEF_all_carries__h299);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_10,
		     DEF_signed_0___d256,
		     DEF_x__h2382,
		     DEF_n_p__h2539);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_10,
		     DEF_signed_1___d257,
		     DEF_x__h3357,
		     DEF_n_p__h3373);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_10,
		     DEF_signed_2___d258,
		     DEF_x__h4098,
		     DEF_n_p__h4112);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_10,
		     DEF_signed_3___d259,
		     DEF_x__h5003,
		     DEF_n_p__h5019);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_10,
		     DEF_signed_4___d260,
		     DEF_x__h5770,
		     DEF_n_p__h5784);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_10,
		     DEF_signed_5___d261,
		     DEF_x__h6525,
		     DEF_n_p__h6541);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_11,
		     DEF_signed_0___d256,
		     DEF_x__h3253,
		     DEF_n_p__h3344);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_11,
		     DEF_signed_1___d257,
		     DEF_x__h4874,
		     DEF_n_p__h4990);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_11,
		     DEF_signed_2___d258,
		     DEF_x__h6498,
		     DEF_n_p__h6512);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,1,1",
		     &__str_literal_12,
		     DEF_signed_0___d256,
		     DEF_x__h4826,
		     DEF_n_p__h4861);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_NOT_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31__ETC___d241)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_IF_cycle_SLT_24_THEN_1_SL_IF_cycle_BIT_31_THEN_ETC___d262)
      dollar_display(sim_hdl,
		     this,
		     "s,-32,-32,24,24,1,24,1",
		     &__str_literal_13,
		     DEF_signed_cycle___d242,
		     DEF_signed_cycle___d242,
		     DEF_a__h276,
		     DEF_a__h276,
		     (tUInt8)0u,
		     DEF_sum__h301,
		     DEF_cout__h300);
  }
  INST_cycle.METH_write(DEF_cycle_PLUS_1___d263);
}


/* Methods */


/* Reset routines */

void MOD_mkTestbench::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_cycle.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTestbench::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTestbench::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cycle.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTestbench::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 2u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  num = INST_cycle.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTestbench::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTestbench::vcd_defs(tVCDDumpType dt, MOD_mkTestbench &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}

void MOD_mkTestbench::vcd_prims(tVCDDumpType dt, MOD_mkTestbench &backing)
{
  INST_cycle.dump_VCD(dt, backing.INST_cycle);
}
