GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v'
Analyzing included file 'F:\Winson\USB\Trunk\usb_device_controller\Demo\GW1N2\usb2uart\src\fixed_point_divider\temp\Divider\define.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v":2)
Analyzing included file 'F:\Winson\USB\Trunk\usb_device_controller\Demo\GW1N2\usb2uart\src\fixed_point_divider\temp\Divider\parameter.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v":12)
Back to file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v":12)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v'
Analyzing included file 'F:\Winson\USB\Trunk\usb_device_controller\Demo\GW1N2\usb2uart\src\fixed_point_divider\temp\Divider\define.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v":72)
Back to file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v":72)
Analyzing included file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v":72)
Analyzing included file 'F:\Winson\USB\Trunk\usb_device_controller\Demo\GW1N2\usb2uart\src\fixed_point_divider\temp\Divider\parameter.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v":72)
Compiling module 'Fixed_Point_Divider_Top'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\div_wrap.v":3)
Compiling module '**'("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.7.02Beta\IDE\ipcore\DIVIDER\data\qdiv.v":0)
NOTE  (EX0101) : Current top module is "Fixed_Point_Divider_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\Winson\USB\Trunk\usb_device_controller\Demo\GW1N2\usb2uart\src\fixed_point_divider\temp\Divider\fixed_point_divider.vg" completed
Generate template file "F:\Winson\USB\Trunk\usb_device_controller\Demo\GW1N2\usb2uart\src\fixed_point_divider\temp\Divider\fixed_point_divider_tmp.v" completed
[100%] Generate report file "F:\Winson\USB\Trunk\usb_device_controller\Demo\GW1N2\usb2uart\src\fixed_point_divider\temp\Divider\fixed_point_divider_syn.rpt.html" completed
GowinSynthesis finish
