Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 31 23:16:11 2021
| Host         : LAPTOP-8G8LECAQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7z030-fbg676
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Control_Module_inst/FSM_inst/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_Module_inst/FSM_inst/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_Module_inst/FSM_inst/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[26]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__2/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: DataPath_module_inst/IR_REG_inst/Q_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 159 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.874        0.000                      0                 1794        0.018        0.000                      0                 1794        4.600        0.000                       0                   827  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.874        0.000                      0                 1794        0.018        0.000                      0                 1794        4.600        0.000                       0                   827  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PC_inst/Q_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        6.095ns  (logic 0.813ns (13.339%)  route 5.282ns (86.661%))
  Logic Levels:           9  (LUT3=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 18.276 - 15.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 8.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.173     8.511    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X106Y90        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.258     8.769 r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/Q
                         net (fo=139, routed)         0.867     9.636    DataPath_module_inst/IR_REG_inst/Q_reg_n_2_[26]
    SLICE_X106Y98        LUT5 (Prop_lut5_I2_O)        0.043     9.679 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[10]_inst_i_9/O
                         net (fo=144, routed)         1.070    10.749    DataPath_module_inst/IR_REG_inst/Q_reg[11][1]
    SLICE_X94Y106        LUT5 (Prop_lut5_I1_O)        0.043    10.792 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_13/O
                         net (fo=41, routed)          0.543    11.335    DataPath_module_inst/IR_REG_inst/Q_reg[11]_0
    SLICE_X101Y104       LUT6 (Prop_lut6_I4_O)        0.043    11.378 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[31]_inst_i_24/O
                         net (fo=2, routed)           0.433    11.811    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[31]_inst_i_24_n_2
    SLICE_X100Y106       LUT3 (Prop_lut3_I2_O)        0.043    11.854 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[29]_inst_i_17/O
                         net (fo=2, routed)           0.310    12.165    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[29]_inst_i_17_n_2
    SLICE_X100Y107       LUT6 (Prop_lut6_I0_O)        0.127    12.292 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_13/O
                         net (fo=2, routed)           0.663    12.954    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_13_n_2
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.043    12.997 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.527    13.525    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_6_n_2
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.127    13.652 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.403    14.055    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_2_n_2
    SLICE_X108Y107       LUT3 (Prop_lut3_I0_O)        0.043    14.098 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           0.465    14.563    DataPath_module_inst/IR_REG_inst/Q_reg[24]_32[27]
    SLICE_X118Y105       LUT5 (Prop_lut5_I0_O)        0.043    14.606 r  DataPath_module_inst/IR_REG_inst/Q[27]_i_1/O
                         net (fo=1, routed)           0.000    14.606    DataPath_module_inst/PC_inst/Q_reg[31]_0[27]
    SLICE_X118Y105       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.108    18.276    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y105       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.169    18.446    
                         clock uncertainty           -0.035    18.410    
    SLICE_X118Y105       FDRE (Setup_fdre_C_D)        0.069    18.479    DataPath_module_inst/PC_inst/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         18.479    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/RegS_inst/Q_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.973ns  (logic 0.770ns (12.891%)  route 5.203ns (87.109%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 18.275 - 15.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 8.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.173     8.511    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X106Y90        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.258     8.769 r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/Q
                         net (fo=139, routed)         0.867     9.636    DataPath_module_inst/IR_REG_inst/Q_reg_n_2_[26]
    SLICE_X106Y98        LUT5 (Prop_lut5_I2_O)        0.043     9.679 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[10]_inst_i_9/O
                         net (fo=144, routed)         1.070    10.749    DataPath_module_inst/IR_REG_inst/Q_reg[11][1]
    SLICE_X94Y106        LUT5 (Prop_lut5_I1_O)        0.043    10.792 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_13/O
                         net (fo=41, routed)          0.543    11.335    DataPath_module_inst/IR_REG_inst/Q_reg[11]_0
    SLICE_X101Y104       LUT6 (Prop_lut6_I4_O)        0.043    11.378 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[31]_inst_i_24/O
                         net (fo=2, routed)           0.433    11.811    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[31]_inst_i_24_n_2
    SLICE_X100Y106       LUT3 (Prop_lut3_I2_O)        0.043    11.854 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[29]_inst_i_17/O
                         net (fo=2, routed)           0.310    12.165    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[29]_inst_i_17_n_2
    SLICE_X100Y107       LUT6 (Prop_lut6_I0_O)        0.127    12.292 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_13/O
                         net (fo=2, routed)           0.663    12.954    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_13_n_2
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.043    12.997 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.527    13.525    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_6_n_2
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.127    13.652 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.403    14.055    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_2_n_2
    SLICE_X108Y107       LUT3 (Prop_lut3_I0_O)        0.043    14.098 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           0.386    14.484    DataPath_module_inst/RegS_inst/D[27]
    SLICE_X112Y105       FDRE                                         r  DataPath_module_inst/RegS_inst/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.107    18.275    DataPath_module_inst/RegS_inst/CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  DataPath_module_inst/RegS_inst/Q_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.169    18.445    
                         clock uncertainty           -0.035    18.409    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)       -0.007    18.402    DataPath_module_inst/RegS_inst/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/SR_REG_inst/Q_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.898ns  (logic 0.813ns (13.785%)  route 5.085ns (86.215%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 18.226 - 15.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 8.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.173     8.511    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X106Y90        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.258     8.769 r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/Q
                         net (fo=139, routed)         0.867     9.636    DataPath_module_inst/IR_REG_inst/Q_reg_n_2_[26]
    SLICE_X106Y98        LUT5 (Prop_lut5_I2_O)        0.043     9.679 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[10]_inst_i_9/O
                         net (fo=144, routed)         1.070    10.749    DataPath_module_inst/IR_REG_inst/Q_reg[11][1]
    SLICE_X94Y106        LUT5 (Prop_lut5_I1_O)        0.043    10.792 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_13/O
                         net (fo=41, routed)          0.543    11.335    DataPath_module_inst/IR_REG_inst/Q_reg[11]_0
    SLICE_X101Y104       LUT6 (Prop_lut6_I4_O)        0.043    11.378 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[31]_inst_i_24/O
                         net (fo=2, routed)           0.433    11.811    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[31]_inst_i_24_n_2
    SLICE_X100Y106       LUT3 (Prop_lut3_I2_O)        0.043    11.854 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[29]_inst_i_17/O
                         net (fo=2, routed)           0.310    12.165    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[29]_inst_i_17_n_2
    SLICE_X100Y107       LUT6 (Prop_lut6_I0_O)        0.127    12.292 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_13/O
                         net (fo=2, routed)           0.663    12.954    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_13_n_2
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.043    12.997 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_6/O
                         net (fo=1, routed)           0.527    13.525    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_6_n_2
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.127    13.652 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.459    14.110    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[27]_inst_i_2_n_2
    SLICE_X109Y106       LUT4 (Prop_lut4_I1_O)        0.043    14.153 f  DataPath_module_inst/IR_REG_inst/Q[1]_i_4/O
                         net (fo=1, routed)           0.212    14.365    DataPath_module_inst/IR_REG_inst/Q[1]_i_4_n_2
    SLICE_X109Y106       LUT6 (Prop_lut6_I2_O)        0.043    14.408 r  DataPath_module_inst/IR_REG_inst/Q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.408    DataPath_module_inst/SR_REG_inst/Q_reg[1]_1
    SLICE_X109Y106       FDRE                                         r  DataPath_module_inst/SR_REG_inst/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.058    18.226    DataPath_module_inst/SR_REG_inst/CLK_IBUF_BUFG
    SLICE_X109Y106       FDRE                                         r  DataPath_module_inst/SR_REG_inst/Q_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.169    18.396    
                         clock uncertainty           -0.035    18.360    
    SLICE_X109Y106       FDRE (Setup_fdre_C_D)        0.037    18.397    DataPath_module_inst/SR_REG_inst/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.397    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/RegS_inst/Q_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.751ns  (logic 0.532ns (9.250%)  route 5.219ns (90.750%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.279ns = ( 18.279 - 15.000 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 8.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.223     8.561    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.223     8.784 r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep/Q
                         net (fo=96, routed)          1.160     9.944    DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep_0
    SLICE_X106Y109       LUT5 (Prop_lut5_I1_O)        0.043     9.987 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[23]_inst_i_9/O
                         net (fo=9, routed)           0.926    10.913    DataPath_module_inst/IR_REG_inst/SrcB_sig[23]
    SLICE_X95Y104        LUT6 (Prop_lut6_I0_O)        0.043    10.956 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.509    11.465    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[6]_inst_i_19_n_2
    SLICE_X95Y99         LUT5 (Prop_lut5_I4_O)        0.043    11.508 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[3]_inst_i_22/O
                         net (fo=3, routed)           0.426    11.934    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[3]_inst_i_22_n_2
    SLICE_X101Y99        LUT5 (Prop_lut5_I0_O)        0.043    11.977 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.301    12.278    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[3]_inst_i_21_n_2
    SLICE_X102Y100       LUT6 (Prop_lut6_I5_O)        0.043    12.321 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.315    12.636    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_6_n_2
    SLICE_X103Y100       LUT6 (Prop_lut6_I4_O)        0.043    12.679 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.620    13.300    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_2_n_2
    SLICE_X105Y106       LUT3 (Prop_lut3_I0_O)        0.051    13.351 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.961    14.312    DataPath_module_inst/RegS_inst/D[2]
    SLICE_X119Y98        FDRE                                         r  DataPath_module_inst/RegS_inst/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.111    18.279    DataPath_module_inst/RegS_inst/CLK_IBUF_BUFG
    SLICE_X119Y98        FDRE                                         r  DataPath_module_inst/RegS_inst/Q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    18.516    
                         clock uncertainty           -0.035    18.480    
    SLICE_X119Y98        FDRE (Setup_fdre_C_D)       -0.102    18.378    DataPath_module_inst/RegS_inst/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         18.378    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/RegS_inst/Q_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.552ns  (logic 0.614ns (11.060%)  route 4.938ns (88.940%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 18.275 - 15.000 ) 
    Source Clock Delay      (SCD):    3.512ns = ( 8.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.174     8.512    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X109Y93        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.223     8.735 r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/Q
                         net (fo=96, routed)          1.269    10.004    DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0_n_2
    SLICE_X95Y103        LUT5 (Prop_lut5_I1_O)        0.043    10.047 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[9]_inst_i_8/O
                         net (fo=56, routed)          0.672    10.719    DataPath_module_inst/IR_REG_inst/aD2M4dsP[9]
    SLICE_X102Y105       LUT5 (Prop_lut5_I2_O)        0.043    10.762 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[22]_inst_i_18/O
                         net (fo=3, routed)           0.722    11.484    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[22]_inst_i_18_n_2
    SLICE_X96Y107        LUT3 (Prop_lut3_I0_O)        0.049    11.533 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_8/O
                         net (fo=4, routed)           0.517    12.050    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_8_n_2
    SLICE_X103Y106       LUT3 (Prop_lut3_I0_O)        0.127    12.177 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_13/O
                         net (fo=1, routed)           0.419    12.595    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_13_n_2
    SLICE_X108Y104       LUT6 (Prop_lut6_I1_O)        0.043    12.638 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_6/O
                         net (fo=1, routed)           0.422    13.060    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_6_n_2
    SLICE_X108Y108       LUT5 (Prop_lut5_I3_O)        0.043    13.103 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_2/O
                         net (fo=2, routed)           0.610    13.713    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_2_n_2
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.043    13.756 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_1/O
                         net (fo=3, routed)           0.307    14.063    DataPath_module_inst/RegS_inst/D[20]
    SLICE_X112Y105       FDRE                                         r  DataPath_module_inst/RegS_inst/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.107    18.275    DataPath_module_inst/RegS_inst/CLK_IBUF_BUFG
    SLICE_X112Y105       FDRE                                         r  DataPath_module_inst/RegS_inst/Q_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.169    18.445    
                         clock uncertainty           -0.035    18.409    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)       -0.088    18.321    DataPath_module_inst/RegS_inst/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         18.321    
                         arrival time                         -14.063    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PC_inst/Q_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.708ns  (logic 0.741ns (12.983%)  route 4.967ns (87.017%))
  Logic Levels:           8  (LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 18.276 - 15.000 ) 
    Source Clock Delay      (SCD):    3.512ns = ( 8.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.174     8.512    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X109Y93        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.223     8.735 r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/Q
                         net (fo=96, routed)          1.269    10.004    DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0_n_2
    SLICE_X95Y103        LUT5 (Prop_lut5_I1_O)        0.043    10.047 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[9]_inst_i_8/O
                         net (fo=56, routed)          0.672    10.719    DataPath_module_inst/IR_REG_inst/aD2M4dsP[9]
    SLICE_X102Y105       LUT5 (Prop_lut5_I2_O)        0.043    10.762 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[22]_inst_i_18/O
                         net (fo=3, routed)           0.722    11.484    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[22]_inst_i_18_n_2
    SLICE_X96Y107        LUT3 (Prop_lut3_I0_O)        0.049    11.533 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_8/O
                         net (fo=4, routed)           0.517    12.050    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_8_n_2
    SLICE_X103Y106       LUT3 (Prop_lut3_I0_O)        0.127    12.177 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_13/O
                         net (fo=1, routed)           0.419    12.595    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_13_n_2
    SLICE_X108Y104       LUT6 (Prop_lut6_I1_O)        0.043    12.638 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_6/O
                         net (fo=1, routed)           0.422    13.060    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_6_n_2
    SLICE_X108Y108       LUT5 (Prop_lut5_I3_O)        0.043    13.103 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_2/O
                         net (fo=2, routed)           0.610    13.713    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_2_n_2
    SLICE_X108Y105       LUT3 (Prop_lut3_I0_O)        0.043    13.756 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[20]_inst_i_1/O
                         net (fo=3, routed)           0.336    14.092    DataPath_module_inst/IR_REG_inst/Q_reg[24]_32[20]
    SLICE_X118Y105       LUT5 (Prop_lut5_I0_O)        0.127    14.219 r  DataPath_module_inst/IR_REG_inst/Q[20]_i_1/O
                         net (fo=1, routed)           0.000    14.219    DataPath_module_inst/PC_inst/Q_reg[31]_0[20]
    SLICE_X118Y105       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.108    18.276    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y105       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.169    18.446    
                         clock uncertainty           -0.035    18.410    
    SLICE_X118Y105       FDRE (Setup_fdre_C_D)        0.067    18.477    DataPath_module_inst/PC_inst/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PC_inst/Q_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.678ns  (logic 0.661ns (11.642%)  route 5.017ns (88.358%))
  Logic Levels:           8  (LUT3=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.279ns = ( 18.279 - 15.000 ) 
    Source Clock Delay      (SCD):    3.561ns = ( 8.561 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.223     8.561    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X113Y91        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.223     8.784 r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep/Q
                         net (fo=96, routed)          1.160     9.944    DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep_0
    SLICE_X106Y109       LUT5 (Prop_lut5_I1_O)        0.043     9.987 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[23]_inst_i_9/O
                         net (fo=9, routed)           0.926    10.913    DataPath_module_inst/IR_REG_inst/SrcB_sig[23]
    SLICE_X95Y104        LUT6 (Prop_lut6_I0_O)        0.043    10.956 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.509    11.465    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[6]_inst_i_19_n_2
    SLICE_X95Y99         LUT5 (Prop_lut5_I4_O)        0.043    11.508 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[3]_inst_i_22/O
                         net (fo=3, routed)           0.426    11.934    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[3]_inst_i_22_n_2
    SLICE_X101Y99        LUT5 (Prop_lut5_I0_O)        0.043    11.977 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[3]_inst_i_21/O
                         net (fo=2, routed)           0.301    12.278    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[3]_inst_i_21_n_2
    SLICE_X102Y100       LUT6 (Prop_lut6_I5_O)        0.043    12.321 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.315    12.636    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_6_n_2
    SLICE_X103Y100       LUT6 (Prop_lut6_I4_O)        0.043    12.679 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.620    13.300    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_2_n_2
    SLICE_X105Y106       LUT3 (Prop_lut3_I0_O)        0.051    13.351 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.759    14.109    DataPath_module_inst/IR_REG_inst/Q_reg[24]_32[2]
    SLICE_X119Y96        LUT5 (Prop_lut5_I0_O)        0.129    14.238 r  DataPath_module_inst/IR_REG_inst/Q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.238    DataPath_module_inst/PC_inst/Q_reg[31]_0[2]
    SLICE_X119Y96        FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.111    18.279    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X119Y96        FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.236    18.516    
                         clock uncertainty           -0.035    18.480    
    SLICE_X119Y96        FDRE (Setup_fdre_C_D)        0.038    18.518    DataPath_module_inst/PC_inst/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PC_inst/Q_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.663ns  (logic 0.661ns (11.672%)  route 5.002ns (88.328%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 18.276 - 15.000 ) 
    Source Clock Delay      (SCD):    3.512ns = ( 8.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.174     8.512    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X109Y93        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.223     8.735 r  DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0/Q
                         net (fo=96, routed)          1.205     9.939    DataPath_module_inst/IR_REG_inst/Q_reg[27]_rep__0_n_2
    SLICE_X106Y108       LUT5 (Prop_lut5_I1_O)        0.043     9.982 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[25]_inst_i_8/O
                         net (fo=8, routed)           0.957    10.939    DataPath_module_inst/IR_REG_inst/SrcB_sig[25]
    SLICE_X95Y102        LUT6 (Prop_lut6_I0_O)        0.043    10.982 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_12/O
                         net (fo=1, routed)           0.431    11.413    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_12_n_2
    SLICE_X95Y102        LUT6 (Prop_lut6_I0_O)        0.043    11.456 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_9/O
                         net (fo=3, routed)           0.550    12.006    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_9_n_2
    SLICE_X100Y99        LUT6 (Prop_lut6_I1_O)        0.043    12.049 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.303    12.352    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_11_n_2
    SLICE_X105Y99        LUT6 (Prop_lut6_I1_O)        0.043    12.395 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.304    12.699    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_6_n_2
    SLICE_X109Y99        LUT5 (Prop_lut5_I4_O)        0.043    12.742 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.807    13.550    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_2_n_2
    SLICE_X109Y105       LUT3 (Prop_lut3_I0_O)        0.051    13.601 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.445    14.046    DataPath_module_inst/IR_REG_inst/Q_reg[24]_32[1]
    SLICE_X118Y100       LUT5 (Prop_lut5_I0_O)        0.129    14.175 r  DataPath_module_inst/IR_REG_inst/Q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.175    DataPath_module_inst/PC_inst/Q_reg[31]_0[1]
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.108    18.276    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.169    18.446    
                         clock uncertainty           -0.035    18.410    
    SLICE_X118Y100       FDRE (Setup_fdre_C_D)        0.067    18.477    DataPath_module_inst/PC_inst/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.477    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/RegS_inst/Q_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.585ns  (logic 0.650ns (11.639%)  route 4.935ns (88.361%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 18.275 - 15.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 8.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.173     8.511    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X106Y90        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.258     8.769 r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/Q
                         net (fo=139, routed)         0.867     9.636    DataPath_module_inst/IR_REG_inst/Q_reg_n_2_[26]
    SLICE_X106Y98        LUT5 (Prop_lut5_I2_O)        0.043     9.679 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[10]_inst_i_9/O
                         net (fo=144, routed)         1.189    10.868    DataPath_module_inst/IR_REG_inst/Q_reg[11][1]
    SLICE_X95Y107        LUT5 (Prop_lut5_I3_O)        0.043    10.911 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[25]_inst_i_16/O
                         net (fo=5, routed)           0.776    11.687    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[25]_inst_i_16_n_2
    SLICE_X98Y103        LUT3 (Prop_lut3_I2_O)        0.048    11.735 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[25]_inst_i_12/O
                         net (fo=3, routed)           0.426    12.161    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[25]_inst_i_12_n_2
    SLICE_X99Y101        LUT3 (Prop_lut3_I0_O)        0.129    12.290 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[24]_inst_i_15/O
                         net (fo=1, routed)           0.396    12.686    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[24]_inst_i_15_n_2
    SLICE_X100Y105       LUT6 (Prop_lut6_I5_O)        0.043    12.729 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.520    13.249    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[24]_inst_i_7_n_2
    SLICE_X104Y106       LUT6 (Prop_lut6_I5_O)        0.043    13.292 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[24]_inst_i_2/O
                         net (fo=2, routed)           0.248    13.540    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[24]_inst_i_2_n_2
    SLICE_X105Y106       LUT3 (Prop_lut3_I0_O)        0.043    13.583 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[24]_inst_i_1/O
                         net (fo=3, routed)           0.513    14.096    DataPath_module_inst/RegS_inst/D[24]
    SLICE_X119Y106       FDRE                                         r  DataPath_module_inst/RegS_inst/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.107    18.275    DataPath_module_inst/RegS_inst/CLK_IBUF_BUFG
    SLICE_X119Y106       FDRE                                         r  DataPath_module_inst/RegS_inst/Q_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.169    18.445    
                         clock uncertainty           -0.035    18.409    
    SLICE_X119Y106       FDRE (Setup_fdre_C_D)       -0.009    18.400    DataPath_module_inst/RegS_inst/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         18.400    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 DataPath_module_inst/IR_REG_inst/Q_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PC_inst/Q_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK fall@15.000ns - CLK fall@5.000ns)
  Data Path Delay:        5.658ns  (logic 0.790ns (13.962%)  route 4.868ns (86.038%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns = ( 18.276 - 15.000 ) 
    Source Clock Delay      (SCD):    3.511ns = ( 8.511 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.771     5.771 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.487     7.258    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     7.338 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.173     8.511    DataPath_module_inst/IR_REG_inst/CLK_IBUF_BUFG
    SLICE_X106Y90        FDRE                                         r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.258     8.769 r  DataPath_module_inst/IR_REG_inst/Q_reg[26]/Q
                         net (fo=139, routed)         0.999     9.768    DataPath_module_inst/IR_REG_inst/Q_reg_n_2_[26]
    SLICE_X108Y106       LUT5 (Prop_lut5_I2_O)        0.043     9.811 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[21]_inst_i_8/O
                         net (fo=9, routed)           1.033    10.844    DataPath_module_inst/IR_REG_inst/aD2M4dsP[21]
    SLICE_X92Y105        LUT5 (Prop_lut5_I0_O)        0.043    10.887 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[13]_inst_i_15/O
                         net (fo=5, routed)           0.578    11.465    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[13]_inst_i_15_n_2
    SLICE_X93Y101        LUT6 (Prop_lut6_I0_O)        0.043    11.508 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.524    12.032    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[6]_inst_i_12_n_2
    SLICE_X98Y100        LUT2 (Prop_lut2_I1_O)        0.051    12.083 f  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.222    12.305    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[7]_inst_i_13_n_2
    SLICE_X97Y100        LUT6 (Prop_lut6_I3_O)        0.129    12.434 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.418    12.852    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[7]_inst_i_6_n_2
    SLICE_X109Y100       LUT6 (Prop_lut6_I2_O)        0.043    12.895 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.516    13.411    DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[7]_inst_i_2_n_2
    SLICE_X110Y103       LUT3 (Prop_lut3_I0_O)        0.051    13.462 r  DataPath_module_inst/IR_REG_inst/ALUResult_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.578    14.040    DataPath_module_inst/IR_REG_inst/Q_reg[24]_32[7]
    SLICE_X118Y100       LUT5 (Prop_lut5_I0_O)        0.129    14.169 r  DataPath_module_inst/IR_REG_inst/Q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    14.169    DataPath_module_inst/PC_inst/Q_reg[31]_0[7]
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)       15.000    15.000 f  
    AD23                                              0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.695    15.695 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.401    17.096    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    17.168 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         1.108    18.276    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.169    18.446    
                         clock uncertainty           -0.035    18.410    
    SLICE_X118Y100       FDRE (Setup_fdre_C_D)        0.068    18.478    DataPath_module_inst/PC_inst/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         18.478    
                         arrival time                         -14.169    
  -------------------------------------------------------------------
                         slack                                  4.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 DataPath_module_inst/PC_inst/Q_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PCP4_REG_inst/Q_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.206ns (65.812%)  route 0.107ns (34.188%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 7.008 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.602     6.470    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y100       FDRE (Prop_fdre_C_Q)         0.123     6.593 r  DataPath_module_inst/PC_inst/Q_reg[1]/Q
                         net (fo=2, routed)           0.107     6.700    DataPath_module_inst/PC_inst/Q[1]
    SLICE_X119Y99        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     6.783 r  DataPath_module_inst/PC_inst/Q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.783    DataPath_module_inst/PCP4_REG_inst/D[1]
    SLICE_X119Y99        FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.818     7.008    DataPath_module_inst/PCP4_REG_inst/CLK_IBUF_BUFG
    SLICE_X119Y99        FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.321     6.686    
    SLICE_X119Y99        FDRE (Hold_fdre_C_D)         0.079     6.765    DataPath_module_inst/PCP4_REG_inst/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.765    
                         arrival time                           6.783    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DataPath_module_inst/PC_inst/Q_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PCP4_REG_inst/Q_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.340ns  (logic 0.233ns (68.527%)  route 0.107ns (31.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 7.008 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.602     6.470    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y100       FDRE (Prop_fdre_C_Q)         0.123     6.593 r  DataPath_module_inst/PC_inst/Q_reg[1]/Q
                         net (fo=2, routed)           0.107     6.700    DataPath_module_inst/PC_inst/Q[1]
    SLICE_X119Y99        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.110     6.810 r  DataPath_module_inst/PC_inst/Q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.810    DataPath_module_inst/PCP4_REG_inst/D[2]
    SLICE_X119Y99        FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.818     7.008    DataPath_module_inst/PCP4_REG_inst/CLK_IBUF_BUFG
    SLICE_X119Y99        FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.321     6.686    
    SLICE_X119Y99        FDRE (Hold_fdre_C_D)         0.079     6.765    DataPath_module_inst/PCP4_REG_inst/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.765    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DataPath_module_inst/PC_inst/Q_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PCP4_REG_inst/Q_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.375ns  (logic 0.268ns (71.464%)  route 0.107ns (28.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 7.008 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.602     6.470    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y100       FDRE (Prop_fdre_C_Q)         0.123     6.593 r  DataPath_module_inst/PC_inst/Q_reg[1]/Q
                         net (fo=2, routed)           0.107     6.700    DataPath_module_inst/PC_inst/Q[1]
    SLICE_X119Y99        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     6.845 r  DataPath_module_inst/PC_inst/Q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.845    DataPath_module_inst/PCP4_REG_inst/D[3]
    SLICE_X119Y99        FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.818     7.008    DataPath_module_inst/PCP4_REG_inst/CLK_IBUF_BUFG
    SLICE_X119Y99        FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.321     6.686    
    SLICE_X119Y99        FDRE (Hold_fdre_C_D)         0.079     6.765    DataPath_module_inst/PCP4_REG_inst/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.765    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DataPath_module_inst/PCP4_REG_inst/Q_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PC_inst/Q_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.192ns  (logic 0.135ns (70.450%)  route 0.057ns (29.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.602     6.470    DataPath_module_inst/PCP4_REG_inst/CLK_IBUF_BUFG
    SLICE_X119Y100       FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y100       FDRE (Prop_fdre_C_Q)         0.107     6.577 r  DataPath_module_inst/PCP4_REG_inst/Q_reg[7]/Q
                         net (fo=4, routed)           0.057     6.634    DataPath_module_inst/IR_REG_inst/RF_reg[9][31][7]
    SLICE_X118Y100       LUT5 (Prop_lut5_I2_O)        0.028     6.662 r  DataPath_module_inst/IR_REG_inst/Q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.662    DataPath_module_inst/PC_inst/Q_reg[31]_0[7]
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.809     6.999    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.481    
    SLICE_X118Y100       FDRE (Hold_fdre_C_D)         0.093     6.574    DataPath_module_inst/PC_inst/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.662    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DataPath_module_inst/PCP4_REG_inst/Q_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PC_inst/Q_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.193ns  (logic 0.135ns (69.855%)  route 0.058ns (30.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.601     6.469    DataPath_module_inst/PCP4_REG_inst/CLK_IBUF_BUFG
    SLICE_X119Y103       FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y103       FDRE (Prop_fdre_C_Q)         0.107     6.576 r  DataPath_module_inst/PCP4_REG_inst/Q_reg[18]/Q
                         net (fo=4, routed)           0.058     6.635    DataPath_module_inst/IR_REG_inst/RF_reg[9][31][18]
    SLICE_X118Y103       LUT5 (Prop_lut5_I4_O)        0.028     6.663 r  DataPath_module_inst/IR_REG_inst/Q[18]_i_1__0/O
                         net (fo=1, routed)           0.000     6.663    DataPath_module_inst/PC_inst/Q_reg[31]_0[18]
    SLICE_X118Y103       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.808     6.998    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y103       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.480    
    SLICE_X118Y103       FDRE (Hold_fdre_C_D)         0.093     6.573    DataPath_module_inst/PC_inst/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.663    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DataPath_module_inst/PC_inst/Q_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/PCP4_REG_inst/Q_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.388ns  (logic 0.281ns (72.421%)  route 0.107ns (27.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 7.008 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.602     6.470    DataPath_module_inst/PC_inst/CLK_IBUF_BUFG
    SLICE_X118Y100       FDRE                                         r  DataPath_module_inst/PC_inst/Q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y100       FDRE (Prop_fdre_C_Q)         0.123     6.593 r  DataPath_module_inst/PC_inst/Q_reg[1]/Q
                         net (fo=2, routed)           0.107     6.700    DataPath_module_inst/PC_inst/Q[1]
    SLICE_X119Y99        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.158     6.858 r  DataPath_module_inst/PC_inst/Q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.858    DataPath_module_inst/PCP4_REG_inst/D[4]
    SLICE_X119Y99        FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.818     7.008    DataPath_module_inst/PCP4_REG_inst/CLK_IBUF_BUFG
    SLICE_X119Y99        FDRE                                         r  DataPath_module_inst/PCP4_REG_inst/Q_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.321     6.686    
    SLICE_X119Y99        FDRE (Hold_fdre_C_D)         0.079     6.765    DataPath_module_inst/PCP4_REG_inst/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.765    
                         arrival time                           6.858    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 DataPath_module_inst/WD_REG_inst/Q_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/DM_inst/RAM_reg/DIBDI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.276ns  (logic 0.098ns (35.529%)  route 0.178ns (64.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.454ns = ( 6.454 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.586     6.454    DataPath_module_inst/WD_REG_inst/CLK_IBUF_BUFG
    SLICE_X109Y98        FDRE                                         r  DataPath_module_inst/WD_REG_inst/Q_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.098     6.552 r  DataPath_module_inst/WD_REG_inst/Q_reg[25]/Q
                         net (fo=1, routed)           0.178     6.730    DataPath_module_inst/DM_inst/RAM_reg_1[25]
    RAMB18_X7Y38         RAMB18E1                                     r  DataPath_module_inst/DM_inst/RAM_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.814     7.003    DataPath_module_inst/DM_inst/RAM_reg_0
    RAMB18_X7Y38         RAMB18E1                                     r  DataPath_module_inst/DM_inst/RAM_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.489     6.514    
    RAMB18_X7Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.117     6.631    DataPath_module_inst/DM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -6.631    
                         arrival time                           6.730    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 DataPath_module_inst/WD_REG_inst/Q_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/DM_inst/RAM_reg/DIADI[10]
                            (falling edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.279ns  (logic 0.098ns (35.146%)  route 0.181ns (64.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 7.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.454ns = ( 6.454 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.586     6.454    DataPath_module_inst/WD_REG_inst/CLK_IBUF_BUFG
    SLICE_X107Y97        FDRE                                         r  DataPath_module_inst/WD_REG_inst/Q_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.098     6.552 r  DataPath_module_inst/WD_REG_inst/Q_reg[10]/Q
                         net (fo=1, routed)           0.181     6.733    DataPath_module_inst/DM_inst/RAM_reg_1[10]
    RAMB18_X7Y38         RAMB18E1                                     r  DataPath_module_inst/DM_inst/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.815     7.004    DataPath_module_inst/DM_inst/RAM_reg_0
    RAMB18_X7Y38         RAMB18E1                                     r  DataPath_module_inst/DM_inst/RAM_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.489     6.515    
    RAMB18_X7Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.119     6.634    DataPath_module_inst/DM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.733    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 DataPath_module_inst/MA_REG_inst/Q_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/DM_inst/RAM_reg/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.285ns  (logic 0.098ns (34.389%)  route 0.187ns (65.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.453ns = ( 6.453 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.585     6.453    DataPath_module_inst/MA_REG_inst/CLK_IBUF_BUFG
    SLICE_X111Y95        FDRE                                         r  DataPath_module_inst/MA_REG_inst/Q_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.098     6.551 r  DataPath_module_inst/MA_REG_inst/Q_reg[6]/Q
                         net (fo=2, routed)           0.187     6.738    DataPath_module_inst/DM_inst/Q[4]
    RAMB18_X7Y38         RAMB18E1                                     r  DataPath_module_inst/DM_inst/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.814     7.003    DataPath_module_inst/DM_inst/RAM_reg_0
    RAMB18_X7Y38         RAMB18E1                                     r  DataPath_module_inst/DM_inst/RAM_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.509     6.494    
    RAMB18_X7Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.145     6.639    DataPath_module_inst/DM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -6.639    
                         arrival time                           6.738    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 DataPath_module_inst/MA_REG_inst/Q_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DataPath_module_inst/DM_inst/RAM_reg/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK fall@5.000ns - CLK fall@5.000ns)
  Data Path Delay:        0.326ns  (logic 0.107ns (32.872%)  route 0.219ns (67.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.453ns = ( 6.453 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.133     5.133 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.709     5.842    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.868 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.585     6.453    DataPath_module_inst/MA_REG_inst/CLK_IBUF_BUFG
    SLICE_X111Y95        FDRE                                         r  DataPath_module_inst/MA_REG_inst/Q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.107     6.560 r  DataPath_module_inst/MA_REG_inst/Q_reg[3]/Q
                         net (fo=2, routed)           0.219     6.779    DataPath_module_inst/DM_inst/Q[1]
    RAMB18_X7Y38         RAMB18E1                                     r  DataPath_module_inst/DM_inst/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK fall edge)        5.000     5.000 f  
    AD23                                              0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    AD23                 IBUF (Prop_ibuf_I_O)         0.382     5.382 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.778     6.160    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.190 f  CLK_IBUF_BUFG_inst/O
                         net (fo=826, routed)         0.814     7.003    DataPath_module_inst/DM_inst/RAM_reg_0
    RAMB18_X7Y38         RAMB18E1                                     r  DataPath_module_inst/DM_inst/RAM_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.509     6.494    
    RAMB18_X7Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     6.677    DataPath_module_inst/DM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -6.677    
                         arrival time                           6.779    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         10.000      8.107      RAMB18_X7Y38    DataPath_module_inst/DM_inst/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893         10.000      8.107      RAMB18_X7Y38    DataPath_module_inst/DM_inst/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.349         10.000      8.651      BUFGCTRL_X0Y0   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X111Y95   DataPath_module_inst/MA_REG_inst/Q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X117Y102  DataPath_module_inst/REG_FILE_inst/RF_reg[10][21]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X115Y111  DataPath_module_inst/REG_FILE_inst/RF_reg[10][28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X115Y111  DataPath_module_inst/REG_FILE_inst/RF_reg[10][29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X114Y107  DataPath_module_inst/REG_FILE_inst/RF_reg[14][31]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X115Y102  DataPath_module_inst/REG_FILE_inst/RF_reg[4][18]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X115Y102  DataPath_module_inst/REG_FILE_inst/RF_reg[4][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X111Y95   DataPath_module_inst/MA_REG_inst/Q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X111Y95   DataPath_module_inst/MA_REG_inst/Q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X115Y111  DataPath_module_inst/REG_FILE_inst/RF_reg[10][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X115Y111  DataPath_module_inst/REG_FILE_inst/RF_reg[10][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X106Y98   DataPath_module_inst/RegI_inst/Q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X106Y98   DataPath_module_inst/RegI_inst/Q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X106Y96   DataPath_module_inst/RegI_inst/Q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y97   DataPath_module_inst/RegI_inst/Q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X104Y97   DataPath_module_inst/RegI_inst/Q_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X106Y98   DataPath_module_inst/RegI_inst/Q_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X111Y95   DataPath_module_inst/MA_REG_inst/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X111Y95   DataPath_module_inst/MA_REG_inst/Q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X111Y95   DataPath_module_inst/MA_REG_inst/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X111Y95   DataPath_module_inst/MA_REG_inst/Q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X111Y95   DataPath_module_inst/MA_REG_inst/Q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X110Y102  DataPath_module_inst/REG_FILE_inst/RF_reg[10][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X110Y102  DataPath_module_inst/REG_FILE_inst/RF_reg[10][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X110Y102  DataPath_module_inst/REG_FILE_inst/RF_reg[10][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X115Y111  DataPath_module_inst/REG_FILE_inst/RF_reg[10][20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X115Y111  DataPath_module_inst/REG_FILE_inst/RF_reg[10][25]/C



