--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml cc123.twx cc123.ncd -o cc123.twr cc123.pcf

Design file:              cc123.ncd
Physical constraint file: cc123.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q<0>        |    9.425(R)|clk_BUFGP         |   0.000|
q<1>        |    9.664(R)|clk_BUFGP         |   0.000|
q<2>        |    9.456(R)|clk_BUFGP         |   0.000|
q<3>        |    9.423(R)|clk_BUFGP         |   0.000|
q<4>        |    9.633(R)|clk_BUFGP         |   0.000|
q<5>        |    9.432(R)|clk_BUFGP         |   0.000|
q<6>        |    9.583(R)|clk_BUFGP         |   0.000|
q<7>        |    9.414(R)|clk_BUFGP         |   0.000|
q<8>        |    9.436(R)|clk_BUFGP         |   0.000|
q<9>        |    9.443(R)|clk_BUFGP         |   0.000|
q<10>       |    9.652(R)|clk_BUFGP         |   0.000|
q<11>       |    9.484(R)|clk_BUFGP         |   0.000|
q<12>       |    9.326(R)|clk_BUFGP         |   0.000|
q<13>       |    9.570(R)|clk_BUFGP         |   0.000|
q<14>       |    9.476(R)|clk_BUFGP         |   0.000|
q<15>       |    9.461(R)|clk_BUFGP         |   0.000|
q<16>       |    9.384(R)|clk_BUFGP         |   0.000|
q<17>       |    9.420(R)|clk_BUFGP         |   0.000|
q<18>       |    9.502(R)|clk_BUFGP         |   0.000|
q<19>       |    9.678(R)|clk_BUFGP         |   0.000|
q<20>       |    9.443(R)|clk_BUFGP         |   0.000|
q<21>       |    9.410(R)|clk_BUFGP         |   0.000|
q<22>       |    9.416(R)|clk_BUFGP         |   0.000|
q<23>       |    9.463(R)|clk_BUFGP         |   0.000|
q<24>       |    9.257(R)|clk_BUFGP         |   0.000|
q<25>       |    9.412(R)|clk_BUFGP         |   0.000|
q<26>       |    9.487(R)|clk_BUFGP         |   0.000|
q<27>       |    9.408(R)|clk_BUFGP         |   0.000|
q<28>       |   10.198(R)|clk_BUFGP         |   0.000|
q<29>       |   11.863(R)|clk_BUFGP         |   0.000|
q<30>       |   11.677(R)|clk_BUFGP         |   0.000|
q<31>       |   11.684(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.197|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun  5 15:13:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 599 MB



