$date
	Sun Aug 09 05:40:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out8 $end
$var wire 1 " out7 $end
$var wire 1 # out6 $end
$var wire 1 $ out5 $end
$var wire 1 % out4 $end
$var wire 1 & out3 $end
$var wire 1 ' out2 $end
$var wire 1 ( out1 $end
$var reg 1 ) p1 $end
$var reg 1 * p10 $end
$var reg 1 + p11 $end
$var reg 1 , p12 $end
$var reg 1 - p13 $end
$var reg 1 . p14 $end
$var reg 1 / p2 $end
$var reg 1 0 p3 $end
$var reg 1 1 p4 $end
$var reg 1 2 p5 $end
$var reg 1 3 p6 $end
$var reg 1 4 p7 $end
$var reg 1 5 p8 $end
$var reg 1 6 p9 $end
$scope module T1a $end
$var wire 1 7 A1 $end
$var wire 1 8 A2 $end
$var wire 1 9 A3 $end
$var wire 1 : NA $end
$var wire 1 ; NB $end
$var wire 1 < NC $end
$var wire 1 ( Y $end
$var wire 1 ) inA $end
$var wire 1 / inB $end
$var wire 1 0 inC $end
$upscope $end
$scope module T1b $end
$var wire 1 ' Y $end
$var wire 1 ) inA $end
$var wire 1 / inB $end
$var wire 1 0 inC $end
$upscope $end
$scope module T1c $end
$var wire 1 = A1 $end
$var wire 1 > A2 $end
$var wire 1 ? A3 $end
$var wire 1 @ A4 $end
$var wire 1 A A5 $end
$var wire 1 B A6 $end
$var wire 1 C A7 $end
$var wire 1 D A8 $end
$var wire 1 E NA $end
$var wire 1 F NB $end
$var wire 1 G NC $end
$var wire 1 H ND $end
$var wire 1 & Y $end
$var wire 1 1 inA $end
$var wire 1 2 inB $end
$var wire 1 3 inC $end
$var wire 1 4 inD $end
$upscope $end
$scope module T1d $end
$var wire 1 % Y $end
$var wire 1 1 inA $end
$var wire 1 2 inB $end
$var wire 1 3 inC $end
$var wire 1 4 inD $end
$upscope $end
$scope module T2a $end
$var wire 1 I A1 $end
$var wire 1 J A2 $end
$var wire 1 K A3 $end
$var wire 1 L A4 $end
$var wire 1 M NB $end
$var wire 1 N NC $end
$var wire 1 O ND $end
$var wire 1 " Y $end
$var wire 1 + inA $end
$var wire 1 , inB $end
$var wire 1 - inC $end
$var wire 1 . inD $end
$upscope $end
$scope module T2b $end
$var wire 1 $ Y $end
$var wire 1 5 inA $end
$var wire 1 6 inB $end
$var wire 1 * inC $end
$upscope $end
$scope module T2c $end
$var wire 1 P A1 $end
$var wire 1 Q A2 $end
$var wire 1 R NC $end
$var wire 1 ! Y $end
$var wire 1 + inA $end
$var wire 1 , inB $end
$var wire 1 - inC $end
$var wire 1 . inD $end
$upscope $end
$scope module T2d $end
$var wire 1 # Y $end
$var wire 1 5 inA $end
$var wire 1 6 inB $end
$var wire 1 * inC $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1(
17
19
1<
1;
1'
1:
08
00
0/
0)
#2
0(
07
09
0<
10
#3
1(
19
1<
0;
0'
00
1/
#4
0(
09
0<
10
#5
1(
17
1<
1;
1'
0:
00
0/
1)
#6
07
0<
18
10
#7
0(
1<
08
0;
0'
00
1/
#8
1(
0<
18
10
#9
1&
1%
1=
1H
1G
0>
1F
0?
0@
1E
0A
0B
0C
0D
04
03
02
01
#10
0&
0%
0=
0H
14
#11
1%
1H
0G
04
13
#12
1&
0%
0H
1>
14
#13
0&
1H
1G
0>
0F
04
03
12
#14
1&
0H
1?
14
#15
1&
1@
1H
0?
0G
04
13
#16
0&
0@
0H
14
#17
1%
1H
1G
1F
0E
04
03
02
11
#18
1&
0%
0H
1C
14
#19
1&
1%
1D
1H
0C
0G
04
13
#20
0&
0D
0H
14
#21
1&
1A
1H
1G
0F
04
03
12
#22
0&
0A
0H
14
#23
1H
0G
04
13
#24
1&
0H
1B
14
#25
1$
1#
1*
16
15
#26
0$
0*
#27
1$
0#
1*
06
#28
0*
#29
1#
1*
16
05
#30
0$
0*
#31
0#
1$
1*
06
#32
1#
0*
#33
0"
0L
0J
0I
0K
0O
0P
0N
0R
0M
1!
1Q
1.
1-
1,
1+
#34
1"
1L
1O
0Q
0.
#35
0L
1J
0O
1P
1Q
1N
1R
1.
0-
#36
1L
1O
0P
0Q
0.
#37
0L
0J
1K
0O
1Q
0N
0R
1M
1!
1.
1-
0,
#38
1L
0!
1O
0Q
0.
#39
0L
1!
1J
0O
1P
1Q
1N
1R
1.
0-
#40
1I
1L
0!
1O
0P
0Q
0.
#41
0"
0I
0O
0N
0R
0M
1!
0J
0K
0L
1.
1-
1,
0+
#42
1O
0.
#43
0O
1P
1N
1R
1.
0-
#44
1O
0P
0.
#45
0O
0N
0R
1M
0!
1.
1-
0,
#46
1O
0.
#47
1!
0O
1P
1N
1R
1.
0-
#48
1"
1I
0!
1O
0P
0.
#50
