.nh
.TH "SDOT (indexed)" "7" " "  "instruction" "sve"
.SS SDOT (indexed)
 Signed integer indexed dot product

 The signed integer indexed dot product instruction computes the dot product of
 a group of four signed 8-bit or 16-bit integer values held in each 32-bit or
 64-bit element of the first source vector multiplied by a group of four signed
 8-bit or 16-bit integer values in an indexed 32-bit or 64-bit element of the
 second source vector, and then destructively adds the widened dot product to
 the corresponding 32-bit or 64-bit element of the destination vector.

 The groups within the second source vector are specified using an immediate
 index which selects the same group position within each 128-bit vector segment.
 The index range is from 0 to one less than the number of groups per 128-bit
 segment, encoded in 1 to 2 bits depending on the size of the group. This
 instruction is unpredicated.

 Status : Green

 Predicated : False

 takes_pred_movprfx : False


It has encodings from 2 classes: 32-bit and 64-bit

.SS 32-bit - A64 - sdot_z_zzzi_s
 
                       21                                          
                     22 |                                          
                   23 | |                    10                    
                 24 | | |  19    16        11 |         5         0
                  | | | |   |     |         | |         |         |
   0 1 0 0 0 1 0 0|1|0|1|. .|. . .|0 0 0 0 0|0|. . . . .|. . . . .|
                  | |   |   |               | |         |
                  | |   |   `-Zm            | `-Zn      `-Zda
                  | |   `-i2                `-U
                  | `-size<0>
                  `-size<1>
  
  
 
.SS 32-bit
 
 SDOT    <Zda>.S, <Zn>.B, <Zm>.B[<imm>]
 
 if !HaveSVE() then UNDEFINED;
 integer esize = 32;
 integer index = UInt(i2);
 integer n = UInt(Zn);
 integer m = UInt(Zm);
 integer da = UInt(Zda);
.SS 64-bit - A64 - sdot_z_zzzi_d
 
                       21                                          
                     22 |                                          
                   23 | |                    10                    
                 24 | | |20      16        11 |         5         0
                  | | | | |       |         | |         |         |
   0 1 0 0 0 1 0 0|1|1|1|.|. . . .|0 0 0 0 0|0|. . . . .|. . . . .|
                  | |   | |                 | |         |
                  | |   | `-Zm              | `-Zn      `-Zda
                  | |   `-i1                `-U
                  | `-size<0>
                  `-size<1>
  
  
 
.SS 64-bit
 
 SDOT    <Zda>.D, <Zn>.H, <Zm>.H[<imm>]
 
 if !HaveSVE() then UNDEFINED;
 integer esize = 64;
 integer index = UInt(i1);
 integer n = UInt(Zn);
 integer m = UInt(Zm);
 integer da = UInt(Zda);
 
 CheckSVEEnabled();
 integer elements = VL DIV esize;
 integer eltspersegment = 128 DIV esize;
 bits(VL) operand1 = Z[n];
 bits(VL) operand2 = Z[m];
 bits(VL) operand3 = Z[da];
 bits(VL) result;
 
 for e = 0 to elements-1
     integer segmentbase = e - e MOD eltspersegment;
     integer s = segmentbase + index;
     bits(esize) res = Elem[operand3, e, esize];
     for i = 0 to 3
         integer element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
         integer element2 = SInt(Elem[operand2, 4 * s + i, esize DIV 4]);
         res = res + element1 * element2;
     Elem[result, e, esize] = res;
 
 Z[da] = result;
 

.SS Assembler Symbols

 <Zda>
  Encoded in Zda
  Is the name of the third source and destination scalable vector register,
  encoded in the "Zda" field.

 <Zn>
  Encoded in Zn
  Is the name of the first source scalable vector register, encoded in the "Zn"
  field.

 <Zm>
  Encoded in Zm
  For the 32-bit variant: is the name of the second source scalable vector
  register Z0-Z7, encoded in the "Zm" field.

 <Zm>
  Encoded in Zm
  For the 64-bit variant: is the name of the second source scalable vector
  register Z0-Z15, encoded in the "Zm" field.

 <imm>
  Encoded in i2
  For the 32-bit variant: is the immediate index of a quadtuplet of four 8-bit
  elements within each 128-bit vector segment, in the range 0 to 3, encoded in
  the "i2" field.

 <imm>
  Encoded in i1
  For the 64-bit variant: is the immediate index of a quadtuplet of four 16-bit
  elements within each 128-bit vector segment, in the range 0 to 1, encoded in
  the "i1" field.



.SS Operation

 CheckSVEEnabled();
 integer elements = VL DIV esize;
 integer eltspersegment = 128 DIV esize;
 bits(VL) operand1 = Z[n];
 bits(VL) operand2 = Z[m];
 bits(VL) operand3 = Z[da];
 bits(VL) result;
 
 for e = 0 to elements-1
     integer segmentbase = e - e MOD eltspersegment;
     integer s = segmentbase + index;
     bits(esize) res = Elem[operand3, e, esize];
     for i = 0 to 3
         integer element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
         integer element2 = SInt(Elem[operand2, 4 * s + i, esize DIV 4]);
         res = res + element1 * element2;
     Elem[result, e, esize] = res;
 
 Z[da] = result;

