// Generated 05/12/2024 GMT

/*
 * Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
 * All rights reserved.
 * 
 * This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 * 
 * Redistribution and use in source and binary forms, with or without modification, are
 * permitted provided that the following conditions are met:
 * 
 *     1. Redistributions of source code must retain the above copyright notice, this list of
 *        conditions and the following disclaimer.
 * 
 *     2. Redistributions in binary form must reproduce the above copyright notice, this list
 *        of conditions and the following disclaimer in the documentation and/or other
 *        materials provided with the distribution. Publication is not required when
 *        this file is used in an embedded application.
 * 
 *     3. Microchip's name may not be used to endorse or promote products derived from this
 *        software without specific prior written permission.
 * 
 * THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _PIC18F16Q20_INC_
#define _PIC18F16Q20_INC_

/*
 * Assembly Header file for the Microchip PIC Microcontroller
 * PIC18F16Q20
 */

/*
 * Device Registers
 */

// Register: PRLOCK
#define PRLOCK PRLOCK
PRLOCK                                   equ 0038h
// bitfield definitions
PRLOCK_PRLOCKED_POSN                     equ 0000h
PRLOCK_PRLOCKED_POSITION                 equ 0000h
PRLOCK_PRLOCKED_SIZE                     equ 0001h
PRLOCK_PRLOCKED_LENGTH                   equ 0001h
PRLOCK_PRLOCKED_MASK                     equ 0001h

// Register: MAINPR
#define MAINPR MAINPR
MAINPR                                   equ 0039h
// bitfield definitions
MAINPR_PR_POSN                           equ 0000h
MAINPR_PR_POSITION                       equ 0000h
MAINPR_PR_SIZE                           equ 0003h
MAINPR_PR_LENGTH                         equ 0003h
MAINPR_PR_MASK                           equ 0007h
MAINPR_PR0_POSN                          equ 0000h
MAINPR_PR0_POSITION                      equ 0000h
MAINPR_PR0_SIZE                          equ 0001h
MAINPR_PR0_LENGTH                        equ 0001h
MAINPR_PR0_MASK                          equ 0001h
MAINPR_PR1_POSN                          equ 0001h
MAINPR_PR1_POSITION                      equ 0001h
MAINPR_PR1_SIZE                          equ 0001h
MAINPR_PR1_LENGTH                        equ 0001h
MAINPR_PR1_MASK                          equ 0002h
MAINPR_PR2_POSN                          equ 0002h
MAINPR_PR2_POSITION                      equ 0002h
MAINPR_PR2_SIZE                          equ 0001h
MAINPR_PR2_LENGTH                        equ 0001h
MAINPR_PR2_MASK                          equ 0004h
MAINPR_MAINPR_POSN                       equ 0000h
MAINPR_MAINPR_POSITION                   equ 0000h
MAINPR_MAINPR_SIZE                       equ 0003h
MAINPR_MAINPR_LENGTH                     equ 0003h
MAINPR_MAINPR_MASK                       equ 0007h
MAINPR_MAINPR0_POSN                      equ 0000h
MAINPR_MAINPR0_POSITION                  equ 0000h
MAINPR_MAINPR0_SIZE                      equ 0001h
MAINPR_MAINPR0_LENGTH                    equ 0001h
MAINPR_MAINPR0_MASK                      equ 0001h
MAINPR_MAINPR1_POSN                      equ 0001h
MAINPR_MAINPR1_POSITION                  equ 0001h
MAINPR_MAINPR1_SIZE                      equ 0001h
MAINPR_MAINPR1_LENGTH                    equ 0001h
MAINPR_MAINPR1_MASK                      equ 0002h
MAINPR_MAINPR2_POSN                      equ 0002h
MAINPR_MAINPR2_POSITION                  equ 0002h
MAINPR_MAINPR2_SIZE                      equ 0001h
MAINPR_MAINPR2_LENGTH                    equ 0001h
MAINPR_MAINPR2_MASK                      equ 0004h

// Register: ISRPR
#define ISRPR ISRPR
ISRPR                                    equ 003Ah
// bitfield definitions
ISRPR_PR_POSN                            equ 0000h
ISRPR_PR_POSITION                        equ 0000h
ISRPR_PR_SIZE                            equ 0003h
ISRPR_PR_LENGTH                          equ 0003h
ISRPR_PR_MASK                            equ 0007h
ISRPR_PR0_POSN                           equ 0000h
ISRPR_PR0_POSITION                       equ 0000h
ISRPR_PR0_SIZE                           equ 0001h
ISRPR_PR0_LENGTH                         equ 0001h
ISRPR_PR0_MASK                           equ 0001h
ISRPR_PR1_POSN                           equ 0001h
ISRPR_PR1_POSITION                       equ 0001h
ISRPR_PR1_SIZE                           equ 0001h
ISRPR_PR1_LENGTH                         equ 0001h
ISRPR_PR1_MASK                           equ 0002h
ISRPR_PR2_POSN                           equ 0002h
ISRPR_PR2_POSITION                       equ 0002h
ISRPR_PR2_SIZE                           equ 0001h
ISRPR_PR2_LENGTH                         equ 0001h
ISRPR_PR2_MASK                           equ 0004h
ISRPR_ISRPR_POSN                         equ 0000h
ISRPR_ISRPR_POSITION                     equ 0000h
ISRPR_ISRPR_SIZE                         equ 0003h
ISRPR_ISRPR_LENGTH                       equ 0003h
ISRPR_ISRPR_MASK                         equ 0007h
ISRPR_ISRPR0_POSN                        equ 0000h
ISRPR_ISRPR0_POSITION                    equ 0000h
ISRPR_ISRPR0_SIZE                        equ 0001h
ISRPR_ISRPR0_LENGTH                      equ 0001h
ISRPR_ISRPR0_MASK                        equ 0001h
ISRPR_ISRPR1_POSN                        equ 0001h
ISRPR_ISRPR1_POSITION                    equ 0001h
ISRPR_ISRPR1_SIZE                        equ 0001h
ISRPR_ISRPR1_LENGTH                      equ 0001h
ISRPR_ISRPR1_MASK                        equ 0002h
ISRPR_ISRPR2_POSN                        equ 0002h
ISRPR_ISRPR2_POSITION                    equ 0002h
ISRPR_ISRPR2_SIZE                        equ 0001h
ISRPR_ISRPR2_LENGTH                      equ 0001h
ISRPR_ISRPR2_MASK                        equ 0004h

// Register: DMA1PR
#define DMA1PR DMA1PR
DMA1PR                                   equ 003Bh
// bitfield definitions
DMA1PR_PR_POSN                           equ 0000h
DMA1PR_PR_POSITION                       equ 0000h
DMA1PR_PR_SIZE                           equ 0003h
DMA1PR_PR_LENGTH                         equ 0003h
DMA1PR_PR_MASK                           equ 0007h
DMA1PR_PR0_POSN                          equ 0000h
DMA1PR_PR0_POSITION                      equ 0000h
DMA1PR_PR0_SIZE                          equ 0001h
DMA1PR_PR0_LENGTH                        equ 0001h
DMA1PR_PR0_MASK                          equ 0001h
DMA1PR_PR1_POSN                          equ 0001h
DMA1PR_PR1_POSITION                      equ 0001h
DMA1PR_PR1_SIZE                          equ 0001h
DMA1PR_PR1_LENGTH                        equ 0001h
DMA1PR_PR1_MASK                          equ 0002h
DMA1PR_PR2_POSN                          equ 0002h
DMA1PR_PR2_POSITION                      equ 0002h
DMA1PR_PR2_SIZE                          equ 0001h
DMA1PR_PR2_LENGTH                        equ 0001h
DMA1PR_PR2_MASK                          equ 0004h
DMA1PR_DMA1PR_POSN                       equ 0000h
DMA1PR_DMA1PR_POSITION                   equ 0000h
DMA1PR_DMA1PR_SIZE                       equ 0003h
DMA1PR_DMA1PR_LENGTH                     equ 0003h
DMA1PR_DMA1PR_MASK                       equ 0007h
DMA1PR_DMA1PR0_POSN                      equ 0000h
DMA1PR_DMA1PR0_POSITION                  equ 0000h
DMA1PR_DMA1PR0_SIZE                      equ 0001h
DMA1PR_DMA1PR0_LENGTH                    equ 0001h
DMA1PR_DMA1PR0_MASK                      equ 0001h
DMA1PR_DMA1PR1_POSN                      equ 0001h
DMA1PR_DMA1PR1_POSITION                  equ 0001h
DMA1PR_DMA1PR1_SIZE                      equ 0001h
DMA1PR_DMA1PR1_LENGTH                    equ 0001h
DMA1PR_DMA1PR1_MASK                      equ 0002h
DMA1PR_DMA1PR2_POSN                      equ 0002h
DMA1PR_DMA1PR2_POSITION                  equ 0002h
DMA1PR_DMA1PR2_SIZE                      equ 0001h
DMA1PR_DMA1PR2_LENGTH                    equ 0001h
DMA1PR_DMA1PR2_MASK                      equ 0004h

// Register: DMA2PR
#define DMA2PR DMA2PR
DMA2PR                                   equ 003Ch
// bitfield definitions
DMA2PR_PR_POSN                           equ 0000h
DMA2PR_PR_POSITION                       equ 0000h
DMA2PR_PR_SIZE                           equ 0003h
DMA2PR_PR_LENGTH                         equ 0003h
DMA2PR_PR_MASK                           equ 0007h
DMA2PR_PR0_POSN                          equ 0000h
DMA2PR_PR0_POSITION                      equ 0000h
DMA2PR_PR0_SIZE                          equ 0001h
DMA2PR_PR0_LENGTH                        equ 0001h
DMA2PR_PR0_MASK                          equ 0001h
DMA2PR_PR1_POSN                          equ 0001h
DMA2PR_PR1_POSITION                      equ 0001h
DMA2PR_PR1_SIZE                          equ 0001h
DMA2PR_PR1_LENGTH                        equ 0001h
DMA2PR_PR1_MASK                          equ 0002h
DMA2PR_PR2_POSN                          equ 0002h
DMA2PR_PR2_POSITION                      equ 0002h
DMA2PR_PR2_SIZE                          equ 0001h
DMA2PR_PR2_LENGTH                        equ 0001h
DMA2PR_PR2_MASK                          equ 0004h
DMA2PR_DMA2PR_POSN                       equ 0000h
DMA2PR_DMA2PR_POSITION                   equ 0000h
DMA2PR_DMA2PR_SIZE                       equ 0003h
DMA2PR_DMA2PR_LENGTH                     equ 0003h
DMA2PR_DMA2PR_MASK                       equ 0007h
DMA2PR_DMA2PR0_POSN                      equ 0000h
DMA2PR_DMA2PR0_POSITION                  equ 0000h
DMA2PR_DMA2PR0_SIZE                      equ 0001h
DMA2PR_DMA2PR0_LENGTH                    equ 0001h
DMA2PR_DMA2PR0_MASK                      equ 0001h
DMA2PR_DMA2PR1_POSN                      equ 0001h
DMA2PR_DMA2PR1_POSITION                  equ 0001h
DMA2PR_DMA2PR1_SIZE                      equ 0001h
DMA2PR_DMA2PR1_LENGTH                    equ 0001h
DMA2PR_DMA2PR1_MASK                      equ 0002h
DMA2PR_DMA2PR2_POSN                      equ 0002h
DMA2PR_DMA2PR2_POSITION                  equ 0002h
DMA2PR_DMA2PR2_SIZE                      equ 0001h
DMA2PR_DMA2PR2_LENGTH                    equ 0001h
DMA2PR_DMA2PR2_MASK                      equ 0004h

// Register: DMA3PR
#define DMA3PR DMA3PR
DMA3PR                                   equ 003Dh
// bitfield definitions
DMA3PR_PR_POSN                           equ 0000h
DMA3PR_PR_POSITION                       equ 0000h
DMA3PR_PR_SIZE                           equ 0003h
DMA3PR_PR_LENGTH                         equ 0003h
DMA3PR_PR_MASK                           equ 0007h
DMA3PR_PR0_POSN                          equ 0000h
DMA3PR_PR0_POSITION                      equ 0000h
DMA3PR_PR0_SIZE                          equ 0001h
DMA3PR_PR0_LENGTH                        equ 0001h
DMA3PR_PR0_MASK                          equ 0001h
DMA3PR_PR1_POSN                          equ 0001h
DMA3PR_PR1_POSITION                      equ 0001h
DMA3PR_PR1_SIZE                          equ 0001h
DMA3PR_PR1_LENGTH                        equ 0001h
DMA3PR_PR1_MASK                          equ 0002h
DMA3PR_PR2_POSN                          equ 0002h
DMA3PR_PR2_POSITION                      equ 0002h
DMA3PR_PR2_SIZE                          equ 0001h
DMA3PR_PR2_LENGTH                        equ 0001h
DMA3PR_PR2_MASK                          equ 0004h
DMA3PR_DMA3PR_POSN                       equ 0000h
DMA3PR_DMA3PR_POSITION                   equ 0000h
DMA3PR_DMA3PR_SIZE                       equ 0003h
DMA3PR_DMA3PR_LENGTH                     equ 0003h
DMA3PR_DMA3PR_MASK                       equ 0007h
DMA3PR_DMA3PR0_POSN                      equ 0000h
DMA3PR_DMA3PR0_POSITION                  equ 0000h
DMA3PR_DMA3PR0_SIZE                      equ 0001h
DMA3PR_DMA3PR0_LENGTH                    equ 0001h
DMA3PR_DMA3PR0_MASK                      equ 0001h
DMA3PR_DMA3PR1_POSN                      equ 0001h
DMA3PR_DMA3PR1_POSITION                  equ 0001h
DMA3PR_DMA3PR1_SIZE                      equ 0001h
DMA3PR_DMA3PR1_LENGTH                    equ 0001h
DMA3PR_DMA3PR1_MASK                      equ 0002h
DMA3PR_DMA3PR2_POSN                      equ 0002h
DMA3PR_DMA3PR2_POSITION                  equ 0002h
DMA3PR_DMA3PR2_SIZE                      equ 0001h
DMA3PR_DMA3PR2_LENGTH                    equ 0001h
DMA3PR_DMA3PR2_MASK                      equ 0004h

// Register: DMA4PR
#define DMA4PR DMA4PR
DMA4PR                                   equ 003Eh
// bitfield definitions
DMA4PR_PR_POSN                           equ 0000h
DMA4PR_PR_POSITION                       equ 0000h
DMA4PR_PR_SIZE                           equ 0003h
DMA4PR_PR_LENGTH                         equ 0003h
DMA4PR_PR_MASK                           equ 0007h
DMA4PR_PR0_POSN                          equ 0000h
DMA4PR_PR0_POSITION                      equ 0000h
DMA4PR_PR0_SIZE                          equ 0001h
DMA4PR_PR0_LENGTH                        equ 0001h
DMA4PR_PR0_MASK                          equ 0001h
DMA4PR_PR1_POSN                          equ 0001h
DMA4PR_PR1_POSITION                      equ 0001h
DMA4PR_PR1_SIZE                          equ 0001h
DMA4PR_PR1_LENGTH                        equ 0001h
DMA4PR_PR1_MASK                          equ 0002h
DMA4PR_PR2_POSN                          equ 0002h
DMA4PR_PR2_POSITION                      equ 0002h
DMA4PR_PR2_SIZE                          equ 0001h
DMA4PR_PR2_LENGTH                        equ 0001h
DMA4PR_PR2_MASK                          equ 0004h
DMA4PR_DMA4PR_POSN                       equ 0000h
DMA4PR_DMA4PR_POSITION                   equ 0000h
DMA4PR_DMA4PR_SIZE                       equ 0003h
DMA4PR_DMA4PR_LENGTH                     equ 0003h
DMA4PR_DMA4PR_MASK                       equ 0007h
DMA4PR_DMA4PR0_POSN                      equ 0000h
DMA4PR_DMA4PR0_POSITION                  equ 0000h
DMA4PR_DMA4PR0_SIZE                      equ 0001h
DMA4PR_DMA4PR0_LENGTH                    equ 0001h
DMA4PR_DMA4PR0_MASK                      equ 0001h
DMA4PR_DMA4PR1_POSN                      equ 0001h
DMA4PR_DMA4PR1_POSITION                  equ 0001h
DMA4PR_DMA4PR1_SIZE                      equ 0001h
DMA4PR_DMA4PR1_LENGTH                    equ 0001h
DMA4PR_DMA4PR1_MASK                      equ 0002h
DMA4PR_DMA4PR2_POSN                      equ 0002h
DMA4PR_DMA4PR2_POSITION                  equ 0002h
DMA4PR_DMA4PR2_SIZE                      equ 0001h
DMA4PR_DMA4PR2_LENGTH                    equ 0001h
DMA4PR_DMA4PR2_MASK                      equ 0004h

// Register: SCANPR
#define SCANPR SCANPR
SCANPR                                   equ 003Fh
// bitfield definitions
SCANPR_PR_POSN                           equ 0000h
SCANPR_PR_POSITION                       equ 0000h
SCANPR_PR_SIZE                           equ 0003h
SCANPR_PR_LENGTH                         equ 0003h
SCANPR_PR_MASK                           equ 0007h
SCANPR_PR0_POSN                          equ 0000h
SCANPR_PR0_POSITION                      equ 0000h
SCANPR_PR0_SIZE                          equ 0001h
SCANPR_PR0_LENGTH                        equ 0001h
SCANPR_PR0_MASK                          equ 0001h
SCANPR_PR1_POSN                          equ 0001h
SCANPR_PR1_POSITION                      equ 0001h
SCANPR_PR1_SIZE                          equ 0001h
SCANPR_PR1_LENGTH                        equ 0001h
SCANPR_PR1_MASK                          equ 0002h
SCANPR_PR2_POSN                          equ 0002h
SCANPR_PR2_POSITION                      equ 0002h
SCANPR_PR2_SIZE                          equ 0001h
SCANPR_PR2_LENGTH                        equ 0001h
SCANPR_PR2_MASK                          equ 0004h
SCANPR_SCANPR_POSN                       equ 0000h
SCANPR_SCANPR_POSITION                   equ 0000h
SCANPR_SCANPR_SIZE                       equ 0003h
SCANPR_SCANPR_LENGTH                     equ 0003h
SCANPR_SCANPR_MASK                       equ 0007h
SCANPR_SCANPR0_POSN                      equ 0000h
SCANPR_SCANPR0_POSITION                  equ 0000h
SCANPR_SCANPR0_SIZE                      equ 0001h
SCANPR_SCANPR0_LENGTH                    equ 0001h
SCANPR_SCANPR0_MASK                      equ 0001h
SCANPR_SCANPR1_POSN                      equ 0001h
SCANPR_SCANPR1_POSITION                  equ 0001h
SCANPR_SCANPR1_SIZE                      equ 0001h
SCANPR_SCANPR1_LENGTH                    equ 0001h
SCANPR_SCANPR1_MASK                      equ 0002h
SCANPR_SCANPR2_POSN                      equ 0002h
SCANPR_SCANPR2_POSITION                  equ 0002h
SCANPR_SCANPR2_SIZE                      equ 0001h
SCANPR_SCANPR2_LENGTH                    equ 0001h
SCANPR_SCANPR2_MASK                      equ 0004h

// Register: DMASELECT
#define DMASELECT DMASELECT
DMASELECT                                equ 0040h
// bitfield definitions
DMASELECT_SLCT_POSN                      equ 0000h
DMASELECT_SLCT_POSITION                  equ 0000h
DMASELECT_SLCT_SIZE                      equ 0008h
DMASELECT_SLCT_LENGTH                    equ 0008h
DMASELECT_SLCT_MASK                      equ 00FFh
DMASELECT_SLCT0_POSN                     equ 0000h
DMASELECT_SLCT0_POSITION                 equ 0000h
DMASELECT_SLCT0_SIZE                     equ 0001h
DMASELECT_SLCT0_LENGTH                   equ 0001h
DMASELECT_SLCT0_MASK                     equ 0001h
DMASELECT_SLCT1_POSN                     equ 0001h
DMASELECT_SLCT1_POSITION                 equ 0001h
DMASELECT_SLCT1_SIZE                     equ 0001h
DMASELECT_SLCT1_LENGTH                   equ 0001h
DMASELECT_SLCT1_MASK                     equ 0002h
DMASELECT_SLCT2_POSN                     equ 0002h
DMASELECT_SLCT2_POSITION                 equ 0002h
DMASELECT_SLCT2_SIZE                     equ 0001h
DMASELECT_SLCT2_LENGTH                   equ 0001h
DMASELECT_SLCT2_MASK                     equ 0004h

// Register: DMAnBUF
#define DMAnBUF DMAnBUF
DMAnBUF                                  equ 0041h
// bitfield definitions
DMAnBUF_BUF_POSN                         equ 0000h
DMAnBUF_BUF_POSITION                     equ 0000h
DMAnBUF_BUF_SIZE                         equ 0008h
DMAnBUF_BUF_LENGTH                       equ 0008h
DMAnBUF_BUF_MASK                         equ 00FFh
DMAnBUF_BUF0_POSN                        equ 0000h
DMAnBUF_BUF0_POSITION                    equ 0000h
DMAnBUF_BUF0_SIZE                        equ 0001h
DMAnBUF_BUF0_LENGTH                      equ 0001h
DMAnBUF_BUF0_MASK                        equ 0001h
DMAnBUF_BUF1_POSN                        equ 0001h
DMAnBUF_BUF1_POSITION                    equ 0001h
DMAnBUF_BUF1_SIZE                        equ 0001h
DMAnBUF_BUF1_LENGTH                      equ 0001h
DMAnBUF_BUF1_MASK                        equ 0002h
DMAnBUF_BUF2_POSN                        equ 0002h
DMAnBUF_BUF2_POSITION                    equ 0002h
DMAnBUF_BUF2_SIZE                        equ 0001h
DMAnBUF_BUF2_LENGTH                      equ 0001h
DMAnBUF_BUF2_MASK                        equ 0004h
DMAnBUF_BUF3_POSN                        equ 0003h
DMAnBUF_BUF3_POSITION                    equ 0003h
DMAnBUF_BUF3_SIZE                        equ 0001h
DMAnBUF_BUF3_LENGTH                      equ 0001h
DMAnBUF_BUF3_MASK                        equ 0008h
DMAnBUF_BUF4_POSN                        equ 0004h
DMAnBUF_BUF4_POSITION                    equ 0004h
DMAnBUF_BUF4_SIZE                        equ 0001h
DMAnBUF_BUF4_LENGTH                      equ 0001h
DMAnBUF_BUF4_MASK                        equ 0010h
DMAnBUF_BUF5_POSN                        equ 0005h
DMAnBUF_BUF5_POSITION                    equ 0005h
DMAnBUF_BUF5_SIZE                        equ 0001h
DMAnBUF_BUF5_LENGTH                      equ 0001h
DMAnBUF_BUF5_MASK                        equ 0020h
DMAnBUF_BUF6_POSN                        equ 0006h
DMAnBUF_BUF6_POSITION                    equ 0006h
DMAnBUF_BUF6_SIZE                        equ 0001h
DMAnBUF_BUF6_LENGTH                      equ 0001h
DMAnBUF_BUF6_MASK                        equ 0040h
DMAnBUF_BUF7_POSN                        equ 0007h
DMAnBUF_BUF7_POSITION                    equ 0007h
DMAnBUF_BUF7_SIZE                        equ 0001h
DMAnBUF_BUF7_LENGTH                      equ 0001h
DMAnBUF_BUF7_MASK                        equ 0080h

// Register: DMAnDCNT
#define DMAnDCNT DMAnDCNT
DMAnDCNT                                 equ 0042h

// Register: DMAnDCNTL
#define DMAnDCNTL DMAnDCNTL
DMAnDCNTL                                equ 0042h
// bitfield definitions
DMAnDCNTL_DCNT_POSN                      equ 0000h
DMAnDCNTL_DCNT_POSITION                  equ 0000h
DMAnDCNTL_DCNT_SIZE                      equ 0008h
DMAnDCNTL_DCNT_LENGTH                    equ 0008h
DMAnDCNTL_DCNT_MASK                      equ 00FFh
DMAnDCNTL_DCNT0_POSN                     equ 0000h
DMAnDCNTL_DCNT0_POSITION                 equ 0000h
DMAnDCNTL_DCNT0_SIZE                     equ 0001h
DMAnDCNTL_DCNT0_LENGTH                   equ 0001h
DMAnDCNTL_DCNT0_MASK                     equ 0001h
DMAnDCNTL_DCNT1_POSN                     equ 0001h
DMAnDCNTL_DCNT1_POSITION                 equ 0001h
DMAnDCNTL_DCNT1_SIZE                     equ 0001h
DMAnDCNTL_DCNT1_LENGTH                   equ 0001h
DMAnDCNTL_DCNT1_MASK                     equ 0002h
DMAnDCNTL_DCNT2_POSN                     equ 0002h
DMAnDCNTL_DCNT2_POSITION                 equ 0002h
DMAnDCNTL_DCNT2_SIZE                     equ 0001h
DMAnDCNTL_DCNT2_LENGTH                   equ 0001h
DMAnDCNTL_DCNT2_MASK                     equ 0004h
DMAnDCNTL_DCNT3_POSN                     equ 0003h
DMAnDCNTL_DCNT3_POSITION                 equ 0003h
DMAnDCNTL_DCNT3_SIZE                     equ 0001h
DMAnDCNTL_DCNT3_LENGTH                   equ 0001h
DMAnDCNTL_DCNT3_MASK                     equ 0008h
DMAnDCNTL_DCNT4_POSN                     equ 0004h
DMAnDCNTL_DCNT4_POSITION                 equ 0004h
DMAnDCNTL_DCNT4_SIZE                     equ 0001h
DMAnDCNTL_DCNT4_LENGTH                   equ 0001h
DMAnDCNTL_DCNT4_MASK                     equ 0010h
DMAnDCNTL_DCNT5_POSN                     equ 0005h
DMAnDCNTL_DCNT5_POSITION                 equ 0005h
DMAnDCNTL_DCNT5_SIZE                     equ 0001h
DMAnDCNTL_DCNT5_LENGTH                   equ 0001h
DMAnDCNTL_DCNT5_MASK                     equ 0020h
DMAnDCNTL_DCNT6_POSN                     equ 0006h
DMAnDCNTL_DCNT6_POSITION                 equ 0006h
DMAnDCNTL_DCNT6_SIZE                     equ 0001h
DMAnDCNTL_DCNT6_LENGTH                   equ 0001h
DMAnDCNTL_DCNT6_MASK                     equ 0040h
DMAnDCNTL_DCNT7_POSN                     equ 0007h
DMAnDCNTL_DCNT7_POSITION                 equ 0007h
DMAnDCNTL_DCNT7_SIZE                     equ 0001h
DMAnDCNTL_DCNT7_LENGTH                   equ 0001h
DMAnDCNTL_DCNT7_MASK                     equ 0080h

// Register: DMAnDCNTH
#define DMAnDCNTH DMAnDCNTH
DMAnDCNTH                                equ 0043h
// bitfield definitions
DMAnDCNTH_DCNT_POSN                      equ 0000h
DMAnDCNTH_DCNT_POSITION                  equ 0000h
DMAnDCNTH_DCNT_SIZE                      equ 0008h
DMAnDCNTH_DCNT_LENGTH                    equ 0008h
DMAnDCNTH_DCNT_MASK                      equ 00FFh
DMAnDCNTH_DCNT8_POSN                     equ 0000h
DMAnDCNTH_DCNT8_POSITION                 equ 0000h
DMAnDCNTH_DCNT8_SIZE                     equ 0001h
DMAnDCNTH_DCNT8_LENGTH                   equ 0001h
DMAnDCNTH_DCNT8_MASK                     equ 0001h
DMAnDCNTH_DCNT9_POSN                     equ 0001h
DMAnDCNTH_DCNT9_POSITION                 equ 0001h
DMAnDCNTH_DCNT9_SIZE                     equ 0001h
DMAnDCNTH_DCNT9_LENGTH                   equ 0001h
DMAnDCNTH_DCNT9_MASK                     equ 0002h
DMAnDCNTH_DCNT10_POSN                    equ 0002h
DMAnDCNTH_DCNT10_POSITION                equ 0002h
DMAnDCNTH_DCNT10_SIZE                    equ 0001h
DMAnDCNTH_DCNT10_LENGTH                  equ 0001h
DMAnDCNTH_DCNT10_MASK                    equ 0004h
DMAnDCNTH_DCNT11_POSN                    equ 0003h
DMAnDCNTH_DCNT11_POSITION                equ 0003h
DMAnDCNTH_DCNT11_SIZE                    equ 0001h
DMAnDCNTH_DCNT11_LENGTH                  equ 0001h
DMAnDCNTH_DCNT11_MASK                    equ 0008h

// Register: DMAnDPTR
#define DMAnDPTR DMAnDPTR
DMAnDPTR                                 equ 0044h

// Register: DMAnDPTRL
#define DMAnDPTRL DMAnDPTRL
DMAnDPTRL                                equ 0044h
// bitfield definitions
DMAnDPTRL_DPTR_POSN                      equ 0000h
DMAnDPTRL_DPTR_POSITION                  equ 0000h
DMAnDPTRL_DPTR_SIZE                      equ 0008h
DMAnDPTRL_DPTR_LENGTH                    equ 0008h
DMAnDPTRL_DPTR_MASK                      equ 00FFh
DMAnDPTRL_DPTR0_POSN                     equ 0000h
DMAnDPTRL_DPTR0_POSITION                 equ 0000h
DMAnDPTRL_DPTR0_SIZE                     equ 0001h
DMAnDPTRL_DPTR0_LENGTH                   equ 0001h
DMAnDPTRL_DPTR0_MASK                     equ 0001h
DMAnDPTRL_DPTR1_POSN                     equ 0001h
DMAnDPTRL_DPTR1_POSITION                 equ 0001h
DMAnDPTRL_DPTR1_SIZE                     equ 0001h
DMAnDPTRL_DPTR1_LENGTH                   equ 0001h
DMAnDPTRL_DPTR1_MASK                     equ 0002h
DMAnDPTRL_DPTR2_POSN                     equ 0002h
DMAnDPTRL_DPTR2_POSITION                 equ 0002h
DMAnDPTRL_DPTR2_SIZE                     equ 0001h
DMAnDPTRL_DPTR2_LENGTH                   equ 0001h
DMAnDPTRL_DPTR2_MASK                     equ 0004h
DMAnDPTRL_DPTR3_POSN                     equ 0003h
DMAnDPTRL_DPTR3_POSITION                 equ 0003h
DMAnDPTRL_DPTR3_SIZE                     equ 0001h
DMAnDPTRL_DPTR3_LENGTH                   equ 0001h
DMAnDPTRL_DPTR3_MASK                     equ 0008h
DMAnDPTRL_DPTR4_POSN                     equ 0004h
DMAnDPTRL_DPTR4_POSITION                 equ 0004h
DMAnDPTRL_DPTR4_SIZE                     equ 0001h
DMAnDPTRL_DPTR4_LENGTH                   equ 0001h
DMAnDPTRL_DPTR4_MASK                     equ 0010h
DMAnDPTRL_DPTR5_POSN                     equ 0005h
DMAnDPTRL_DPTR5_POSITION                 equ 0005h
DMAnDPTRL_DPTR5_SIZE                     equ 0001h
DMAnDPTRL_DPTR5_LENGTH                   equ 0001h
DMAnDPTRL_DPTR5_MASK                     equ 0020h
DMAnDPTRL_DPTR6_POSN                     equ 0006h
DMAnDPTRL_DPTR6_POSITION                 equ 0006h
DMAnDPTRL_DPTR6_SIZE                     equ 0001h
DMAnDPTRL_DPTR6_LENGTH                   equ 0001h
DMAnDPTRL_DPTR6_MASK                     equ 0040h
DMAnDPTRL_DPTR7_POSN                     equ 0007h
DMAnDPTRL_DPTR7_POSITION                 equ 0007h
DMAnDPTRL_DPTR7_SIZE                     equ 0001h
DMAnDPTRL_DPTR7_LENGTH                   equ 0001h
DMAnDPTRL_DPTR7_MASK                     equ 0080h

// Register: DMAnDPTRH
#define DMAnDPTRH DMAnDPTRH
DMAnDPTRH                                equ 0045h
// bitfield definitions
DMAnDPTRH_DPTR_POSN                      equ 0000h
DMAnDPTRH_DPTR_POSITION                  equ 0000h
DMAnDPTRH_DPTR_SIZE                      equ 0008h
DMAnDPTRH_DPTR_LENGTH                    equ 0008h
DMAnDPTRH_DPTR_MASK                      equ 00FFh
DMAnDPTRH_DPTR8_POSN                     equ 0000h
DMAnDPTRH_DPTR8_POSITION                 equ 0000h
DMAnDPTRH_DPTR8_SIZE                     equ 0001h
DMAnDPTRH_DPTR8_LENGTH                   equ 0001h
DMAnDPTRH_DPTR8_MASK                     equ 0001h
DMAnDPTRH_DPTR9_POSN                     equ 0001h
DMAnDPTRH_DPTR9_POSITION                 equ 0001h
DMAnDPTRH_DPTR9_SIZE                     equ 0001h
DMAnDPTRH_DPTR9_LENGTH                   equ 0001h
DMAnDPTRH_DPTR9_MASK                     equ 0002h
DMAnDPTRH_DPTR10_POSN                    equ 0002h
DMAnDPTRH_DPTR10_POSITION                equ 0002h
DMAnDPTRH_DPTR10_SIZE                    equ 0001h
DMAnDPTRH_DPTR10_LENGTH                  equ 0001h
DMAnDPTRH_DPTR10_MASK                    equ 0004h
DMAnDPTRH_DPTR11_POSN                    equ 0003h
DMAnDPTRH_DPTR11_POSITION                equ 0003h
DMAnDPTRH_DPTR11_SIZE                    equ 0001h
DMAnDPTRH_DPTR11_LENGTH                  equ 0001h
DMAnDPTRH_DPTR11_MASK                    equ 0008h
DMAnDPTRH_DPTR12_POSN                    equ 0004h
DMAnDPTRH_DPTR12_POSITION                equ 0004h
DMAnDPTRH_DPTR12_SIZE                    equ 0001h
DMAnDPTRH_DPTR12_LENGTH                  equ 0001h
DMAnDPTRH_DPTR12_MASK                    equ 0010h
DMAnDPTRH_DPTR13_POSN                    equ 0005h
DMAnDPTRH_DPTR13_POSITION                equ 0005h
DMAnDPTRH_DPTR13_SIZE                    equ 0001h
DMAnDPTRH_DPTR13_LENGTH                  equ 0001h
DMAnDPTRH_DPTR13_MASK                    equ 0020h
DMAnDPTRH_DPTR14_POSN                    equ 0006h
DMAnDPTRH_DPTR14_POSITION                equ 0006h
DMAnDPTRH_DPTR14_SIZE                    equ 0001h
DMAnDPTRH_DPTR14_LENGTH                  equ 0001h
DMAnDPTRH_DPTR14_MASK                    equ 0040h
DMAnDPTRH_DPTR15_POSN                    equ 0007h
DMAnDPTRH_DPTR15_POSITION                equ 0007h
DMAnDPTRH_DPTR15_SIZE                    equ 0001h
DMAnDPTRH_DPTR15_LENGTH                  equ 0001h
DMAnDPTRH_DPTR15_MASK                    equ 0080h

// Register: DMAnDSZ
#define DMAnDSZ DMAnDSZ
DMAnDSZ                                  equ 0046h

// Register: DMAnDSZL
#define DMAnDSZL DMAnDSZL
DMAnDSZL                                 equ 0046h
// bitfield definitions
DMAnDSZL_DSZ_POSN                        equ 0000h
DMAnDSZL_DSZ_POSITION                    equ 0000h
DMAnDSZL_DSZ_SIZE                        equ 0008h
DMAnDSZL_DSZ_LENGTH                      equ 0008h
DMAnDSZL_DSZ_MASK                        equ 00FFh
DMAnDSZL_DSZ0_POSN                       equ 0000h
DMAnDSZL_DSZ0_POSITION                   equ 0000h
DMAnDSZL_DSZ0_SIZE                       equ 0001h
DMAnDSZL_DSZ0_LENGTH                     equ 0001h
DMAnDSZL_DSZ0_MASK                       equ 0001h
DMAnDSZL_DSZ1_POSN                       equ 0001h
DMAnDSZL_DSZ1_POSITION                   equ 0001h
DMAnDSZL_DSZ1_SIZE                       equ 0001h
DMAnDSZL_DSZ1_LENGTH                     equ 0001h
DMAnDSZL_DSZ1_MASK                       equ 0002h
DMAnDSZL_DSZ2_POSN                       equ 0002h
DMAnDSZL_DSZ2_POSITION                   equ 0002h
DMAnDSZL_DSZ2_SIZE                       equ 0001h
DMAnDSZL_DSZ2_LENGTH                     equ 0001h
DMAnDSZL_DSZ2_MASK                       equ 0004h
DMAnDSZL_DSZ3_POSN                       equ 0003h
DMAnDSZL_DSZ3_POSITION                   equ 0003h
DMAnDSZL_DSZ3_SIZE                       equ 0001h
DMAnDSZL_DSZ3_LENGTH                     equ 0001h
DMAnDSZL_DSZ3_MASK                       equ 0008h
DMAnDSZL_DSZ4_POSN                       equ 0004h
DMAnDSZL_DSZ4_POSITION                   equ 0004h
DMAnDSZL_DSZ4_SIZE                       equ 0001h
DMAnDSZL_DSZ4_LENGTH                     equ 0001h
DMAnDSZL_DSZ4_MASK                       equ 0010h
DMAnDSZL_DSZ5_POSN                       equ 0005h
DMAnDSZL_DSZ5_POSITION                   equ 0005h
DMAnDSZL_DSZ5_SIZE                       equ 0001h
DMAnDSZL_DSZ5_LENGTH                     equ 0001h
DMAnDSZL_DSZ5_MASK                       equ 0020h
DMAnDSZL_DSZ6_POSN                       equ 0006h
DMAnDSZL_DSZ6_POSITION                   equ 0006h
DMAnDSZL_DSZ6_SIZE                       equ 0001h
DMAnDSZL_DSZ6_LENGTH                     equ 0001h
DMAnDSZL_DSZ6_MASK                       equ 0040h
DMAnDSZL_DSZ7_POSN                       equ 0007h
DMAnDSZL_DSZ7_POSITION                   equ 0007h
DMAnDSZL_DSZ7_SIZE                       equ 0001h
DMAnDSZL_DSZ7_LENGTH                     equ 0001h
DMAnDSZL_DSZ7_MASK                       equ 0080h

// Register: DMAnDSZH
#define DMAnDSZH DMAnDSZH
DMAnDSZH                                 equ 0047h
// bitfield definitions
DMAnDSZH_DSZ_POSN                        equ 0000h
DMAnDSZH_DSZ_POSITION                    equ 0000h
DMAnDSZH_DSZ_SIZE                        equ 0008h
DMAnDSZH_DSZ_LENGTH                      equ 0008h
DMAnDSZH_DSZ_MASK                        equ 00FFh
DMAnDSZH_DSZ8_POSN                       equ 0000h
DMAnDSZH_DSZ8_POSITION                   equ 0000h
DMAnDSZH_DSZ8_SIZE                       equ 0001h
DMAnDSZH_DSZ8_LENGTH                     equ 0001h
DMAnDSZH_DSZ8_MASK                       equ 0001h
DMAnDSZH_DSZ9_POSN                       equ 0001h
DMAnDSZH_DSZ9_POSITION                   equ 0001h
DMAnDSZH_DSZ9_SIZE                       equ 0001h
DMAnDSZH_DSZ9_LENGTH                     equ 0001h
DMAnDSZH_DSZ9_MASK                       equ 0002h
DMAnDSZH_DSZ10_POSN                      equ 0002h
DMAnDSZH_DSZ10_POSITION                  equ 0002h
DMAnDSZH_DSZ10_SIZE                      equ 0001h
DMAnDSZH_DSZ10_LENGTH                    equ 0001h
DMAnDSZH_DSZ10_MASK                      equ 0004h
DMAnDSZH_DSZ11_POSN                      equ 0003h
DMAnDSZH_DSZ11_POSITION                  equ 0003h
DMAnDSZH_DSZ11_SIZE                      equ 0001h
DMAnDSZH_DSZ11_LENGTH                    equ 0001h
DMAnDSZH_DSZ11_MASK                      equ 0008h

// Register: DMAnDSA
#define DMAnDSA DMAnDSA
DMAnDSA                                  equ 0048h

// Register: DMAnDSAL
#define DMAnDSAL DMAnDSAL
DMAnDSAL                                 equ 0048h
// bitfield definitions
DMAnDSAL_DSA_POSN                        equ 0000h
DMAnDSAL_DSA_POSITION                    equ 0000h
DMAnDSAL_DSA_SIZE                        equ 0008h
DMAnDSAL_DSA_LENGTH                      equ 0008h
DMAnDSAL_DSA_MASK                        equ 00FFh
DMAnDSAL_DSA0_POSN                       equ 0000h
DMAnDSAL_DSA0_POSITION                   equ 0000h
DMAnDSAL_DSA0_SIZE                       equ 0001h
DMAnDSAL_DSA0_LENGTH                     equ 0001h
DMAnDSAL_DSA0_MASK                       equ 0001h
DMAnDSAL_DSA1_POSN                       equ 0001h
DMAnDSAL_DSA1_POSITION                   equ 0001h
DMAnDSAL_DSA1_SIZE                       equ 0001h
DMAnDSAL_DSA1_LENGTH                     equ 0001h
DMAnDSAL_DSA1_MASK                       equ 0002h
DMAnDSAL_DSA2_POSN                       equ 0002h
DMAnDSAL_DSA2_POSITION                   equ 0002h
DMAnDSAL_DSA2_SIZE                       equ 0001h
DMAnDSAL_DSA2_LENGTH                     equ 0001h
DMAnDSAL_DSA2_MASK                       equ 0004h
DMAnDSAL_DSA3_POSN                       equ 0003h
DMAnDSAL_DSA3_POSITION                   equ 0003h
DMAnDSAL_DSA3_SIZE                       equ 0001h
DMAnDSAL_DSA3_LENGTH                     equ 0001h
DMAnDSAL_DSA3_MASK                       equ 0008h
DMAnDSAL_DSA4_POSN                       equ 0004h
DMAnDSAL_DSA4_POSITION                   equ 0004h
DMAnDSAL_DSA4_SIZE                       equ 0001h
DMAnDSAL_DSA4_LENGTH                     equ 0001h
DMAnDSAL_DSA4_MASK                       equ 0010h
DMAnDSAL_DSA5_POSN                       equ 0005h
DMAnDSAL_DSA5_POSITION                   equ 0005h
DMAnDSAL_DSA5_SIZE                       equ 0001h
DMAnDSAL_DSA5_LENGTH                     equ 0001h
DMAnDSAL_DSA5_MASK                       equ 0020h
DMAnDSAL_DSA6_POSN                       equ 0006h
DMAnDSAL_DSA6_POSITION                   equ 0006h
DMAnDSAL_DSA6_SIZE                       equ 0001h
DMAnDSAL_DSA6_LENGTH                     equ 0001h
DMAnDSAL_DSA6_MASK                       equ 0040h
DMAnDSAL_DSA7_POSN                       equ 0007h
DMAnDSAL_DSA7_POSITION                   equ 0007h
DMAnDSAL_DSA7_SIZE                       equ 0001h
DMAnDSAL_DSA7_LENGTH                     equ 0001h
DMAnDSAL_DSA7_MASK                       equ 0080h

// Register: DMAnDSAH
#define DMAnDSAH DMAnDSAH
DMAnDSAH                                 equ 0049h
// bitfield definitions
DMAnDSAH_DSA_POSN                        equ 0000h
DMAnDSAH_DSA_POSITION                    equ 0000h
DMAnDSAH_DSA_SIZE                        equ 0008h
DMAnDSAH_DSA_LENGTH                      equ 0008h
DMAnDSAH_DSA_MASK                        equ 00FFh
DMAnDSAH_DSA8_POSN                       equ 0000h
DMAnDSAH_DSA8_POSITION                   equ 0000h
DMAnDSAH_DSA8_SIZE                       equ 0001h
DMAnDSAH_DSA8_LENGTH                     equ 0001h
DMAnDSAH_DSA8_MASK                       equ 0001h
DMAnDSAH_DSA9_POSN                       equ 0001h
DMAnDSAH_DSA9_POSITION                   equ 0001h
DMAnDSAH_DSA9_SIZE                       equ 0001h
DMAnDSAH_DSA9_LENGTH                     equ 0001h
DMAnDSAH_DSA9_MASK                       equ 0002h
DMAnDSAH_DSA10_POSN                      equ 0002h
DMAnDSAH_DSA10_POSITION                  equ 0002h
DMAnDSAH_DSA10_SIZE                      equ 0001h
DMAnDSAH_DSA10_LENGTH                    equ 0001h
DMAnDSAH_DSA10_MASK                      equ 0004h
DMAnDSAH_DSA11_POSN                      equ 0003h
DMAnDSAH_DSA11_POSITION                  equ 0003h
DMAnDSAH_DSA11_SIZE                      equ 0001h
DMAnDSAH_DSA11_LENGTH                    equ 0001h
DMAnDSAH_DSA11_MASK                      equ 0008h
DMAnDSAH_DSA12_POSN                      equ 0004h
DMAnDSAH_DSA12_POSITION                  equ 0004h
DMAnDSAH_DSA12_SIZE                      equ 0001h
DMAnDSAH_DSA12_LENGTH                    equ 0001h
DMAnDSAH_DSA12_MASK                      equ 0010h
DMAnDSAH_DSA13_POSN                      equ 0005h
DMAnDSAH_DSA13_POSITION                  equ 0005h
DMAnDSAH_DSA13_SIZE                      equ 0001h
DMAnDSAH_DSA13_LENGTH                    equ 0001h
DMAnDSAH_DSA13_MASK                      equ 0020h
DMAnDSAH_DSA14_POSN                      equ 0006h
DMAnDSAH_DSA14_POSITION                  equ 0006h
DMAnDSAH_DSA14_SIZE                      equ 0001h
DMAnDSAH_DSA14_LENGTH                    equ 0001h
DMAnDSAH_DSA14_MASK                      equ 0040h
DMAnDSAH_DSA15_POSN                      equ 0007h
DMAnDSAH_DSA15_POSITION                  equ 0007h
DMAnDSAH_DSA15_SIZE                      equ 0001h
DMAnDSAH_DSA15_LENGTH                    equ 0001h
DMAnDSAH_DSA15_MASK                      equ 0080h

// Register: DMAnSCNT
#define DMAnSCNT DMAnSCNT
DMAnSCNT                                 equ 004Ah

// Register: DMAnSCNTL
#define DMAnSCNTL DMAnSCNTL
DMAnSCNTL                                equ 004Ah
// bitfield definitions
DMAnSCNTL_SCNT_POSN                      equ 0000h
DMAnSCNTL_SCNT_POSITION                  equ 0000h
DMAnSCNTL_SCNT_SIZE                      equ 0008h
DMAnSCNTL_SCNT_LENGTH                    equ 0008h
DMAnSCNTL_SCNT_MASK                      equ 00FFh
DMAnSCNTL_SCNT0_POSN                     equ 0000h
DMAnSCNTL_SCNT0_POSITION                 equ 0000h
DMAnSCNTL_SCNT0_SIZE                     equ 0001h
DMAnSCNTL_SCNT0_LENGTH                   equ 0001h
DMAnSCNTL_SCNT0_MASK                     equ 0001h
DMAnSCNTL_SCNT1_POSN                     equ 0001h
DMAnSCNTL_SCNT1_POSITION                 equ 0001h
DMAnSCNTL_SCNT1_SIZE                     equ 0001h
DMAnSCNTL_SCNT1_LENGTH                   equ 0001h
DMAnSCNTL_SCNT1_MASK                     equ 0002h
DMAnSCNTL_SCNT2_POSN                     equ 0002h
DMAnSCNTL_SCNT2_POSITION                 equ 0002h
DMAnSCNTL_SCNT2_SIZE                     equ 0001h
DMAnSCNTL_SCNT2_LENGTH                   equ 0001h
DMAnSCNTL_SCNT2_MASK                     equ 0004h
DMAnSCNTL_SCNT3_POSN                     equ 0003h
DMAnSCNTL_SCNT3_POSITION                 equ 0003h
DMAnSCNTL_SCNT3_SIZE                     equ 0001h
DMAnSCNTL_SCNT3_LENGTH                   equ 0001h
DMAnSCNTL_SCNT3_MASK                     equ 0008h
DMAnSCNTL_SCNT4_POSN                     equ 0004h
DMAnSCNTL_SCNT4_POSITION                 equ 0004h
DMAnSCNTL_SCNT4_SIZE                     equ 0001h
DMAnSCNTL_SCNT4_LENGTH                   equ 0001h
DMAnSCNTL_SCNT4_MASK                     equ 0010h
DMAnSCNTL_SCNT5_POSN                     equ 0005h
DMAnSCNTL_SCNT5_POSITION                 equ 0005h
DMAnSCNTL_SCNT5_SIZE                     equ 0001h
DMAnSCNTL_SCNT5_LENGTH                   equ 0001h
DMAnSCNTL_SCNT5_MASK                     equ 0020h
DMAnSCNTL_SCNT6_POSN                     equ 0006h
DMAnSCNTL_SCNT6_POSITION                 equ 0006h
DMAnSCNTL_SCNT6_SIZE                     equ 0001h
DMAnSCNTL_SCNT6_LENGTH                   equ 0001h
DMAnSCNTL_SCNT6_MASK                     equ 0040h
DMAnSCNTL_SCNT7_POSN                     equ 0007h
DMAnSCNTL_SCNT7_POSITION                 equ 0007h
DMAnSCNTL_SCNT7_SIZE                     equ 0001h
DMAnSCNTL_SCNT7_LENGTH                   equ 0001h
DMAnSCNTL_SCNT7_MASK                     equ 0080h

// Register: DMAnSCNTH
#define DMAnSCNTH DMAnSCNTH
DMAnSCNTH                                equ 004Bh
// bitfield definitions
DMAnSCNTH_SCNT_POSN                      equ 0000h
DMAnSCNTH_SCNT_POSITION                  equ 0000h
DMAnSCNTH_SCNT_SIZE                      equ 0008h
DMAnSCNTH_SCNT_LENGTH                    equ 0008h
DMAnSCNTH_SCNT_MASK                      equ 00FFh
DMAnSCNTH_SCNT8_POSN                     equ 0000h
DMAnSCNTH_SCNT8_POSITION                 equ 0000h
DMAnSCNTH_SCNT8_SIZE                     equ 0001h
DMAnSCNTH_SCNT8_LENGTH                   equ 0001h
DMAnSCNTH_SCNT8_MASK                     equ 0001h
DMAnSCNTH_SCNT9_POSN                     equ 0001h
DMAnSCNTH_SCNT9_POSITION                 equ 0001h
DMAnSCNTH_SCNT9_SIZE                     equ 0001h
DMAnSCNTH_SCNT9_LENGTH                   equ 0001h
DMAnSCNTH_SCNT9_MASK                     equ 0002h
DMAnSCNTH_SCNT10_POSN                    equ 0002h
DMAnSCNTH_SCNT10_POSITION                equ 0002h
DMAnSCNTH_SCNT10_SIZE                    equ 0001h
DMAnSCNTH_SCNT10_LENGTH                  equ 0001h
DMAnSCNTH_SCNT10_MASK                    equ 0004h
DMAnSCNTH_SCNT11_POSN                    equ 0003h
DMAnSCNTH_SCNT11_POSITION                equ 0003h
DMAnSCNTH_SCNT11_SIZE                    equ 0001h
DMAnSCNTH_SCNT11_LENGTH                  equ 0001h
DMAnSCNTH_SCNT11_MASK                    equ 0008h

// Register: DMAnSPTR
#define DMAnSPTR DMAnSPTR
DMAnSPTR                                 equ 004Ch

// Register: DMAnSPTRL
#define DMAnSPTRL DMAnSPTRL
DMAnSPTRL                                equ 004Ch
// bitfield definitions
DMAnSPTRL_SPTR_POSN                      equ 0000h
DMAnSPTRL_SPTR_POSITION                  equ 0000h
DMAnSPTRL_SPTR_SIZE                      equ 0008h
DMAnSPTRL_SPTR_LENGTH                    equ 0008h
DMAnSPTRL_SPTR_MASK                      equ 00FFh
DMAnSPTRL_SPTR0_POSN                     equ 0000h
DMAnSPTRL_SPTR0_POSITION                 equ 0000h
DMAnSPTRL_SPTR0_SIZE                     equ 0001h
DMAnSPTRL_SPTR0_LENGTH                   equ 0001h
DMAnSPTRL_SPTR0_MASK                     equ 0001h
DMAnSPTRL_SPTR1_POSN                     equ 0001h
DMAnSPTRL_SPTR1_POSITION                 equ 0001h
DMAnSPTRL_SPTR1_SIZE                     equ 0001h
DMAnSPTRL_SPTR1_LENGTH                   equ 0001h
DMAnSPTRL_SPTR1_MASK                     equ 0002h
DMAnSPTRL_SPTR2_POSN                     equ 0002h
DMAnSPTRL_SPTR2_POSITION                 equ 0002h
DMAnSPTRL_SPTR2_SIZE                     equ 0001h
DMAnSPTRL_SPTR2_LENGTH                   equ 0001h
DMAnSPTRL_SPTR2_MASK                     equ 0004h
DMAnSPTRL_SPTR3_POSN                     equ 0003h
DMAnSPTRL_SPTR3_POSITION                 equ 0003h
DMAnSPTRL_SPTR3_SIZE                     equ 0001h
DMAnSPTRL_SPTR3_LENGTH                   equ 0001h
DMAnSPTRL_SPTR3_MASK                     equ 0008h
DMAnSPTRL_SPTR4_POSN                     equ 0004h
DMAnSPTRL_SPTR4_POSITION                 equ 0004h
DMAnSPTRL_SPTR4_SIZE                     equ 0001h
DMAnSPTRL_SPTR4_LENGTH                   equ 0001h
DMAnSPTRL_SPTR4_MASK                     equ 0010h
DMAnSPTRL_SPTR5_POSN                     equ 0005h
DMAnSPTRL_SPTR5_POSITION                 equ 0005h
DMAnSPTRL_SPTR5_SIZE                     equ 0001h
DMAnSPTRL_SPTR5_LENGTH                   equ 0001h
DMAnSPTRL_SPTR5_MASK                     equ 0020h
DMAnSPTRL_SPTR6_POSN                     equ 0006h
DMAnSPTRL_SPTR6_POSITION                 equ 0006h
DMAnSPTRL_SPTR6_SIZE                     equ 0001h
DMAnSPTRL_SPTR6_LENGTH                   equ 0001h
DMAnSPTRL_SPTR6_MASK                     equ 0040h
DMAnSPTRL_SPTR7_POSN                     equ 0007h
DMAnSPTRL_SPTR7_POSITION                 equ 0007h
DMAnSPTRL_SPTR7_SIZE                     equ 0001h
DMAnSPTRL_SPTR7_LENGTH                   equ 0001h
DMAnSPTRL_SPTR7_MASK                     equ 0080h

// Register: DMAnSPTRH
#define DMAnSPTRH DMAnSPTRH
DMAnSPTRH                                equ 004Dh
// bitfield definitions
DMAnSPTRH_SPTR_POSN                      equ 0000h
DMAnSPTRH_SPTR_POSITION                  equ 0000h
DMAnSPTRH_SPTR_SIZE                      equ 0008h
DMAnSPTRH_SPTR_LENGTH                    equ 0008h
DMAnSPTRH_SPTR_MASK                      equ 00FFh
DMAnSPTRH_SPTR8_POSN                     equ 0000h
DMAnSPTRH_SPTR8_POSITION                 equ 0000h
DMAnSPTRH_SPTR8_SIZE                     equ 0001h
DMAnSPTRH_SPTR8_LENGTH                   equ 0001h
DMAnSPTRH_SPTR8_MASK                     equ 0001h
DMAnSPTRH_SPTR9_POSN                     equ 0001h
DMAnSPTRH_SPTR9_POSITION                 equ 0001h
DMAnSPTRH_SPTR9_SIZE                     equ 0001h
DMAnSPTRH_SPTR9_LENGTH                   equ 0001h
DMAnSPTRH_SPTR9_MASK                     equ 0002h
DMAnSPTRH_SPTR10_POSN                    equ 0002h
DMAnSPTRH_SPTR10_POSITION                equ 0002h
DMAnSPTRH_SPTR10_SIZE                    equ 0001h
DMAnSPTRH_SPTR10_LENGTH                  equ 0001h
DMAnSPTRH_SPTR10_MASK                    equ 0004h
DMAnSPTRH_SPTR11_POSN                    equ 0003h
DMAnSPTRH_SPTR11_POSITION                equ 0003h
DMAnSPTRH_SPTR11_SIZE                    equ 0001h
DMAnSPTRH_SPTR11_LENGTH                  equ 0001h
DMAnSPTRH_SPTR11_MASK                    equ 0008h
DMAnSPTRH_SPTR12_POSN                    equ 0004h
DMAnSPTRH_SPTR12_POSITION                equ 0004h
DMAnSPTRH_SPTR12_SIZE                    equ 0001h
DMAnSPTRH_SPTR12_LENGTH                  equ 0001h
DMAnSPTRH_SPTR12_MASK                    equ 0010h
DMAnSPTRH_SPTR13_POSN                    equ 0005h
DMAnSPTRH_SPTR13_POSITION                equ 0005h
DMAnSPTRH_SPTR13_SIZE                    equ 0001h
DMAnSPTRH_SPTR13_LENGTH                  equ 0001h
DMAnSPTRH_SPTR13_MASK                    equ 0020h
DMAnSPTRH_SPTR14_POSN                    equ 0006h
DMAnSPTRH_SPTR14_POSITION                equ 0006h
DMAnSPTRH_SPTR14_SIZE                    equ 0001h
DMAnSPTRH_SPTR14_LENGTH                  equ 0001h
DMAnSPTRH_SPTR14_MASK                    equ 0040h
DMAnSPTRH_SPTR15_POSN                    equ 0007h
DMAnSPTRH_SPTR15_POSITION                equ 0007h
DMAnSPTRH_SPTR15_SIZE                    equ 0001h
DMAnSPTRH_SPTR15_LENGTH                  equ 0001h
DMAnSPTRH_SPTR15_MASK                    equ 0080h

// Register: DMAnSPTRU
#define DMAnSPTRU DMAnSPTRU
DMAnSPTRU                                equ 004Eh
// bitfield definitions
DMAnSPTRU_SPTR_POSN                      equ 0000h
DMAnSPTRU_SPTR_POSITION                  equ 0000h
DMAnSPTRU_SPTR_SIZE                      equ 0008h
DMAnSPTRU_SPTR_LENGTH                    equ 0008h
DMAnSPTRU_SPTR_MASK                      equ 00FFh
DMAnSPTRU_SPTR16_POSN                    equ 0000h
DMAnSPTRU_SPTR16_POSITION                equ 0000h
DMAnSPTRU_SPTR16_SIZE                    equ 0001h
DMAnSPTRU_SPTR16_LENGTH                  equ 0001h
DMAnSPTRU_SPTR16_MASK                    equ 0001h
DMAnSPTRU_SPTR17_POSN                    equ 0001h
DMAnSPTRU_SPTR17_POSITION                equ 0001h
DMAnSPTRU_SPTR17_SIZE                    equ 0001h
DMAnSPTRU_SPTR17_LENGTH                  equ 0001h
DMAnSPTRU_SPTR17_MASK                    equ 0002h
DMAnSPTRU_SPTR18_POSN                    equ 0002h
DMAnSPTRU_SPTR18_POSITION                equ 0002h
DMAnSPTRU_SPTR18_SIZE                    equ 0001h
DMAnSPTRU_SPTR18_LENGTH                  equ 0001h
DMAnSPTRU_SPTR18_MASK                    equ 0004h
DMAnSPTRU_SPTR19_POSN                    equ 0003h
DMAnSPTRU_SPTR19_POSITION                equ 0003h
DMAnSPTRU_SPTR19_SIZE                    equ 0001h
DMAnSPTRU_SPTR19_LENGTH                  equ 0001h
DMAnSPTRU_SPTR19_MASK                    equ 0008h
DMAnSPTRU_SPTR20_POSN                    equ 0004h
DMAnSPTRU_SPTR20_POSITION                equ 0004h
DMAnSPTRU_SPTR20_SIZE                    equ 0001h
DMAnSPTRU_SPTR20_LENGTH                  equ 0001h
DMAnSPTRU_SPTR20_MASK                    equ 0010h
DMAnSPTRU_SPTR21_POSN                    equ 0005h
DMAnSPTRU_SPTR21_POSITION                equ 0005h
DMAnSPTRU_SPTR21_SIZE                    equ 0001h
DMAnSPTRU_SPTR21_LENGTH                  equ 0001h
DMAnSPTRU_SPTR21_MASK                    equ 0020h

// Register: DMAnSSZ
#define DMAnSSZ DMAnSSZ
DMAnSSZ                                  equ 004Fh

// Register: DMAnSSZL
#define DMAnSSZL DMAnSSZL
DMAnSSZL                                 equ 004Fh
// bitfield definitions
DMAnSSZL_SSZ_POSN                        equ 0000h
DMAnSSZL_SSZ_POSITION                    equ 0000h
DMAnSSZL_SSZ_SIZE                        equ 0008h
DMAnSSZL_SSZ_LENGTH                      equ 0008h
DMAnSSZL_SSZ_MASK                        equ 00FFh
DMAnSSZL_SSZ0_POSN                       equ 0000h
DMAnSSZL_SSZ0_POSITION                   equ 0000h
DMAnSSZL_SSZ0_SIZE                       equ 0001h
DMAnSSZL_SSZ0_LENGTH                     equ 0001h
DMAnSSZL_SSZ0_MASK                       equ 0001h
DMAnSSZL_SSZ1_POSN                       equ 0001h
DMAnSSZL_SSZ1_POSITION                   equ 0001h
DMAnSSZL_SSZ1_SIZE                       equ 0001h
DMAnSSZL_SSZ1_LENGTH                     equ 0001h
DMAnSSZL_SSZ1_MASK                       equ 0002h
DMAnSSZL_SSZ2_POSN                       equ 0002h
DMAnSSZL_SSZ2_POSITION                   equ 0002h
DMAnSSZL_SSZ2_SIZE                       equ 0001h
DMAnSSZL_SSZ2_LENGTH                     equ 0001h
DMAnSSZL_SSZ2_MASK                       equ 0004h
DMAnSSZL_SSZ3_POSN                       equ 0003h
DMAnSSZL_SSZ3_POSITION                   equ 0003h
DMAnSSZL_SSZ3_SIZE                       equ 0001h
DMAnSSZL_SSZ3_LENGTH                     equ 0001h
DMAnSSZL_SSZ3_MASK                       equ 0008h
DMAnSSZL_SSZ4_POSN                       equ 0004h
DMAnSSZL_SSZ4_POSITION                   equ 0004h
DMAnSSZL_SSZ4_SIZE                       equ 0001h
DMAnSSZL_SSZ4_LENGTH                     equ 0001h
DMAnSSZL_SSZ4_MASK                       equ 0010h
DMAnSSZL_SSZ5_POSN                       equ 0005h
DMAnSSZL_SSZ5_POSITION                   equ 0005h
DMAnSSZL_SSZ5_SIZE                       equ 0001h
DMAnSSZL_SSZ5_LENGTH                     equ 0001h
DMAnSSZL_SSZ5_MASK                       equ 0020h
DMAnSSZL_SSZ6_POSN                       equ 0006h
DMAnSSZL_SSZ6_POSITION                   equ 0006h
DMAnSSZL_SSZ6_SIZE                       equ 0001h
DMAnSSZL_SSZ6_LENGTH                     equ 0001h
DMAnSSZL_SSZ6_MASK                       equ 0040h
DMAnSSZL_SSZ7_POSN                       equ 0007h
DMAnSSZL_SSZ7_POSITION                   equ 0007h
DMAnSSZL_SSZ7_SIZE                       equ 0001h
DMAnSSZL_SSZ7_LENGTH                     equ 0001h
DMAnSSZL_SSZ7_MASK                       equ 0080h

// Register: DMAnSSZH
#define DMAnSSZH DMAnSSZH
DMAnSSZH                                 equ 0050h
// bitfield definitions
DMAnSSZH_SSZ_POSN                        equ 0000h
DMAnSSZH_SSZ_POSITION                    equ 0000h
DMAnSSZH_SSZ_SIZE                        equ 0008h
DMAnSSZH_SSZ_LENGTH                      equ 0008h
DMAnSSZH_SSZ_MASK                        equ 00FFh
DMAnSSZH_SSZ8_POSN                       equ 0000h
DMAnSSZH_SSZ8_POSITION                   equ 0000h
DMAnSSZH_SSZ8_SIZE                       equ 0001h
DMAnSSZH_SSZ8_LENGTH                     equ 0001h
DMAnSSZH_SSZ8_MASK                       equ 0001h
DMAnSSZH_SSZ9_POSN                       equ 0001h
DMAnSSZH_SSZ9_POSITION                   equ 0001h
DMAnSSZH_SSZ9_SIZE                       equ 0001h
DMAnSSZH_SSZ9_LENGTH                     equ 0001h
DMAnSSZH_SSZ9_MASK                       equ 0002h
DMAnSSZH_SSZ10_POSN                      equ 0002h
DMAnSSZH_SSZ10_POSITION                  equ 0002h
DMAnSSZH_SSZ10_SIZE                      equ 0001h
DMAnSSZH_SSZ10_LENGTH                    equ 0001h
DMAnSSZH_SSZ10_MASK                      equ 0004h
DMAnSSZH_SSZ11_POSN                      equ 0003h
DMAnSSZH_SSZ11_POSITION                  equ 0003h
DMAnSSZH_SSZ11_SIZE                      equ 0001h
DMAnSSZH_SSZ11_LENGTH                    equ 0001h
DMAnSSZH_SSZ11_MASK                      equ 0008h

// Register: DMAnSSA
#define DMAnSSA DMAnSSA
DMAnSSA                                  equ 0051h

// Register: DMAnSSAL
#define DMAnSSAL DMAnSSAL
DMAnSSAL                                 equ 0051h
// bitfield definitions
DMAnSSAL_SSA_POSN                        equ 0000h
DMAnSSAL_SSA_POSITION                    equ 0000h
DMAnSSAL_SSA_SIZE                        equ 0008h
DMAnSSAL_SSA_LENGTH                      equ 0008h
DMAnSSAL_SSA_MASK                        equ 00FFh
DMAnSSAL_SSA0_POSN                       equ 0000h
DMAnSSAL_SSA0_POSITION                   equ 0000h
DMAnSSAL_SSA0_SIZE                       equ 0001h
DMAnSSAL_SSA0_LENGTH                     equ 0001h
DMAnSSAL_SSA0_MASK                       equ 0001h
DMAnSSAL_SSA1_POSN                       equ 0001h
DMAnSSAL_SSA1_POSITION                   equ 0001h
DMAnSSAL_SSA1_SIZE                       equ 0001h
DMAnSSAL_SSA1_LENGTH                     equ 0001h
DMAnSSAL_SSA1_MASK                       equ 0002h
DMAnSSAL_SSA2_POSN                       equ 0002h
DMAnSSAL_SSA2_POSITION                   equ 0002h
DMAnSSAL_SSA2_SIZE                       equ 0001h
DMAnSSAL_SSA2_LENGTH                     equ 0001h
DMAnSSAL_SSA2_MASK                       equ 0004h
DMAnSSAL_SSA3_POSN                       equ 0003h
DMAnSSAL_SSA3_POSITION                   equ 0003h
DMAnSSAL_SSA3_SIZE                       equ 0001h
DMAnSSAL_SSA3_LENGTH                     equ 0001h
DMAnSSAL_SSA3_MASK                       equ 0008h
DMAnSSAL_SSA4_POSN                       equ 0004h
DMAnSSAL_SSA4_POSITION                   equ 0004h
DMAnSSAL_SSA4_SIZE                       equ 0001h
DMAnSSAL_SSA4_LENGTH                     equ 0001h
DMAnSSAL_SSA4_MASK                       equ 0010h
DMAnSSAL_SSA5_POSN                       equ 0005h
DMAnSSAL_SSA5_POSITION                   equ 0005h
DMAnSSAL_SSA5_SIZE                       equ 0001h
DMAnSSAL_SSA5_LENGTH                     equ 0001h
DMAnSSAL_SSA5_MASK                       equ 0020h
DMAnSSAL_SSA6_POSN                       equ 0006h
DMAnSSAL_SSA6_POSITION                   equ 0006h
DMAnSSAL_SSA6_SIZE                       equ 0001h
DMAnSSAL_SSA6_LENGTH                     equ 0001h
DMAnSSAL_SSA6_MASK                       equ 0040h
DMAnSSAL_SSA7_POSN                       equ 0007h
DMAnSSAL_SSA7_POSITION                   equ 0007h
DMAnSSAL_SSA7_SIZE                       equ 0001h
DMAnSSAL_SSA7_LENGTH                     equ 0001h
DMAnSSAL_SSA7_MASK                       equ 0080h

// Register: DMAnSSAH
#define DMAnSSAH DMAnSSAH
DMAnSSAH                                 equ 0052h
// bitfield definitions
DMAnSSAH_SSA_POSN                        equ 0000h
DMAnSSAH_SSA_POSITION                    equ 0000h
DMAnSSAH_SSA_SIZE                        equ 0008h
DMAnSSAH_SSA_LENGTH                      equ 0008h
DMAnSSAH_SSA_MASK                        equ 00FFh
DMAnSSAH_SSA8_POSN                       equ 0000h
DMAnSSAH_SSA8_POSITION                   equ 0000h
DMAnSSAH_SSA8_SIZE                       equ 0001h
DMAnSSAH_SSA8_LENGTH                     equ 0001h
DMAnSSAH_SSA8_MASK                       equ 0001h
DMAnSSAH_SSA9_POSN                       equ 0001h
DMAnSSAH_SSA9_POSITION                   equ 0001h
DMAnSSAH_SSA9_SIZE                       equ 0001h
DMAnSSAH_SSA9_LENGTH                     equ 0001h
DMAnSSAH_SSA9_MASK                       equ 0002h
DMAnSSAH_SSA10_POSN                      equ 0002h
DMAnSSAH_SSA10_POSITION                  equ 0002h
DMAnSSAH_SSA10_SIZE                      equ 0001h
DMAnSSAH_SSA10_LENGTH                    equ 0001h
DMAnSSAH_SSA10_MASK                      equ 0004h
DMAnSSAH_SSA11_POSN                      equ 0003h
DMAnSSAH_SSA11_POSITION                  equ 0003h
DMAnSSAH_SSA11_SIZE                      equ 0001h
DMAnSSAH_SSA11_LENGTH                    equ 0001h
DMAnSSAH_SSA11_MASK                      equ 0008h
DMAnSSAH_SSA12_POSN                      equ 0004h
DMAnSSAH_SSA12_POSITION                  equ 0004h
DMAnSSAH_SSA12_SIZE                      equ 0001h
DMAnSSAH_SSA12_LENGTH                    equ 0001h
DMAnSSAH_SSA12_MASK                      equ 0010h
DMAnSSAH_SSA13_POSN                      equ 0005h
DMAnSSAH_SSA13_POSITION                  equ 0005h
DMAnSSAH_SSA13_SIZE                      equ 0001h
DMAnSSAH_SSA13_LENGTH                    equ 0001h
DMAnSSAH_SSA13_MASK                      equ 0020h
DMAnSSAH_SSA14_POSN                      equ 0006h
DMAnSSAH_SSA14_POSITION                  equ 0006h
DMAnSSAH_SSA14_SIZE                      equ 0001h
DMAnSSAH_SSA14_LENGTH                    equ 0001h
DMAnSSAH_SSA14_MASK                      equ 0040h
DMAnSSAH_SSA15_POSN                      equ 0007h
DMAnSSAH_SSA15_POSITION                  equ 0007h
DMAnSSAH_SSA15_SIZE                      equ 0001h
DMAnSSAH_SSA15_LENGTH                    equ 0001h
DMAnSSAH_SSA15_MASK                      equ 0080h

// Register: DMAnSSAU
#define DMAnSSAU DMAnSSAU
DMAnSSAU                                 equ 0053h
// bitfield definitions
DMAnSSAU_SSA_POSN                        equ 0000h
DMAnSSAU_SSA_POSITION                    equ 0000h
DMAnSSAU_SSA_SIZE                        equ 0008h
DMAnSSAU_SSA_LENGTH                      equ 0008h
DMAnSSAU_SSA_MASK                        equ 00FFh
DMAnSSAU_SSA16_POSN                      equ 0000h
DMAnSSAU_SSA16_POSITION                  equ 0000h
DMAnSSAU_SSA16_SIZE                      equ 0001h
DMAnSSAU_SSA16_LENGTH                    equ 0001h
DMAnSSAU_SSA16_MASK                      equ 0001h
DMAnSSAU_SSA17_POSN                      equ 0001h
DMAnSSAU_SSA17_POSITION                  equ 0001h
DMAnSSAU_SSA17_SIZE                      equ 0001h
DMAnSSAU_SSA17_LENGTH                    equ 0001h
DMAnSSAU_SSA17_MASK                      equ 0002h
DMAnSSAU_SSA18_POSN                      equ 0002h
DMAnSSAU_SSA18_POSITION                  equ 0002h
DMAnSSAU_SSA18_SIZE                      equ 0001h
DMAnSSAU_SSA18_LENGTH                    equ 0001h
DMAnSSAU_SSA18_MASK                      equ 0004h
DMAnSSAU_SSA19_POSN                      equ 0003h
DMAnSSAU_SSA19_POSITION                  equ 0003h
DMAnSSAU_SSA19_SIZE                      equ 0001h
DMAnSSAU_SSA19_LENGTH                    equ 0001h
DMAnSSAU_SSA19_MASK                      equ 0008h
DMAnSSAU_SSA20_POSN                      equ 0004h
DMAnSSAU_SSA20_POSITION                  equ 0004h
DMAnSSAU_SSA20_SIZE                      equ 0001h
DMAnSSAU_SSA20_LENGTH                    equ 0001h
DMAnSSAU_SSA20_MASK                      equ 0010h
DMAnSSAU_SSA21_POSN                      equ 0005h
DMAnSSAU_SSA21_POSITION                  equ 0005h
DMAnSSAU_SSA21_SIZE                      equ 0001h
DMAnSSAU_SSA21_LENGTH                    equ 0001h
DMAnSSAU_SSA21_MASK                      equ 0020h

// Register: DMAnCON0
#define DMAnCON0 DMAnCON0
DMAnCON0                                 equ 0054h
// bitfield definitions
DMAnCON0_XIP_POSN                        equ 0000h
DMAnCON0_XIP_POSITION                    equ 0000h
DMAnCON0_XIP_SIZE                        equ 0001h
DMAnCON0_XIP_LENGTH                      equ 0001h
DMAnCON0_XIP_MASK                        equ 0001h
DMAnCON0_AIRQEN_POSN                     equ 0002h
DMAnCON0_AIRQEN_POSITION                 equ 0002h
DMAnCON0_AIRQEN_SIZE                     equ 0001h
DMAnCON0_AIRQEN_LENGTH                   equ 0001h
DMAnCON0_AIRQEN_MASK                     equ 0004h
DMAnCON0_DGO_POSN                        equ 0005h
DMAnCON0_DGO_POSITION                    equ 0005h
DMAnCON0_DGO_SIZE                        equ 0001h
DMAnCON0_DGO_LENGTH                      equ 0001h
DMAnCON0_DGO_MASK                        equ 0020h
DMAnCON0_SIRQEN_POSN                     equ 0006h
DMAnCON0_SIRQEN_POSITION                 equ 0006h
DMAnCON0_SIRQEN_SIZE                     equ 0001h
DMAnCON0_SIRQEN_LENGTH                   equ 0001h
DMAnCON0_SIRQEN_MASK                     equ 0040h
DMAnCON0_EN_POSN                         equ 0007h
DMAnCON0_EN_POSITION                     equ 0007h
DMAnCON0_EN_SIZE                         equ 0001h
DMAnCON0_EN_LENGTH                       equ 0001h
DMAnCON0_EN_MASK                         equ 0080h

// Register: DMAnCON1
#define DMAnCON1 DMAnCON1
DMAnCON1                                 equ 0055h
// bitfield definitions
DMAnCON1_SSTP_POSN                       equ 0000h
DMAnCON1_SSTP_POSITION                   equ 0000h
DMAnCON1_SSTP_SIZE                       equ 0001h
DMAnCON1_SSTP_LENGTH                     equ 0001h
DMAnCON1_SSTP_MASK                       equ 0001h
DMAnCON1_SMODE_POSN                      equ 0001h
DMAnCON1_SMODE_POSITION                  equ 0001h
DMAnCON1_SMODE_SIZE                      equ 0002h
DMAnCON1_SMODE_LENGTH                    equ 0002h
DMAnCON1_SMODE_MASK                      equ 0006h
DMAnCON1_SMR_POSN                        equ 0003h
DMAnCON1_SMR_POSITION                    equ 0003h
DMAnCON1_SMR_SIZE                        equ 0002h
DMAnCON1_SMR_LENGTH                      equ 0002h
DMAnCON1_SMR_MASK                        equ 0018h
DMAnCON1_DSTP_POSN                       equ 0005h
DMAnCON1_DSTP_POSITION                   equ 0005h
DMAnCON1_DSTP_SIZE                       equ 0001h
DMAnCON1_DSTP_LENGTH                     equ 0001h
DMAnCON1_DSTP_MASK                       equ 0020h
DMAnCON1_DMODE_POSN                      equ 0006h
DMAnCON1_DMODE_POSITION                  equ 0006h
DMAnCON1_DMODE_SIZE                      equ 0002h
DMAnCON1_DMODE_LENGTH                    equ 0002h
DMAnCON1_DMODE_MASK                      equ 00C0h

// Register: DMAnAIRQ
#define DMAnAIRQ DMAnAIRQ
DMAnAIRQ                                 equ 0056h
// bitfield definitions
DMAnAIRQ_AIRQ_POSN                       equ 0000h
DMAnAIRQ_AIRQ_POSITION                   equ 0000h
DMAnAIRQ_AIRQ_SIZE                       equ 0008h
DMAnAIRQ_AIRQ_LENGTH                     equ 0008h
DMAnAIRQ_AIRQ_MASK                       equ 00FFh
DMAnAIRQ_AIRQ0_POSN                      equ 0000h
DMAnAIRQ_AIRQ0_POSITION                  equ 0000h
DMAnAIRQ_AIRQ0_SIZE                      equ 0001h
DMAnAIRQ_AIRQ0_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ0_MASK                      equ 0001h
DMAnAIRQ_AIRQ1_POSN                      equ 0001h
DMAnAIRQ_AIRQ1_POSITION                  equ 0001h
DMAnAIRQ_AIRQ1_SIZE                      equ 0001h
DMAnAIRQ_AIRQ1_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ1_MASK                      equ 0002h
DMAnAIRQ_AIRQ2_POSN                      equ 0002h
DMAnAIRQ_AIRQ2_POSITION                  equ 0002h
DMAnAIRQ_AIRQ2_SIZE                      equ 0001h
DMAnAIRQ_AIRQ2_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ2_MASK                      equ 0004h
DMAnAIRQ_AIRQ3_POSN                      equ 0003h
DMAnAIRQ_AIRQ3_POSITION                  equ 0003h
DMAnAIRQ_AIRQ3_SIZE                      equ 0001h
DMAnAIRQ_AIRQ3_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ3_MASK                      equ 0008h
DMAnAIRQ_AIRQ4_POSN                      equ 0004h
DMAnAIRQ_AIRQ4_POSITION                  equ 0004h
DMAnAIRQ_AIRQ4_SIZE                      equ 0001h
DMAnAIRQ_AIRQ4_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ4_MASK                      equ 0010h
DMAnAIRQ_AIRQ5_POSN                      equ 0005h
DMAnAIRQ_AIRQ5_POSITION                  equ 0005h
DMAnAIRQ_AIRQ5_SIZE                      equ 0001h
DMAnAIRQ_AIRQ5_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ5_MASK                      equ 0020h
DMAnAIRQ_AIRQ6_POSN                      equ 0006h
DMAnAIRQ_AIRQ6_POSITION                  equ 0006h
DMAnAIRQ_AIRQ6_SIZE                      equ 0001h
DMAnAIRQ_AIRQ6_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ6_MASK                      equ 0040h
DMAnAIRQ_AIRQ7_POSN                      equ 0007h
DMAnAIRQ_AIRQ7_POSITION                  equ 0007h
DMAnAIRQ_AIRQ7_SIZE                      equ 0001h
DMAnAIRQ_AIRQ7_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ7_MASK                      equ 0080h

// Register: DMAnSIRQ
#define DMAnSIRQ DMAnSIRQ
DMAnSIRQ                                 equ 0057h
// bitfield definitions
DMAnSIRQ_SIRQ_POSN                       equ 0000h
DMAnSIRQ_SIRQ_POSITION                   equ 0000h
DMAnSIRQ_SIRQ_SIZE                       equ 0008h
DMAnSIRQ_SIRQ_LENGTH                     equ 0008h
DMAnSIRQ_SIRQ_MASK                       equ 00FFh
DMAnSIRQ_SIRQ0_POSN                      equ 0000h
DMAnSIRQ_SIRQ0_POSITION                  equ 0000h
DMAnSIRQ_SIRQ0_SIZE                      equ 0001h
DMAnSIRQ_SIRQ0_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ0_MASK                      equ 0001h
DMAnSIRQ_SIRQ1_POSN                      equ 0001h
DMAnSIRQ_SIRQ1_POSITION                  equ 0001h
DMAnSIRQ_SIRQ1_SIZE                      equ 0001h
DMAnSIRQ_SIRQ1_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ1_MASK                      equ 0002h
DMAnSIRQ_SIRQ2_POSN                      equ 0002h
DMAnSIRQ_SIRQ2_POSITION                  equ 0002h
DMAnSIRQ_SIRQ2_SIZE                      equ 0001h
DMAnSIRQ_SIRQ2_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ2_MASK                      equ 0004h
DMAnSIRQ_SIRQ3_POSN                      equ 0003h
DMAnSIRQ_SIRQ3_POSITION                  equ 0003h
DMAnSIRQ_SIRQ3_SIZE                      equ 0001h
DMAnSIRQ_SIRQ3_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ3_MASK                      equ 0008h
DMAnSIRQ_SIRQ4_POSN                      equ 0004h
DMAnSIRQ_SIRQ4_POSITION                  equ 0004h
DMAnSIRQ_SIRQ4_SIZE                      equ 0001h
DMAnSIRQ_SIRQ4_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ4_MASK                      equ 0010h
DMAnSIRQ_SIRQ5_POSN                      equ 0005h
DMAnSIRQ_SIRQ5_POSITION                  equ 0005h
DMAnSIRQ_SIRQ5_SIZE                      equ 0001h
DMAnSIRQ_SIRQ5_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ5_MASK                      equ 0020h
DMAnSIRQ_SIRQ6_POSN                      equ 0006h
DMAnSIRQ_SIRQ6_POSITION                  equ 0006h
DMAnSIRQ_SIRQ6_SIZE                      equ 0001h
DMAnSIRQ_SIRQ6_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ6_MASK                      equ 0040h
DMAnSIRQ_SIRQ7_POSN                      equ 0007h
DMAnSIRQ_SIRQ7_POSITION                  equ 0007h
DMAnSIRQ_SIRQ7_SIZE                      equ 0001h
DMAnSIRQ_SIRQ7_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ7_MASK                      equ 0080h

// Register: NVMCON0
#define NVMCON0 NVMCON0
NVMCON0                                  equ 0058h
// bitfield definitions
NVMCON0_GO_POSN                          equ 0000h
NVMCON0_GO_POSITION                      equ 0000h
NVMCON0_GO_SIZE                          equ 0001h
NVMCON0_GO_LENGTH                        equ 0001h
NVMCON0_GO_MASK                          equ 0001h
NVMCON0_NOT_DONE_POSN                    equ 0000h
NVMCON0_NOT_DONE_POSITION                equ 0000h
NVMCON0_NOT_DONE_SIZE                    equ 0001h
NVMCON0_NOT_DONE_LENGTH                  equ 0001h
NVMCON0_NOT_DONE_MASK                    equ 0001h
NVMCON0_nDONE_POSN                       equ 0000h
NVMCON0_nDONE_POSITION                   equ 0000h
NVMCON0_nDONE_SIZE                       equ 0001h
NVMCON0_nDONE_LENGTH                     equ 0001h
NVMCON0_nDONE_MASK                       equ 0001h
NVMCON0_NVMGO_POSN                       equ 0000h
NVMCON0_NVMGO_POSITION                   equ 0000h
NVMCON0_NVMGO_SIZE                       equ 0001h
NVMCON0_NVMGO_LENGTH                     equ 0001h
NVMCON0_NVMGO_MASK                       equ 0001h

// Register: NVMCON1
#define NVMCON1 NVMCON1
NVMCON1                                  equ 0059h
// bitfield definitions
NVMCON1_CMD_POSN                         equ 0000h
NVMCON1_CMD_POSITION                     equ 0000h
NVMCON1_CMD_SIZE                         equ 0003h
NVMCON1_CMD_LENGTH                       equ 0003h
NVMCON1_CMD_MASK                         equ 0007h
NVMCON1_WRERR_POSN                       equ 0007h
NVMCON1_WRERR_POSITION                   equ 0007h
NVMCON1_WRERR_SIZE                       equ 0001h
NVMCON1_WRERR_LENGTH                     equ 0001h
NVMCON1_WRERR_MASK                       equ 0080h
NVMCON1_NVMCMD_POSN                      equ 0000h
NVMCON1_NVMCMD_POSITION                  equ 0000h
NVMCON1_NVMCMD_SIZE                      equ 0003h
NVMCON1_NVMCMD_LENGTH                    equ 0003h
NVMCON1_NVMCMD_MASK                      equ 0007h

// Register: NVMLOCK
#define NVMLOCK NVMLOCK
NVMLOCK                                  equ 005Ah
// bitfield definitions
NVMLOCK_LOCK_POSN                        equ 0000h
NVMLOCK_LOCK_POSITION                    equ 0000h
NVMLOCK_LOCK_SIZE                        equ 0008h
NVMLOCK_LOCK_LENGTH                      equ 0008h
NVMLOCK_LOCK_MASK                        equ 00FFh
NVMLOCK_NVMLOCK_POSN                     equ 0000h
NVMLOCK_NVMLOCK_POSITION                 equ 0000h
NVMLOCK_NVMLOCK_SIZE                     equ 0008h
NVMLOCK_NVMLOCK_LENGTH                   equ 0008h
NVMLOCK_NVMLOCK_MASK                     equ 00FFh

// Register: NVMADR
#define NVMADR NVMADR
NVMADR                                   equ 005Bh

// Register: NVMADRL
#define NVMADRL NVMADRL
NVMADRL                                  equ 005Bh
// bitfield definitions
NVMADRL_NVMADRL_POSN                     equ 0000h
NVMADRL_NVMADRL_POSITION                 equ 0000h
NVMADRL_NVMADRL_SIZE                     equ 0008h
NVMADRL_NVMADRL_LENGTH                   equ 0008h
NVMADRL_NVMADRL_MASK                     equ 00FFh
NVMADRL_NVMADR0_POSN                     equ 0000h
NVMADRL_NVMADR0_POSITION                 equ 0000h
NVMADRL_NVMADR0_SIZE                     equ 0001h
NVMADRL_NVMADR0_LENGTH                   equ 0001h
NVMADRL_NVMADR0_MASK                     equ 0001h
NVMADRL_NVMADR1_POSN                     equ 0001h
NVMADRL_NVMADR1_POSITION                 equ 0001h
NVMADRL_NVMADR1_SIZE                     equ 0001h
NVMADRL_NVMADR1_LENGTH                   equ 0001h
NVMADRL_NVMADR1_MASK                     equ 0002h
NVMADRL_NVMADR2_POSN                     equ 0002h
NVMADRL_NVMADR2_POSITION                 equ 0002h
NVMADRL_NVMADR2_SIZE                     equ 0001h
NVMADRL_NVMADR2_LENGTH                   equ 0001h
NVMADRL_NVMADR2_MASK                     equ 0004h
NVMADRL_NVMADR3_POSN                     equ 0003h
NVMADRL_NVMADR3_POSITION                 equ 0003h
NVMADRL_NVMADR3_SIZE                     equ 0001h
NVMADRL_NVMADR3_LENGTH                   equ 0001h
NVMADRL_NVMADR3_MASK                     equ 0008h
NVMADRL_NVMADR4_POSN                     equ 0004h
NVMADRL_NVMADR4_POSITION                 equ 0004h
NVMADRL_NVMADR4_SIZE                     equ 0001h
NVMADRL_NVMADR4_LENGTH                   equ 0001h
NVMADRL_NVMADR4_MASK                     equ 0010h
NVMADRL_NVMADR5_POSN                     equ 0005h
NVMADRL_NVMADR5_POSITION                 equ 0005h
NVMADRL_NVMADR5_SIZE                     equ 0001h
NVMADRL_NVMADR5_LENGTH                   equ 0001h
NVMADRL_NVMADR5_MASK                     equ 0020h
NVMADRL_NVMADR6_POSN                     equ 0006h
NVMADRL_NVMADR6_POSITION                 equ 0006h
NVMADRL_NVMADR6_SIZE                     equ 0001h
NVMADRL_NVMADR6_LENGTH                   equ 0001h
NVMADRL_NVMADR6_MASK                     equ 0040h
NVMADRL_NVMADR7_POSN                     equ 0007h
NVMADRL_NVMADR7_POSITION                 equ 0007h
NVMADRL_NVMADR7_SIZE                     equ 0001h
NVMADRL_NVMADR7_LENGTH                   equ 0001h
NVMADRL_NVMADR7_MASK                     equ 0080h

// Register: NVMADRH
#define NVMADRH NVMADRH
NVMADRH                                  equ 005Ch
// bitfield definitions
NVMADRH_NVMADRH_POSN                     equ 0000h
NVMADRH_NVMADRH_POSITION                 equ 0000h
NVMADRH_NVMADRH_SIZE                     equ 0008h
NVMADRH_NVMADRH_LENGTH                   equ 0008h
NVMADRH_NVMADRH_MASK                     equ 00FFh
NVMADRH_NVMADR8_POSN                     equ 0000h
NVMADRH_NVMADR8_POSITION                 equ 0000h
NVMADRH_NVMADR8_SIZE                     equ 0001h
NVMADRH_NVMADR8_LENGTH                   equ 0001h
NVMADRH_NVMADR8_MASK                     equ 0001h
NVMADRH_NVMADR9_POSN                     equ 0001h
NVMADRH_NVMADR9_POSITION                 equ 0001h
NVMADRH_NVMADR9_SIZE                     equ 0001h
NVMADRH_NVMADR9_LENGTH                   equ 0001h
NVMADRH_NVMADR9_MASK                     equ 0002h
NVMADRH_NVMADR10_POSN                    equ 0002h
NVMADRH_NVMADR10_POSITION                equ 0002h
NVMADRH_NVMADR10_SIZE                    equ 0001h
NVMADRH_NVMADR10_LENGTH                  equ 0001h
NVMADRH_NVMADR10_MASK                    equ 0004h
NVMADRH_NVMADR11_POSN                    equ 0003h
NVMADRH_NVMADR11_POSITION                equ 0003h
NVMADRH_NVMADR11_SIZE                    equ 0001h
NVMADRH_NVMADR11_LENGTH                  equ 0001h
NVMADRH_NVMADR11_MASK                    equ 0008h
NVMADRH_NVMADR12_POSN                    equ 0004h
NVMADRH_NVMADR12_POSITION                equ 0004h
NVMADRH_NVMADR12_SIZE                    equ 0001h
NVMADRH_NVMADR12_LENGTH                  equ 0001h
NVMADRH_NVMADR12_MASK                    equ 0010h
NVMADRH_NVMADR13_POSN                    equ 0005h
NVMADRH_NVMADR13_POSITION                equ 0005h
NVMADRH_NVMADR13_SIZE                    equ 0001h
NVMADRH_NVMADR13_LENGTH                  equ 0001h
NVMADRH_NVMADR13_MASK                    equ 0020h
NVMADRH_NVMADR14_POSN                    equ 0006h
NVMADRH_NVMADR14_POSITION                equ 0006h
NVMADRH_NVMADR14_SIZE                    equ 0001h
NVMADRH_NVMADR14_LENGTH                  equ 0001h
NVMADRH_NVMADR14_MASK                    equ 0040h
NVMADRH_NVMADR15_POSN                    equ 0007h
NVMADRH_NVMADR15_POSITION                equ 0007h
NVMADRH_NVMADR15_SIZE                    equ 0001h
NVMADRH_NVMADR15_LENGTH                  equ 0001h
NVMADRH_NVMADR15_MASK                    equ 0080h

// Register: NVMADRU
#define NVMADRU NVMADRU
NVMADRU                                  equ 005Dh
// bitfield definitions
NVMADRU_NVMADRU_POSN                     equ 0000h
NVMADRU_NVMADRU_POSITION                 equ 0000h
NVMADRU_NVMADRU_SIZE                     equ 0006h
NVMADRU_NVMADRU_LENGTH                   equ 0006h
NVMADRU_NVMADRU_MASK                     equ 003Fh
NVMADRU_NVMADR16_POSN                    equ 0000h
NVMADRU_NVMADR16_POSITION                equ 0000h
NVMADRU_NVMADR16_SIZE                    equ 0001h
NVMADRU_NVMADR16_LENGTH                  equ 0001h
NVMADRU_NVMADR16_MASK                    equ 0001h
NVMADRU_NVMADR17_POSN                    equ 0001h
NVMADRU_NVMADR17_POSITION                equ 0001h
NVMADRU_NVMADR17_SIZE                    equ 0001h
NVMADRU_NVMADR17_LENGTH                  equ 0001h
NVMADRU_NVMADR17_MASK                    equ 0002h
NVMADRU_NVMADR18_POSN                    equ 0002h
NVMADRU_NVMADR18_POSITION                equ 0002h
NVMADRU_NVMADR18_SIZE                    equ 0001h
NVMADRU_NVMADR18_LENGTH                  equ 0001h
NVMADRU_NVMADR18_MASK                    equ 0004h
NVMADRU_NVMADR19_POSN                    equ 0003h
NVMADRU_NVMADR19_POSITION                equ 0003h
NVMADRU_NVMADR19_SIZE                    equ 0001h
NVMADRU_NVMADR19_LENGTH                  equ 0001h
NVMADRU_NVMADR19_MASK                    equ 0008h
NVMADRU_NVMADR20_POSN                    equ 0004h
NVMADRU_NVMADR20_POSITION                equ 0004h
NVMADRU_NVMADR20_SIZE                    equ 0001h
NVMADRU_NVMADR20_LENGTH                  equ 0001h
NVMADRU_NVMADR20_MASK                    equ 0010h
NVMADRU_NVMADR21_POSN                    equ 0005h
NVMADRU_NVMADR21_POSITION                equ 0005h
NVMADRU_NVMADR21_SIZE                    equ 0001h
NVMADRU_NVMADR21_LENGTH                  equ 0001h
NVMADRU_NVMADR21_MASK                    equ 0020h

// Register: NVMDAT
#define NVMDAT NVMDAT
NVMDAT                                   equ 005Eh

// Register: NVMDATL
#define NVMDATL NVMDATL
NVMDATL                                  equ 005Eh
// bitfield definitions
NVMDATL_NVMDATL_POSN                     equ 0000h
NVMDATL_NVMDATL_POSITION                 equ 0000h
NVMDATL_NVMDATL_SIZE                     equ 0008h
NVMDATL_NVMDATL_LENGTH                   equ 0008h
NVMDATL_NVMDATL_MASK                     equ 00FFh
NVMDATL_NVMDAT0_POSN                     equ 0000h
NVMDATL_NVMDAT0_POSITION                 equ 0000h
NVMDATL_NVMDAT0_SIZE                     equ 0001h
NVMDATL_NVMDAT0_LENGTH                   equ 0001h
NVMDATL_NVMDAT0_MASK                     equ 0001h
NVMDATL_NVMDAT1_POSN                     equ 0001h
NVMDATL_NVMDAT1_POSITION                 equ 0001h
NVMDATL_NVMDAT1_SIZE                     equ 0001h
NVMDATL_NVMDAT1_LENGTH                   equ 0001h
NVMDATL_NVMDAT1_MASK                     equ 0002h
NVMDATL_NVMDAT2_POSN                     equ 0002h
NVMDATL_NVMDAT2_POSITION                 equ 0002h
NVMDATL_NVMDAT2_SIZE                     equ 0001h
NVMDATL_NVMDAT2_LENGTH                   equ 0001h
NVMDATL_NVMDAT2_MASK                     equ 0004h
NVMDATL_NVMDAT3_POSN                     equ 0003h
NVMDATL_NVMDAT3_POSITION                 equ 0003h
NVMDATL_NVMDAT3_SIZE                     equ 0001h
NVMDATL_NVMDAT3_LENGTH                   equ 0001h
NVMDATL_NVMDAT3_MASK                     equ 0008h
NVMDATL_NVMDAT4_POSN                     equ 0004h
NVMDATL_NVMDAT4_POSITION                 equ 0004h
NVMDATL_NVMDAT4_SIZE                     equ 0001h
NVMDATL_NVMDAT4_LENGTH                   equ 0001h
NVMDATL_NVMDAT4_MASK                     equ 0010h
NVMDATL_NVMDAT5_POSN                     equ 0005h
NVMDATL_NVMDAT5_POSITION                 equ 0005h
NVMDATL_NVMDAT5_SIZE                     equ 0001h
NVMDATL_NVMDAT5_LENGTH                   equ 0001h
NVMDATL_NVMDAT5_MASK                     equ 0020h
NVMDATL_NVMDAT6_POSN                     equ 0006h
NVMDATL_NVMDAT6_POSITION                 equ 0006h
NVMDATL_NVMDAT6_SIZE                     equ 0001h
NVMDATL_NVMDAT6_LENGTH                   equ 0001h
NVMDATL_NVMDAT6_MASK                     equ 0040h
NVMDATL_NVMDAT7_POSN                     equ 0007h
NVMDATL_NVMDAT7_POSITION                 equ 0007h
NVMDATL_NVMDAT7_SIZE                     equ 0001h
NVMDATL_NVMDAT7_LENGTH                   equ 0001h
NVMDATL_NVMDAT7_MASK                     equ 0080h

// Register: NVMDATH
#define NVMDATH NVMDATH
NVMDATH                                  equ 005Fh
// bitfield definitions
NVMDATH_NVMDATH_POSN                     equ 0000h
NVMDATH_NVMDATH_POSITION                 equ 0000h
NVMDATH_NVMDATH_SIZE                     equ 0008h
NVMDATH_NVMDATH_LENGTH                   equ 0008h
NVMDATH_NVMDATH_MASK                     equ 00FFh
NVMDATH_NVMDAT8_POSN                     equ 0000h
NVMDATH_NVMDAT8_POSITION                 equ 0000h
NVMDATH_NVMDAT8_SIZE                     equ 0001h
NVMDATH_NVMDAT8_LENGTH                   equ 0001h
NVMDATH_NVMDAT8_MASK                     equ 0001h
NVMDATH_NVMDAT9_POSN                     equ 0001h
NVMDATH_NVMDAT9_POSITION                 equ 0001h
NVMDATH_NVMDAT9_SIZE                     equ 0001h
NVMDATH_NVMDAT9_LENGTH                   equ 0001h
NVMDATH_NVMDAT9_MASK                     equ 0002h
NVMDATH_NVMDAT10_POSN                    equ 0002h
NVMDATH_NVMDAT10_POSITION                equ 0002h
NVMDATH_NVMDAT10_SIZE                    equ 0001h
NVMDATH_NVMDAT10_LENGTH                  equ 0001h
NVMDATH_NVMDAT10_MASK                    equ 0004h
NVMDATH_NVMDAT11_POSN                    equ 0003h
NVMDATH_NVMDAT11_POSITION                equ 0003h
NVMDATH_NVMDAT11_SIZE                    equ 0001h
NVMDATH_NVMDAT11_LENGTH                  equ 0001h
NVMDATH_NVMDAT11_MASK                    equ 0008h
NVMDATH_NVMDAT12_POSN                    equ 0004h
NVMDATH_NVMDAT12_POSITION                equ 0004h
NVMDATH_NVMDAT12_SIZE                    equ 0001h
NVMDATH_NVMDAT12_LENGTH                  equ 0001h
NVMDATH_NVMDAT12_MASK                    equ 0010h
NVMDATH_NVMDAT13_POSN                    equ 0005h
NVMDATH_NVMDAT13_POSITION                equ 0005h
NVMDATH_NVMDAT13_SIZE                    equ 0001h
NVMDATH_NVMDAT13_LENGTH                  equ 0001h
NVMDATH_NVMDAT13_MASK                    equ 0020h
NVMDATH_NVMDAT14_POSN                    equ 0006h
NVMDATH_NVMDAT14_POSITION                equ 0006h
NVMDATH_NVMDAT14_SIZE                    equ 0001h
NVMDATH_NVMDAT14_LENGTH                  equ 0001h
NVMDATH_NVMDAT14_MASK                    equ 0040h
NVMDATH_NVMDAT15_POSN                    equ 0007h
NVMDATH_NVMDAT15_POSITION                equ 0007h
NVMDATH_NVMDAT15_SIZE                    equ 0001h
NVMDATH_NVMDAT15_LENGTH                  equ 0001h
NVMDATH_NVMDAT15_MASK                    equ 0080h

// Register: CRCDATA
#define CRCDATA CRCDATA
CRCDATA                                  equ 0060h

// Register: CRCDATAL
#define CRCDATAL CRCDATAL
CRCDATAL                                 equ 0060h
// bitfield definitions
CRCDATAL_DATA_POSN                       equ 0000h
CRCDATAL_DATA_POSITION                   equ 0000h
CRCDATAL_DATA_SIZE                       equ 0008h
CRCDATAL_DATA_LENGTH                     equ 0008h
CRCDATAL_DATA_MASK                       equ 00FFh
CRCDATAL_DATA0_POSN                      equ 0000h
CRCDATAL_DATA0_POSITION                  equ 0000h
CRCDATAL_DATA0_SIZE                      equ 0001h
CRCDATAL_DATA0_LENGTH                    equ 0001h
CRCDATAL_DATA0_MASK                      equ 0001h
CRCDATAL_DATA1_POSN                      equ 0001h
CRCDATAL_DATA1_POSITION                  equ 0001h
CRCDATAL_DATA1_SIZE                      equ 0001h
CRCDATAL_DATA1_LENGTH                    equ 0001h
CRCDATAL_DATA1_MASK                      equ 0002h
CRCDATAL_DATA2_POSN                      equ 0002h
CRCDATAL_DATA2_POSITION                  equ 0002h
CRCDATAL_DATA2_SIZE                      equ 0001h
CRCDATAL_DATA2_LENGTH                    equ 0001h
CRCDATAL_DATA2_MASK                      equ 0004h
CRCDATAL_DATA3_POSN                      equ 0003h
CRCDATAL_DATA3_POSITION                  equ 0003h
CRCDATAL_DATA3_SIZE                      equ 0001h
CRCDATAL_DATA3_LENGTH                    equ 0001h
CRCDATAL_DATA3_MASK                      equ 0008h
CRCDATAL_DATA4_POSN                      equ 0004h
CRCDATAL_DATA4_POSITION                  equ 0004h
CRCDATAL_DATA4_SIZE                      equ 0001h
CRCDATAL_DATA4_LENGTH                    equ 0001h
CRCDATAL_DATA4_MASK                      equ 0010h
CRCDATAL_DATA5_POSN                      equ 0005h
CRCDATAL_DATA5_POSITION                  equ 0005h
CRCDATAL_DATA5_SIZE                      equ 0001h
CRCDATAL_DATA5_LENGTH                    equ 0001h
CRCDATAL_DATA5_MASK                      equ 0020h
CRCDATAL_DATA6_POSN                      equ 0006h
CRCDATAL_DATA6_POSITION                  equ 0006h
CRCDATAL_DATA6_SIZE                      equ 0001h
CRCDATAL_DATA6_LENGTH                    equ 0001h
CRCDATAL_DATA6_MASK                      equ 0040h
CRCDATAL_DATA7_POSN                      equ 0007h
CRCDATAL_DATA7_POSITION                  equ 0007h
CRCDATAL_DATA7_SIZE                      equ 0001h
CRCDATAL_DATA7_LENGTH                    equ 0001h
CRCDATAL_DATA7_MASK                      equ 0080h

// Register: CRCDATAH
#define CRCDATAH CRCDATAH
CRCDATAH                                 equ 0061h
// bitfield definitions
CRCDATAH_DATA_POSN                       equ 0000h
CRCDATAH_DATA_POSITION                   equ 0000h
CRCDATAH_DATA_SIZE                       equ 0008h
CRCDATAH_DATA_LENGTH                     equ 0008h
CRCDATAH_DATA_MASK                       equ 00FFh
CRCDATAH_DATA8_POSN                      equ 0000h
CRCDATAH_DATA8_POSITION                  equ 0000h
CRCDATAH_DATA8_SIZE                      equ 0001h
CRCDATAH_DATA8_LENGTH                    equ 0001h
CRCDATAH_DATA8_MASK                      equ 0001h
CRCDATAH_DATA9_POSN                      equ 0001h
CRCDATAH_DATA9_POSITION                  equ 0001h
CRCDATAH_DATA9_SIZE                      equ 0001h
CRCDATAH_DATA9_LENGTH                    equ 0001h
CRCDATAH_DATA9_MASK                      equ 0002h
CRCDATAH_DATA10_POSN                     equ 0002h
CRCDATAH_DATA10_POSITION                 equ 0002h
CRCDATAH_DATA10_SIZE                     equ 0001h
CRCDATAH_DATA10_LENGTH                   equ 0001h
CRCDATAH_DATA10_MASK                     equ 0004h
CRCDATAH_DATA11_POSN                     equ 0003h
CRCDATAH_DATA11_POSITION                 equ 0003h
CRCDATAH_DATA11_SIZE                     equ 0001h
CRCDATAH_DATA11_LENGTH                   equ 0001h
CRCDATAH_DATA11_MASK                     equ 0008h
CRCDATAH_DATA12_POSN                     equ 0004h
CRCDATAH_DATA12_POSITION                 equ 0004h
CRCDATAH_DATA12_SIZE                     equ 0001h
CRCDATAH_DATA12_LENGTH                   equ 0001h
CRCDATAH_DATA12_MASK                     equ 0010h
CRCDATAH_DATA13_POSN                     equ 0005h
CRCDATAH_DATA13_POSITION                 equ 0005h
CRCDATAH_DATA13_SIZE                     equ 0001h
CRCDATAH_DATA13_LENGTH                   equ 0001h
CRCDATAH_DATA13_MASK                     equ 0020h
CRCDATAH_DATA14_POSN                     equ 0006h
CRCDATAH_DATA14_POSITION                 equ 0006h
CRCDATAH_DATA14_SIZE                     equ 0001h
CRCDATAH_DATA14_LENGTH                   equ 0001h
CRCDATAH_DATA14_MASK                     equ 0040h
CRCDATAH_DATA15_POSN                     equ 0007h
CRCDATAH_DATA15_POSITION                 equ 0007h
CRCDATAH_DATA15_SIZE                     equ 0001h
CRCDATAH_DATA15_LENGTH                   equ 0001h
CRCDATAH_DATA15_MASK                     equ 0080h

// Register: CRCDATAU
#define CRCDATAU CRCDATAU
CRCDATAU                                 equ 0062h
// bitfield definitions
CRCDATAU_DATA_POSN                       equ 0000h
CRCDATAU_DATA_POSITION                   equ 0000h
CRCDATAU_DATA_SIZE                       equ 0008h
CRCDATAU_DATA_LENGTH                     equ 0008h
CRCDATAU_DATA_MASK                       equ 00FFh
CRCDATAU_DATA16_POSN                     equ 0000h
CRCDATAU_DATA16_POSITION                 equ 0000h
CRCDATAU_DATA16_SIZE                     equ 0001h
CRCDATAU_DATA16_LENGTH                   equ 0001h
CRCDATAU_DATA16_MASK                     equ 0001h
CRCDATAU_DATA17_POSN                     equ 0001h
CRCDATAU_DATA17_POSITION                 equ 0001h
CRCDATAU_DATA17_SIZE                     equ 0001h
CRCDATAU_DATA17_LENGTH                   equ 0001h
CRCDATAU_DATA17_MASK                     equ 0002h
CRCDATAU_DATA18_POSN                     equ 0002h
CRCDATAU_DATA18_POSITION                 equ 0002h
CRCDATAU_DATA18_SIZE                     equ 0001h
CRCDATAU_DATA18_LENGTH                   equ 0001h
CRCDATAU_DATA18_MASK                     equ 0004h
CRCDATAU_DATA19_POSN                     equ 0003h
CRCDATAU_DATA19_POSITION                 equ 0003h
CRCDATAU_DATA19_SIZE                     equ 0001h
CRCDATAU_DATA19_LENGTH                   equ 0001h
CRCDATAU_DATA19_MASK                     equ 0008h
CRCDATAU_DATA20_POSN                     equ 0004h
CRCDATAU_DATA20_POSITION                 equ 0004h
CRCDATAU_DATA20_SIZE                     equ 0001h
CRCDATAU_DATA20_LENGTH                   equ 0001h
CRCDATAU_DATA20_MASK                     equ 0010h
CRCDATAU_DATA21_POSN                     equ 0005h
CRCDATAU_DATA21_POSITION                 equ 0005h
CRCDATAU_DATA21_SIZE                     equ 0001h
CRCDATAU_DATA21_LENGTH                   equ 0001h
CRCDATAU_DATA21_MASK                     equ 0020h
CRCDATAU_DATA22_POSN                     equ 0006h
CRCDATAU_DATA22_POSITION                 equ 0006h
CRCDATAU_DATA22_SIZE                     equ 0001h
CRCDATAU_DATA22_LENGTH                   equ 0001h
CRCDATAU_DATA22_MASK                     equ 0040h
CRCDATAU_DATA23_POSN                     equ 0007h
CRCDATAU_DATA23_POSITION                 equ 0007h
CRCDATAU_DATA23_SIZE                     equ 0001h
CRCDATAU_DATA23_LENGTH                   equ 0001h
CRCDATAU_DATA23_MASK                     equ 0080h

// Register: CRCDATAT
#define CRCDATAT CRCDATAT
CRCDATAT                                 equ 0063h
// bitfield definitions
CRCDATAT_DATA_POSN                       equ 0000h
CRCDATAT_DATA_POSITION                   equ 0000h
CRCDATAT_DATA_SIZE                       equ 0008h
CRCDATAT_DATA_LENGTH                     equ 0008h
CRCDATAT_DATA_MASK                       equ 00FFh
CRCDATAT_DATA24_POSN                     equ 0000h
CRCDATAT_DATA24_POSITION                 equ 0000h
CRCDATAT_DATA24_SIZE                     equ 0001h
CRCDATAT_DATA24_LENGTH                   equ 0001h
CRCDATAT_DATA24_MASK                     equ 0001h
CRCDATAT_DATA25_POSN                     equ 0001h
CRCDATAT_DATA25_POSITION                 equ 0001h
CRCDATAT_DATA25_SIZE                     equ 0001h
CRCDATAT_DATA25_LENGTH                   equ 0001h
CRCDATAT_DATA25_MASK                     equ 0002h
CRCDATAT_DATA26_POSN                     equ 0002h
CRCDATAT_DATA26_POSITION                 equ 0002h
CRCDATAT_DATA26_SIZE                     equ 0001h
CRCDATAT_DATA26_LENGTH                   equ 0001h
CRCDATAT_DATA26_MASK                     equ 0004h
CRCDATAT_DATA27_POSN                     equ 0003h
CRCDATAT_DATA27_POSITION                 equ 0003h
CRCDATAT_DATA27_SIZE                     equ 0001h
CRCDATAT_DATA27_LENGTH                   equ 0001h
CRCDATAT_DATA27_MASK                     equ 0008h
CRCDATAT_DATA28_POSN                     equ 0004h
CRCDATAT_DATA28_POSITION                 equ 0004h
CRCDATAT_DATA28_SIZE                     equ 0001h
CRCDATAT_DATA28_LENGTH                   equ 0001h
CRCDATAT_DATA28_MASK                     equ 0010h
CRCDATAT_DATA29_POSN                     equ 0005h
CRCDATAT_DATA29_POSITION                 equ 0005h
CRCDATAT_DATA29_SIZE                     equ 0001h
CRCDATAT_DATA29_LENGTH                   equ 0001h
CRCDATAT_DATA29_MASK                     equ 0020h
CRCDATAT_DATA30_POSN                     equ 0006h
CRCDATAT_DATA30_POSITION                 equ 0006h
CRCDATAT_DATA30_SIZE                     equ 0001h
CRCDATAT_DATA30_LENGTH                   equ 0001h
CRCDATAT_DATA30_MASK                     equ 0040h
CRCDATAT_DATA31_POSN                     equ 0007h
CRCDATAT_DATA31_POSITION                 equ 0007h
CRCDATAT_DATA31_SIZE                     equ 0001h
CRCDATAT_DATA31_LENGTH                   equ 0001h
CRCDATAT_DATA31_MASK                     equ 0080h

// Register: CRCOUT
#define CRCOUT CRCOUT
CRCOUT                                   equ 0064h

// Register: CRCOUTL
#define CRCOUTL CRCOUTL
CRCOUTL                                  equ 0064h
// bitfield definitions
CRCOUTL_OUT_POSN                         equ 0000h
CRCOUTL_OUT_POSITION                     equ 0000h
CRCOUTL_OUT_SIZE                         equ 0008h
CRCOUTL_OUT_LENGTH                       equ 0008h
CRCOUTL_OUT_MASK                         equ 00FFh
CRCOUTL_OUT0_POSN                        equ 0000h
CRCOUTL_OUT0_POSITION                    equ 0000h
CRCOUTL_OUT0_SIZE                        equ 0001h
CRCOUTL_OUT0_LENGTH                      equ 0001h
CRCOUTL_OUT0_MASK                        equ 0001h
CRCOUTL_OUT1_POSN                        equ 0001h
CRCOUTL_OUT1_POSITION                    equ 0001h
CRCOUTL_OUT1_SIZE                        equ 0001h
CRCOUTL_OUT1_LENGTH                      equ 0001h
CRCOUTL_OUT1_MASK                        equ 0002h
CRCOUTL_OUT2_POSN                        equ 0002h
CRCOUTL_OUT2_POSITION                    equ 0002h
CRCOUTL_OUT2_SIZE                        equ 0001h
CRCOUTL_OUT2_LENGTH                      equ 0001h
CRCOUTL_OUT2_MASK                        equ 0004h
CRCOUTL_OUT3_POSN                        equ 0003h
CRCOUTL_OUT3_POSITION                    equ 0003h
CRCOUTL_OUT3_SIZE                        equ 0001h
CRCOUTL_OUT3_LENGTH                      equ 0001h
CRCOUTL_OUT3_MASK                        equ 0008h
CRCOUTL_OUT4_POSN                        equ 0004h
CRCOUTL_OUT4_POSITION                    equ 0004h
CRCOUTL_OUT4_SIZE                        equ 0001h
CRCOUTL_OUT4_LENGTH                      equ 0001h
CRCOUTL_OUT4_MASK                        equ 0010h
CRCOUTL_OUT5_POSN                        equ 0005h
CRCOUTL_OUT5_POSITION                    equ 0005h
CRCOUTL_OUT5_SIZE                        equ 0001h
CRCOUTL_OUT5_LENGTH                      equ 0001h
CRCOUTL_OUT5_MASK                        equ 0020h
CRCOUTL_OUT6_POSN                        equ 0006h
CRCOUTL_OUT6_POSITION                    equ 0006h
CRCOUTL_OUT6_SIZE                        equ 0001h
CRCOUTL_OUT6_LENGTH                      equ 0001h
CRCOUTL_OUT6_MASK                        equ 0040h
CRCOUTL_OUT7_POSN                        equ 0007h
CRCOUTL_OUT7_POSITION                    equ 0007h
CRCOUTL_OUT7_SIZE                        equ 0001h
CRCOUTL_OUT7_LENGTH                      equ 0001h
CRCOUTL_OUT7_MASK                        equ 0080h

// Register: CRCSHFTL
#define CRCSHFTL CRCSHFTL
CRCSHFTL                                 equ 0064h
// bitfield definitions
CRCSHFTL_SHIFT_POSN                      equ 0000h
CRCSHFTL_SHIFT_POSITION                  equ 0000h
CRCSHFTL_SHIFT_SIZE                      equ 0008h
CRCSHFTL_SHIFT_LENGTH                    equ 0008h
CRCSHFTL_SHIFT_MASK                      equ 00FFh
CRCSHFTL_SHIFT0_POSN                     equ 0000h
CRCSHFTL_SHIFT0_POSITION                 equ 0000h
CRCSHFTL_SHIFT0_SIZE                     equ 0001h
CRCSHFTL_SHIFT0_LENGTH                   equ 0001h
CRCSHFTL_SHIFT0_MASK                     equ 0001h
CRCSHFTL_SHIFT1_POSN                     equ 0001h
CRCSHFTL_SHIFT1_POSITION                 equ 0001h
CRCSHFTL_SHIFT1_SIZE                     equ 0001h
CRCSHFTL_SHIFT1_LENGTH                   equ 0001h
CRCSHFTL_SHIFT1_MASK                     equ 0002h
CRCSHFTL_SHIFT2_POSN                     equ 0002h
CRCSHFTL_SHIFT2_POSITION                 equ 0002h
CRCSHFTL_SHIFT2_SIZE                     equ 0001h
CRCSHFTL_SHIFT2_LENGTH                   equ 0001h
CRCSHFTL_SHIFT2_MASK                     equ 0004h
CRCSHFTL_SHIFT3_POSN                     equ 0003h
CRCSHFTL_SHIFT3_POSITION                 equ 0003h
CRCSHFTL_SHIFT3_SIZE                     equ 0001h
CRCSHFTL_SHIFT3_LENGTH                   equ 0001h
CRCSHFTL_SHIFT3_MASK                     equ 0008h
CRCSHFTL_SHIFT4_POSN                     equ 0004h
CRCSHFTL_SHIFT4_POSITION                 equ 0004h
CRCSHFTL_SHIFT4_SIZE                     equ 0001h
CRCSHFTL_SHIFT4_LENGTH                   equ 0001h
CRCSHFTL_SHIFT4_MASK                     equ 0010h
CRCSHFTL_SHIFT5_POSN                     equ 0005h
CRCSHFTL_SHIFT5_POSITION                 equ 0005h
CRCSHFTL_SHIFT5_SIZE                     equ 0001h
CRCSHFTL_SHIFT5_LENGTH                   equ 0001h
CRCSHFTL_SHIFT5_MASK                     equ 0020h
CRCSHFTL_SHIFT6_POSN                     equ 0006h
CRCSHFTL_SHIFT6_POSITION                 equ 0006h
CRCSHFTL_SHIFT6_SIZE                     equ 0001h
CRCSHFTL_SHIFT6_LENGTH                   equ 0001h
CRCSHFTL_SHIFT6_MASK                     equ 0040h
CRCSHFTL_SHIFT7_POSN                     equ 0007h
CRCSHFTL_SHIFT7_POSITION                 equ 0007h
CRCSHFTL_SHIFT7_SIZE                     equ 0001h
CRCSHFTL_SHIFT7_LENGTH                   equ 0001h
CRCSHFTL_SHIFT7_MASK                     equ 0080h

// Register: CRCXORL
#define CRCXORL CRCXORL
CRCXORL                                  equ 0064h
// bitfield definitions
CRCXORL_XOR_POSN                         equ 0000h
CRCXORL_XOR_POSITION                     equ 0000h
CRCXORL_XOR_SIZE                         equ 0008h
CRCXORL_XOR_LENGTH                       equ 0008h
CRCXORL_XOR_MASK                         equ 00FFh
CRCXORL_XOR0_POSN                        equ 0000h
CRCXORL_XOR0_POSITION                    equ 0000h
CRCXORL_XOR0_SIZE                        equ 0001h
CRCXORL_XOR0_LENGTH                      equ 0001h
CRCXORL_XOR0_MASK                        equ 0001h
CRCXORL_XOR1_POSN                        equ 0001h
CRCXORL_XOR1_POSITION                    equ 0001h
CRCXORL_XOR1_SIZE                        equ 0001h
CRCXORL_XOR1_LENGTH                      equ 0001h
CRCXORL_XOR1_MASK                        equ 0002h
CRCXORL_XOR2_POSN                        equ 0002h
CRCXORL_XOR2_POSITION                    equ 0002h
CRCXORL_XOR2_SIZE                        equ 0001h
CRCXORL_XOR2_LENGTH                      equ 0001h
CRCXORL_XOR2_MASK                        equ 0004h
CRCXORL_XOR3_POSN                        equ 0003h
CRCXORL_XOR3_POSITION                    equ 0003h
CRCXORL_XOR3_SIZE                        equ 0001h
CRCXORL_XOR3_LENGTH                      equ 0001h
CRCXORL_XOR3_MASK                        equ 0008h
CRCXORL_XOR4_POSN                        equ 0004h
CRCXORL_XOR4_POSITION                    equ 0004h
CRCXORL_XOR4_SIZE                        equ 0001h
CRCXORL_XOR4_LENGTH                      equ 0001h
CRCXORL_XOR4_MASK                        equ 0010h
CRCXORL_XOR5_POSN                        equ 0005h
CRCXORL_XOR5_POSITION                    equ 0005h
CRCXORL_XOR5_SIZE                        equ 0001h
CRCXORL_XOR5_LENGTH                      equ 0001h
CRCXORL_XOR5_MASK                        equ 0020h
CRCXORL_XOR6_POSN                        equ 0006h
CRCXORL_XOR6_POSITION                    equ 0006h
CRCXORL_XOR6_SIZE                        equ 0001h
CRCXORL_XOR6_LENGTH                      equ 0001h
CRCXORL_XOR6_MASK                        equ 0040h
CRCXORL_XOR7_POSN                        equ 0007h
CRCXORL_XOR7_POSITION                    equ 0007h
CRCXORL_XOR7_SIZE                        equ 0001h
CRCXORL_XOR7_LENGTH                      equ 0001h
CRCXORL_XOR7_MASK                        equ 0080h

// Register: CRCOUTH
#define CRCOUTH CRCOUTH
CRCOUTH                                  equ 0065h
// bitfield definitions
CRCOUTH_OUT_POSN                         equ 0000h
CRCOUTH_OUT_POSITION                     equ 0000h
CRCOUTH_OUT_SIZE                         equ 0008h
CRCOUTH_OUT_LENGTH                       equ 0008h
CRCOUTH_OUT_MASK                         equ 00FFh
CRCOUTH_OUT8_POSN                        equ 0000h
CRCOUTH_OUT8_POSITION                    equ 0000h
CRCOUTH_OUT8_SIZE                        equ 0001h
CRCOUTH_OUT8_LENGTH                      equ 0001h
CRCOUTH_OUT8_MASK                        equ 0001h
CRCOUTH_OUT9_POSN                        equ 0001h
CRCOUTH_OUT9_POSITION                    equ 0001h
CRCOUTH_OUT9_SIZE                        equ 0001h
CRCOUTH_OUT9_LENGTH                      equ 0001h
CRCOUTH_OUT9_MASK                        equ 0002h
CRCOUTH_OUT10_POSN                       equ 0002h
CRCOUTH_OUT10_POSITION                   equ 0002h
CRCOUTH_OUT10_SIZE                       equ 0001h
CRCOUTH_OUT10_LENGTH                     equ 0001h
CRCOUTH_OUT10_MASK                       equ 0004h
CRCOUTH_OUT11_POSN                       equ 0003h
CRCOUTH_OUT11_POSITION                   equ 0003h
CRCOUTH_OUT11_SIZE                       equ 0001h
CRCOUTH_OUT11_LENGTH                     equ 0001h
CRCOUTH_OUT11_MASK                       equ 0008h
CRCOUTH_OUT12_POSN                       equ 0004h
CRCOUTH_OUT12_POSITION                   equ 0004h
CRCOUTH_OUT12_SIZE                       equ 0001h
CRCOUTH_OUT12_LENGTH                     equ 0001h
CRCOUTH_OUT12_MASK                       equ 0010h
CRCOUTH_OUT13_POSN                       equ 0005h
CRCOUTH_OUT13_POSITION                   equ 0005h
CRCOUTH_OUT13_SIZE                       equ 0001h
CRCOUTH_OUT13_LENGTH                     equ 0001h
CRCOUTH_OUT13_MASK                       equ 0020h
CRCOUTH_OUT14_POSN                       equ 0006h
CRCOUTH_OUT14_POSITION                   equ 0006h
CRCOUTH_OUT14_SIZE                       equ 0001h
CRCOUTH_OUT14_LENGTH                     equ 0001h
CRCOUTH_OUT14_MASK                       equ 0040h
CRCOUTH_OUT15_POSN                       equ 0007h
CRCOUTH_OUT15_POSITION                   equ 0007h
CRCOUTH_OUT15_SIZE                       equ 0001h
CRCOUTH_OUT15_LENGTH                     equ 0001h
CRCOUTH_OUT15_MASK                       equ 0080h

// Register: CRCSHFTH
#define CRCSHFTH CRCSHFTH
CRCSHFTH                                 equ 0065h
// bitfield definitions
CRCSHFTH_SHIFT_POSN                      equ 0000h
CRCSHFTH_SHIFT_POSITION                  equ 0000h
CRCSHFTH_SHIFT_SIZE                      equ 0008h
CRCSHFTH_SHIFT_LENGTH                    equ 0008h
CRCSHFTH_SHIFT_MASK                      equ 00FFh
CRCSHFTH_SHIFT8_POSN                     equ 0000h
CRCSHFTH_SHIFT8_POSITION                 equ 0000h
CRCSHFTH_SHIFT8_SIZE                     equ 0001h
CRCSHFTH_SHIFT8_LENGTH                   equ 0001h
CRCSHFTH_SHIFT8_MASK                     equ 0001h
CRCSHFTH_SHIFT9_POSN                     equ 0001h
CRCSHFTH_SHIFT9_POSITION                 equ 0001h
CRCSHFTH_SHIFT9_SIZE                     equ 0001h
CRCSHFTH_SHIFT9_LENGTH                   equ 0001h
CRCSHFTH_SHIFT9_MASK                     equ 0002h
CRCSHFTH_SHIFT10_POSN                    equ 0002h
CRCSHFTH_SHIFT10_POSITION                equ 0002h
CRCSHFTH_SHIFT10_SIZE                    equ 0001h
CRCSHFTH_SHIFT10_LENGTH                  equ 0001h
CRCSHFTH_SHIFT10_MASK                    equ 0004h
CRCSHFTH_SHIFT11_POSN                    equ 0003h
CRCSHFTH_SHIFT11_POSITION                equ 0003h
CRCSHFTH_SHIFT11_SIZE                    equ 0001h
CRCSHFTH_SHIFT11_LENGTH                  equ 0001h
CRCSHFTH_SHIFT11_MASK                    equ 0008h
CRCSHFTH_SHIFT12_POSN                    equ 0004h
CRCSHFTH_SHIFT12_POSITION                equ 0004h
CRCSHFTH_SHIFT12_SIZE                    equ 0001h
CRCSHFTH_SHIFT12_LENGTH                  equ 0001h
CRCSHFTH_SHIFT12_MASK                    equ 0010h
CRCSHFTH_SHIFT13_POSN                    equ 0005h
CRCSHFTH_SHIFT13_POSITION                equ 0005h
CRCSHFTH_SHIFT13_SIZE                    equ 0001h
CRCSHFTH_SHIFT13_LENGTH                  equ 0001h
CRCSHFTH_SHIFT13_MASK                    equ 0020h
CRCSHFTH_SHIFT14_POSN                    equ 0006h
CRCSHFTH_SHIFT14_POSITION                equ 0006h
CRCSHFTH_SHIFT14_SIZE                    equ 0001h
CRCSHFTH_SHIFT14_LENGTH                  equ 0001h
CRCSHFTH_SHIFT14_MASK                    equ 0040h
CRCSHFTH_SHIFT15_POSN                    equ 0007h
CRCSHFTH_SHIFT15_POSITION                equ 0007h
CRCSHFTH_SHIFT15_SIZE                    equ 0001h
CRCSHFTH_SHIFT15_LENGTH                  equ 0001h
CRCSHFTH_SHIFT15_MASK                    equ 0080h

// Register: CRCXORH
#define CRCXORH CRCXORH
CRCXORH                                  equ 0065h
// bitfield definitions
CRCXORH_XOR_POSN                         equ 0000h
CRCXORH_XOR_POSITION                     equ 0000h
CRCXORH_XOR_SIZE                         equ 0008h
CRCXORH_XOR_LENGTH                       equ 0008h
CRCXORH_XOR_MASK                         equ 00FFh
CRCXORH_XOR8_POSN                        equ 0000h
CRCXORH_XOR8_POSITION                    equ 0000h
CRCXORH_XOR8_SIZE                        equ 0001h
CRCXORH_XOR8_LENGTH                      equ 0001h
CRCXORH_XOR8_MASK                        equ 0001h
CRCXORH_XOR9_POSN                        equ 0001h
CRCXORH_XOR9_POSITION                    equ 0001h
CRCXORH_XOR9_SIZE                        equ 0001h
CRCXORH_XOR9_LENGTH                      equ 0001h
CRCXORH_XOR9_MASK                        equ 0002h
CRCXORH_XOR10_POSN                       equ 0002h
CRCXORH_XOR10_POSITION                   equ 0002h
CRCXORH_XOR10_SIZE                       equ 0001h
CRCXORH_XOR10_LENGTH                     equ 0001h
CRCXORH_XOR10_MASK                       equ 0004h
CRCXORH_XOR11_POSN                       equ 0003h
CRCXORH_XOR11_POSITION                   equ 0003h
CRCXORH_XOR11_SIZE                       equ 0001h
CRCXORH_XOR11_LENGTH                     equ 0001h
CRCXORH_XOR11_MASK                       equ 0008h
CRCXORH_XOR12_POSN                       equ 0004h
CRCXORH_XOR12_POSITION                   equ 0004h
CRCXORH_XOR12_SIZE                       equ 0001h
CRCXORH_XOR12_LENGTH                     equ 0001h
CRCXORH_XOR12_MASK                       equ 0010h
CRCXORH_XOR13_POSN                       equ 0005h
CRCXORH_XOR13_POSITION                   equ 0005h
CRCXORH_XOR13_SIZE                       equ 0001h
CRCXORH_XOR13_LENGTH                     equ 0001h
CRCXORH_XOR13_MASK                       equ 0020h
CRCXORH_XOR14_POSN                       equ 0006h
CRCXORH_XOR14_POSITION                   equ 0006h
CRCXORH_XOR14_SIZE                       equ 0001h
CRCXORH_XOR14_LENGTH                     equ 0001h
CRCXORH_XOR14_MASK                       equ 0040h
CRCXORH_XOR15_POSN                       equ 0007h
CRCXORH_XOR15_POSITION                   equ 0007h
CRCXORH_XOR15_SIZE                       equ 0001h
CRCXORH_XOR15_LENGTH                     equ 0001h
CRCXORH_XOR15_MASK                       equ 0080h

// Register: CRCOUTU
#define CRCOUTU CRCOUTU
CRCOUTU                                  equ 0066h
// bitfield definitions
CRCOUTU_OUT_POSN                         equ 0000h
CRCOUTU_OUT_POSITION                     equ 0000h
CRCOUTU_OUT_SIZE                         equ 0008h
CRCOUTU_OUT_LENGTH                       equ 0008h
CRCOUTU_OUT_MASK                         equ 00FFh
CRCOUTU_OUT16_POSN                       equ 0000h
CRCOUTU_OUT16_POSITION                   equ 0000h
CRCOUTU_OUT16_SIZE                       equ 0001h
CRCOUTU_OUT16_LENGTH                     equ 0001h
CRCOUTU_OUT16_MASK                       equ 0001h
CRCOUTU_OUT17_POSN                       equ 0001h
CRCOUTU_OUT17_POSITION                   equ 0001h
CRCOUTU_OUT17_SIZE                       equ 0001h
CRCOUTU_OUT17_LENGTH                     equ 0001h
CRCOUTU_OUT17_MASK                       equ 0002h
CRCOUTU_OUT18_POSN                       equ 0002h
CRCOUTU_OUT18_POSITION                   equ 0002h
CRCOUTU_OUT18_SIZE                       equ 0001h
CRCOUTU_OUT18_LENGTH                     equ 0001h
CRCOUTU_OUT18_MASK                       equ 0004h
CRCOUTU_OUT19_POSN                       equ 0003h
CRCOUTU_OUT19_POSITION                   equ 0003h
CRCOUTU_OUT19_SIZE                       equ 0001h
CRCOUTU_OUT19_LENGTH                     equ 0001h
CRCOUTU_OUT19_MASK                       equ 0008h
CRCOUTU_OUT20_POSN                       equ 0004h
CRCOUTU_OUT20_POSITION                   equ 0004h
CRCOUTU_OUT20_SIZE                       equ 0001h
CRCOUTU_OUT20_LENGTH                     equ 0001h
CRCOUTU_OUT20_MASK                       equ 0010h
CRCOUTU_OUT21_POSN                       equ 0005h
CRCOUTU_OUT21_POSITION                   equ 0005h
CRCOUTU_OUT21_SIZE                       equ 0001h
CRCOUTU_OUT21_LENGTH                     equ 0001h
CRCOUTU_OUT21_MASK                       equ 0020h
CRCOUTU_OUT22_POSN                       equ 0006h
CRCOUTU_OUT22_POSITION                   equ 0006h
CRCOUTU_OUT22_SIZE                       equ 0001h
CRCOUTU_OUT22_LENGTH                     equ 0001h
CRCOUTU_OUT22_MASK                       equ 0040h
CRCOUTU_OUT23_POSN                       equ 0007h
CRCOUTU_OUT23_POSITION                   equ 0007h
CRCOUTU_OUT23_SIZE                       equ 0001h
CRCOUTU_OUT23_LENGTH                     equ 0001h
CRCOUTU_OUT23_MASK                       equ 0080h

// Register: CRCSHFTU
#define CRCSHFTU CRCSHFTU
CRCSHFTU                                 equ 0066h
// bitfield definitions
CRCSHFTU_SHIFT_POSN                      equ 0000h
CRCSHFTU_SHIFT_POSITION                  equ 0000h
CRCSHFTU_SHIFT_SIZE                      equ 0008h
CRCSHFTU_SHIFT_LENGTH                    equ 0008h
CRCSHFTU_SHIFT_MASK                      equ 00FFh
CRCSHFTU_SHIFT16_POSN                    equ 0000h
CRCSHFTU_SHIFT16_POSITION                equ 0000h
CRCSHFTU_SHIFT16_SIZE                    equ 0001h
CRCSHFTU_SHIFT16_LENGTH                  equ 0001h
CRCSHFTU_SHIFT16_MASK                    equ 0001h
CRCSHFTU_SHIFT17_POSN                    equ 0001h
CRCSHFTU_SHIFT17_POSITION                equ 0001h
CRCSHFTU_SHIFT17_SIZE                    equ 0001h
CRCSHFTU_SHIFT17_LENGTH                  equ 0001h
CRCSHFTU_SHIFT17_MASK                    equ 0002h
CRCSHFTU_SHIFT18_POSN                    equ 0002h
CRCSHFTU_SHIFT18_POSITION                equ 0002h
CRCSHFTU_SHIFT18_SIZE                    equ 0001h
CRCSHFTU_SHIFT18_LENGTH                  equ 0001h
CRCSHFTU_SHIFT18_MASK                    equ 0004h
CRCSHFTU_SHIFT19_POSN                    equ 0003h
CRCSHFTU_SHIFT19_POSITION                equ 0003h
CRCSHFTU_SHIFT19_SIZE                    equ 0001h
CRCSHFTU_SHIFT19_LENGTH                  equ 0001h
CRCSHFTU_SHIFT19_MASK                    equ 0008h
CRCSHFTU_SHIFT20_POSN                    equ 0004h
CRCSHFTU_SHIFT20_POSITION                equ 0004h
CRCSHFTU_SHIFT20_SIZE                    equ 0001h
CRCSHFTU_SHIFT20_LENGTH                  equ 0001h
CRCSHFTU_SHIFT20_MASK                    equ 0010h
CRCSHFTU_SHIFT21_POSN                    equ 0005h
CRCSHFTU_SHIFT21_POSITION                equ 0005h
CRCSHFTU_SHIFT21_SIZE                    equ 0001h
CRCSHFTU_SHIFT21_LENGTH                  equ 0001h
CRCSHFTU_SHIFT21_MASK                    equ 0020h
CRCSHFTU_SHIFT22_POSN                    equ 0006h
CRCSHFTU_SHIFT22_POSITION                equ 0006h
CRCSHFTU_SHIFT22_SIZE                    equ 0001h
CRCSHFTU_SHIFT22_LENGTH                  equ 0001h
CRCSHFTU_SHIFT22_MASK                    equ 0040h
CRCSHFTU_SHIFT23_POSN                    equ 0007h
CRCSHFTU_SHIFT23_POSITION                equ 0007h
CRCSHFTU_SHIFT23_SIZE                    equ 0001h
CRCSHFTU_SHIFT23_LENGTH                  equ 0001h
CRCSHFTU_SHIFT23_MASK                    equ 0080h

// Register: CRCXORU
#define CRCXORU CRCXORU
CRCXORU                                  equ 0066h
// bitfield definitions
CRCXORU_XOR_POSN                         equ 0000h
CRCXORU_XOR_POSITION                     equ 0000h
CRCXORU_XOR_SIZE                         equ 0008h
CRCXORU_XOR_LENGTH                       equ 0008h
CRCXORU_XOR_MASK                         equ 00FFh
CRCXORU_XOR16_POSN                       equ 0000h
CRCXORU_XOR16_POSITION                   equ 0000h
CRCXORU_XOR16_SIZE                       equ 0001h
CRCXORU_XOR16_LENGTH                     equ 0001h
CRCXORU_XOR16_MASK                       equ 0001h
CRCXORU_XOR17_POSN                       equ 0001h
CRCXORU_XOR17_POSITION                   equ 0001h
CRCXORU_XOR17_SIZE                       equ 0001h
CRCXORU_XOR17_LENGTH                     equ 0001h
CRCXORU_XOR17_MASK                       equ 0002h
CRCXORU_XOR18_POSN                       equ 0002h
CRCXORU_XOR18_POSITION                   equ 0002h
CRCXORU_XOR18_SIZE                       equ 0001h
CRCXORU_XOR18_LENGTH                     equ 0001h
CRCXORU_XOR18_MASK                       equ 0004h
CRCXORU_XOR19_POSN                       equ 0003h
CRCXORU_XOR19_POSITION                   equ 0003h
CRCXORU_XOR19_SIZE                       equ 0001h
CRCXORU_XOR19_LENGTH                     equ 0001h
CRCXORU_XOR19_MASK                       equ 0008h
CRCXORU_XOR20_POSN                       equ 0004h
CRCXORU_XOR20_POSITION                   equ 0004h
CRCXORU_XOR20_SIZE                       equ 0001h
CRCXORU_XOR20_LENGTH                     equ 0001h
CRCXORU_XOR20_MASK                       equ 0010h
CRCXORU_XOR21_POSN                       equ 0005h
CRCXORU_XOR21_POSITION                   equ 0005h
CRCXORU_XOR21_SIZE                       equ 0001h
CRCXORU_XOR21_LENGTH                     equ 0001h
CRCXORU_XOR21_MASK                       equ 0020h
CRCXORU_XOR22_POSN                       equ 0006h
CRCXORU_XOR22_POSITION                   equ 0006h
CRCXORU_XOR22_SIZE                       equ 0001h
CRCXORU_XOR22_LENGTH                     equ 0001h
CRCXORU_XOR22_MASK                       equ 0040h
CRCXORU_XOR23_POSN                       equ 0007h
CRCXORU_XOR23_POSITION                   equ 0007h
CRCXORU_XOR23_SIZE                       equ 0001h
CRCXORU_XOR23_LENGTH                     equ 0001h
CRCXORU_XOR23_MASK                       equ 0080h

// Register: CRCOUTT
#define CRCOUTT CRCOUTT
CRCOUTT                                  equ 0067h
// bitfield definitions
CRCOUTT_OUT_POSN                         equ 0000h
CRCOUTT_OUT_POSITION                     equ 0000h
CRCOUTT_OUT_SIZE                         equ 0008h
CRCOUTT_OUT_LENGTH                       equ 0008h
CRCOUTT_OUT_MASK                         equ 00FFh
CRCOUTT_OUT24_POSN                       equ 0000h
CRCOUTT_OUT24_POSITION                   equ 0000h
CRCOUTT_OUT24_SIZE                       equ 0001h
CRCOUTT_OUT24_LENGTH                     equ 0001h
CRCOUTT_OUT24_MASK                       equ 0001h
CRCOUTT_OUT25_POSN                       equ 0001h
CRCOUTT_OUT25_POSITION                   equ 0001h
CRCOUTT_OUT25_SIZE                       equ 0001h
CRCOUTT_OUT25_LENGTH                     equ 0001h
CRCOUTT_OUT25_MASK                       equ 0002h
CRCOUTT_OUT26_POSN                       equ 0002h
CRCOUTT_OUT26_POSITION                   equ 0002h
CRCOUTT_OUT26_SIZE                       equ 0001h
CRCOUTT_OUT26_LENGTH                     equ 0001h
CRCOUTT_OUT26_MASK                       equ 0004h
CRCOUTT_OUT27_POSN                       equ 0003h
CRCOUTT_OUT27_POSITION                   equ 0003h
CRCOUTT_OUT27_SIZE                       equ 0001h
CRCOUTT_OUT27_LENGTH                     equ 0001h
CRCOUTT_OUT27_MASK                       equ 0008h
CRCOUTT_OUT28_POSN                       equ 0004h
CRCOUTT_OUT28_POSITION                   equ 0004h
CRCOUTT_OUT28_SIZE                       equ 0001h
CRCOUTT_OUT28_LENGTH                     equ 0001h
CRCOUTT_OUT28_MASK                       equ 0010h
CRCOUTT_OUT29_POSN                       equ 0005h
CRCOUTT_OUT29_POSITION                   equ 0005h
CRCOUTT_OUT29_SIZE                       equ 0001h
CRCOUTT_OUT29_LENGTH                     equ 0001h
CRCOUTT_OUT29_MASK                       equ 0020h
CRCOUTT_OUT30_POSN                       equ 0006h
CRCOUTT_OUT30_POSITION                   equ 0006h
CRCOUTT_OUT30_SIZE                       equ 0001h
CRCOUTT_OUT30_LENGTH                     equ 0001h
CRCOUTT_OUT30_MASK                       equ 0040h
CRCOUTT_OUT31_POSN                       equ 0007h
CRCOUTT_OUT31_POSITION                   equ 0007h
CRCOUTT_OUT31_SIZE                       equ 0001h
CRCOUTT_OUT31_LENGTH                     equ 0001h
CRCOUTT_OUT31_MASK                       equ 0080h

// Register: CRCSHFTT
#define CRCSHFTT CRCSHFTT
CRCSHFTT                                 equ 0067h
// bitfield definitions
CRCSHFTT_SHIFT_POSN                      equ 0000h
CRCSHFTT_SHIFT_POSITION                  equ 0000h
CRCSHFTT_SHIFT_SIZE                      equ 0008h
CRCSHFTT_SHIFT_LENGTH                    equ 0008h
CRCSHFTT_SHIFT_MASK                      equ 00FFh
CRCSHFTT_SHIFT24_POSN                    equ 0000h
CRCSHFTT_SHIFT24_POSITION                equ 0000h
CRCSHFTT_SHIFT24_SIZE                    equ 0001h
CRCSHFTT_SHIFT24_LENGTH                  equ 0001h
CRCSHFTT_SHIFT24_MASK                    equ 0001h
CRCSHFTT_SHIFT25_POSN                    equ 0001h
CRCSHFTT_SHIFT25_POSITION                equ 0001h
CRCSHFTT_SHIFT25_SIZE                    equ 0001h
CRCSHFTT_SHIFT25_LENGTH                  equ 0001h
CRCSHFTT_SHIFT25_MASK                    equ 0002h
CRCSHFTT_SHIFT26_POSN                    equ 0002h
CRCSHFTT_SHIFT26_POSITION                equ 0002h
CRCSHFTT_SHIFT26_SIZE                    equ 0001h
CRCSHFTT_SHIFT26_LENGTH                  equ 0001h
CRCSHFTT_SHIFT26_MASK                    equ 0004h
CRCSHFTT_SHIFT27_POSN                    equ 0003h
CRCSHFTT_SHIFT27_POSITION                equ 0003h
CRCSHFTT_SHIFT27_SIZE                    equ 0001h
CRCSHFTT_SHIFT27_LENGTH                  equ 0001h
CRCSHFTT_SHIFT27_MASK                    equ 0008h
CRCSHFTT_SHIFT28_POSN                    equ 0004h
CRCSHFTT_SHIFT28_POSITION                equ 0004h
CRCSHFTT_SHIFT28_SIZE                    equ 0001h
CRCSHFTT_SHIFT28_LENGTH                  equ 0001h
CRCSHFTT_SHIFT28_MASK                    equ 0010h
CRCSHFTT_SHIFT29_POSN                    equ 0005h
CRCSHFTT_SHIFT29_POSITION                equ 0005h
CRCSHFTT_SHIFT29_SIZE                    equ 0001h
CRCSHFTT_SHIFT29_LENGTH                  equ 0001h
CRCSHFTT_SHIFT29_MASK                    equ 0020h
CRCSHFTT_SHIFT30_POSN                    equ 0006h
CRCSHFTT_SHIFT30_POSITION                equ 0006h
CRCSHFTT_SHIFT30_SIZE                    equ 0001h
CRCSHFTT_SHIFT30_LENGTH                  equ 0001h
CRCSHFTT_SHIFT30_MASK                    equ 0040h
CRCSHFTT_SHIFT31_POSN                    equ 0007h
CRCSHFTT_SHIFT31_POSITION                equ 0007h
CRCSHFTT_SHIFT31_SIZE                    equ 0001h
CRCSHFTT_SHIFT31_LENGTH                  equ 0001h
CRCSHFTT_SHIFT31_MASK                    equ 0080h

// Register: CRCXORT
#define CRCXORT CRCXORT
CRCXORT                                  equ 0067h
// bitfield definitions
CRCXORT_XOR_POSN                         equ 0000h
CRCXORT_XOR_POSITION                     equ 0000h
CRCXORT_XOR_SIZE                         equ 0008h
CRCXORT_XOR_LENGTH                       equ 0008h
CRCXORT_XOR_MASK                         equ 00FFh
CRCXORT_XOR24_POSN                       equ 0000h
CRCXORT_XOR24_POSITION                   equ 0000h
CRCXORT_XOR24_SIZE                       equ 0001h
CRCXORT_XOR24_LENGTH                     equ 0001h
CRCXORT_XOR24_MASK                       equ 0001h
CRCXORT_XOR25_POSN                       equ 0001h
CRCXORT_XOR25_POSITION                   equ 0001h
CRCXORT_XOR25_SIZE                       equ 0001h
CRCXORT_XOR25_LENGTH                     equ 0001h
CRCXORT_XOR25_MASK                       equ 0002h
CRCXORT_XOR26_POSN                       equ 0002h
CRCXORT_XOR26_POSITION                   equ 0002h
CRCXORT_XOR26_SIZE                       equ 0001h
CRCXORT_XOR26_LENGTH                     equ 0001h
CRCXORT_XOR26_MASK                       equ 0004h
CRCXORT_XOR27_POSN                       equ 0003h
CRCXORT_XOR27_POSITION                   equ 0003h
CRCXORT_XOR27_SIZE                       equ 0001h
CRCXORT_XOR27_LENGTH                     equ 0001h
CRCXORT_XOR27_MASK                       equ 0008h
CRCXORT_XOR28_POSN                       equ 0004h
CRCXORT_XOR28_POSITION                   equ 0004h
CRCXORT_XOR28_SIZE                       equ 0001h
CRCXORT_XOR28_LENGTH                     equ 0001h
CRCXORT_XOR28_MASK                       equ 0010h
CRCXORT_XOR29_POSN                       equ 0005h
CRCXORT_XOR29_POSITION                   equ 0005h
CRCXORT_XOR29_SIZE                       equ 0001h
CRCXORT_XOR29_LENGTH                     equ 0001h
CRCXORT_XOR29_MASK                       equ 0020h
CRCXORT_XOR30_POSN                       equ 0006h
CRCXORT_XOR30_POSITION                   equ 0006h
CRCXORT_XOR30_SIZE                       equ 0001h
CRCXORT_XOR30_LENGTH                     equ 0001h
CRCXORT_XOR30_MASK                       equ 0040h
CRCXORT_XOR31_POSN                       equ 0007h
CRCXORT_XOR31_POSITION                   equ 0007h
CRCXORT_XOR31_SIZE                       equ 0001h
CRCXORT_XOR31_LENGTH                     equ 0001h
CRCXORT_XOR31_MASK                       equ 0080h

// Register: CRCCON0
#define CRCCON0 CRCCON0
CRCCON0                                  equ 0068h
// bitfield definitions
CRCCON0_FULL_POSN                        equ 0000h
CRCCON0_FULL_POSITION                    equ 0000h
CRCCON0_FULL_SIZE                        equ 0001h
CRCCON0_FULL_LENGTH                      equ 0001h
CRCCON0_FULL_MASK                        equ 0001h
CRCCON0_SHIFTM_POSN                      equ 0001h
CRCCON0_SHIFTM_POSITION                  equ 0001h
CRCCON0_SHIFTM_SIZE                      equ 0001h
CRCCON0_SHIFTM_LENGTH                    equ 0001h
CRCCON0_SHIFTM_MASK                      equ 0002h
CRCCON0_SETUP_POSN                       equ 0002h
CRCCON0_SETUP_POSITION                   equ 0002h
CRCCON0_SETUP_SIZE                       equ 0002h
CRCCON0_SETUP_LENGTH                     equ 0002h
CRCCON0_SETUP_MASK                       equ 000Ch
CRCCON0_ACCMOD_POSN                      equ 0004h
CRCCON0_ACCMOD_POSITION                  equ 0004h
CRCCON0_ACCMOD_SIZE                      equ 0001h
CRCCON0_ACCMOD_LENGTH                    equ 0001h
CRCCON0_ACCMOD_MASK                      equ 0010h
CRCCON0_CRCBUSY_POSN                     equ 0005h
CRCCON0_CRCBUSY_POSITION                 equ 0005h
CRCCON0_CRCBUSY_SIZE                     equ 0001h
CRCCON0_CRCBUSY_LENGTH                   equ 0001h
CRCCON0_CRCBUSY_MASK                     equ 0020h
CRCCON0_CRCGO_POSN                       equ 0006h
CRCCON0_CRCGO_POSITION                   equ 0006h
CRCCON0_CRCGO_SIZE                       equ 0001h
CRCCON0_CRCGO_LENGTH                     equ 0001h
CRCCON0_CRCGO_MASK                       equ 0040h
CRCCON0_CRCEN_POSN                       equ 0007h
CRCCON0_CRCEN_POSITION                   equ 0007h
CRCCON0_CRCEN_SIZE                       equ 0001h
CRCCON0_CRCEN_LENGTH                     equ 0001h
CRCCON0_CRCEN_MASK                       equ 0080h
CRCCON0_LENDIAN_POSN                     equ 0001h
CRCCON0_LENDIAN_POSITION                 equ 0001h
CRCCON0_LENDIAN_SIZE                     equ 0001h
CRCCON0_LENDIAN_LENGTH                   equ 0001h
CRCCON0_LENDIAN_MASK                     equ 0002h
CRCCON0_SETUP0_POSN                      equ 0002h
CRCCON0_SETUP0_POSITION                  equ 0002h
CRCCON0_SETUP0_SIZE                      equ 0001h
CRCCON0_SETUP0_LENGTH                    equ 0001h
CRCCON0_SETUP0_MASK                      equ 0004h
CRCCON0_SETUP1_POSN                      equ 0003h
CRCCON0_SETUP1_POSITION                  equ 0003h
CRCCON0_SETUP1_SIZE                      equ 0001h
CRCCON0_SETUP1_LENGTH                    equ 0001h
CRCCON0_SETUP1_MASK                      equ 0008h
CRCCON0_ACCM_POSN                        equ 0004h
CRCCON0_ACCM_POSITION                    equ 0004h
CRCCON0_ACCM_SIZE                        equ 0001h
CRCCON0_ACCM_LENGTH                      equ 0001h
CRCCON0_ACCM_MASK                        equ 0010h
CRCCON0_BUSY_POSN                        equ 0005h
CRCCON0_BUSY_POSITION                    equ 0005h
CRCCON0_BUSY_SIZE                        equ 0001h
CRCCON0_BUSY_LENGTH                      equ 0001h
CRCCON0_BUSY_MASK                        equ 0020h
CRCCON0_GO_POSN                          equ 0006h
CRCCON0_GO_POSITION                      equ 0006h
CRCCON0_GO_SIZE                          equ 0001h
CRCCON0_GO_LENGTH                        equ 0001h
CRCCON0_GO_MASK                          equ 0040h
CRCCON0_EN_POSN                          equ 0007h
CRCCON0_EN_POSITION                      equ 0007h
CRCCON0_EN_SIZE                          equ 0001h
CRCCON0_EN_LENGTH                        equ 0001h
CRCCON0_EN_MASK                          equ 0080h

// Register: CRCCON1
#define CRCCON1 CRCCON1
CRCCON1                                  equ 0069h
// bitfield definitions
CRCCON1_PLEN_POSN                        equ 0000h
CRCCON1_PLEN_POSITION                    equ 0000h
CRCCON1_PLEN_SIZE                        equ 0005h
CRCCON1_PLEN_LENGTH                      equ 0005h
CRCCON1_PLEN_MASK                        equ 001Fh
CRCCON1_PLEN0_POSN                       equ 0000h
CRCCON1_PLEN0_POSITION                   equ 0000h
CRCCON1_PLEN0_SIZE                       equ 0001h
CRCCON1_PLEN0_LENGTH                     equ 0001h
CRCCON1_PLEN0_MASK                       equ 0001h
CRCCON1_PLEN1_POSN                       equ 0001h
CRCCON1_PLEN1_POSITION                   equ 0001h
CRCCON1_PLEN1_SIZE                       equ 0001h
CRCCON1_PLEN1_LENGTH                     equ 0001h
CRCCON1_PLEN1_MASK                       equ 0002h
CRCCON1_PLEN2_POSN                       equ 0002h
CRCCON1_PLEN2_POSITION                   equ 0002h
CRCCON1_PLEN2_SIZE                       equ 0001h
CRCCON1_PLEN2_LENGTH                     equ 0001h
CRCCON1_PLEN2_MASK                       equ 0004h
CRCCON1_PLEN3_POSN                       equ 0003h
CRCCON1_PLEN3_POSITION                   equ 0003h
CRCCON1_PLEN3_SIZE                       equ 0001h
CRCCON1_PLEN3_LENGTH                     equ 0001h
CRCCON1_PLEN3_MASK                       equ 0008h
CRCCON1_PLEN4_POSN                       equ 0004h
CRCCON1_PLEN4_POSITION                   equ 0004h
CRCCON1_PLEN4_SIZE                       equ 0001h
CRCCON1_PLEN4_LENGTH                     equ 0001h
CRCCON1_PLEN4_MASK                       equ 0010h

// Register: CRCCON2
#define CRCCON2 CRCCON2
CRCCON2                                  equ 006Ah
// bitfield definitions
CRCCON2_DLEN_POSN                        equ 0000h
CRCCON2_DLEN_POSITION                    equ 0000h
CRCCON2_DLEN_SIZE                        equ 0005h
CRCCON2_DLEN_LENGTH                      equ 0005h
CRCCON2_DLEN_MASK                        equ 001Fh
CRCCON2_DLEN0_POSN                       equ 0000h
CRCCON2_DLEN0_POSITION                   equ 0000h
CRCCON2_DLEN0_SIZE                       equ 0001h
CRCCON2_DLEN0_LENGTH                     equ 0001h
CRCCON2_DLEN0_MASK                       equ 0001h
CRCCON2_DLEN1_POSN                       equ 0001h
CRCCON2_DLEN1_POSITION                   equ 0001h
CRCCON2_DLEN1_SIZE                       equ 0001h
CRCCON2_DLEN1_LENGTH                     equ 0001h
CRCCON2_DLEN1_MASK                       equ 0002h
CRCCON2_DLEN2_POSN                       equ 0002h
CRCCON2_DLEN2_POSITION                   equ 0002h
CRCCON2_DLEN2_SIZE                       equ 0001h
CRCCON2_DLEN2_LENGTH                     equ 0001h
CRCCON2_DLEN2_MASK                       equ 0004h
CRCCON2_DLEN3_POSN                       equ 0003h
CRCCON2_DLEN3_POSITION                   equ 0003h
CRCCON2_DLEN3_SIZE                       equ 0001h
CRCCON2_DLEN3_LENGTH                     equ 0001h
CRCCON2_DLEN3_MASK                       equ 0008h
CRCCON2_DLEN4_POSN                       equ 0004h
CRCCON2_DLEN4_POSITION                   equ 0004h
CRCCON2_DLEN4_SIZE                       equ 0001h
CRCCON2_DLEN4_LENGTH                     equ 0001h
CRCCON2_DLEN4_MASK                       equ 0010h

// Register: SCANLADR
#define SCANLADR SCANLADR
SCANLADR                                 equ 006Bh

// Register: SCANLADRL
#define SCANLADRL SCANLADRL
SCANLADRL                                equ 006Bh
// bitfield definitions
SCANLADRL_LADR_POSN                      equ 0000h
SCANLADRL_LADR_POSITION                  equ 0000h
SCANLADRL_LADR_SIZE                      equ 0008h
SCANLADRL_LADR_LENGTH                    equ 0008h
SCANLADRL_LADR_MASK                      equ 00FFh
SCANLADRL_LADR0_POSN                     equ 0000h
SCANLADRL_LADR0_POSITION                 equ 0000h
SCANLADRL_LADR0_SIZE                     equ 0001h
SCANLADRL_LADR0_LENGTH                   equ 0001h
SCANLADRL_LADR0_MASK                     equ 0001h
SCANLADRL_LADR1_POSN                     equ 0001h
SCANLADRL_LADR1_POSITION                 equ 0001h
SCANLADRL_LADR1_SIZE                     equ 0001h
SCANLADRL_LADR1_LENGTH                   equ 0001h
SCANLADRL_LADR1_MASK                     equ 0002h
SCANLADRL_LADR2_POSN                     equ 0002h
SCANLADRL_LADR2_POSITION                 equ 0002h
SCANLADRL_LADR2_SIZE                     equ 0001h
SCANLADRL_LADR2_LENGTH                   equ 0001h
SCANLADRL_LADR2_MASK                     equ 0004h
SCANLADRL_LADR3_POSN                     equ 0003h
SCANLADRL_LADR3_POSITION                 equ 0003h
SCANLADRL_LADR3_SIZE                     equ 0001h
SCANLADRL_LADR3_LENGTH                   equ 0001h
SCANLADRL_LADR3_MASK                     equ 0008h
SCANLADRL_LADR4_POSN                     equ 0004h
SCANLADRL_LADR4_POSITION                 equ 0004h
SCANLADRL_LADR4_SIZE                     equ 0001h
SCANLADRL_LADR4_LENGTH                   equ 0001h
SCANLADRL_LADR4_MASK                     equ 0010h
SCANLADRL_LADR5_POSN                     equ 0005h
SCANLADRL_LADR5_POSITION                 equ 0005h
SCANLADRL_LADR5_SIZE                     equ 0001h
SCANLADRL_LADR5_LENGTH                   equ 0001h
SCANLADRL_LADR5_MASK                     equ 0020h
SCANLADRL_LADR6_POSN                     equ 0006h
SCANLADRL_LADR6_POSITION                 equ 0006h
SCANLADRL_LADR6_SIZE                     equ 0001h
SCANLADRL_LADR6_LENGTH                   equ 0001h
SCANLADRL_LADR6_MASK                     equ 0040h
SCANLADRL_LADR7_POSN                     equ 0007h
SCANLADRL_LADR7_POSITION                 equ 0007h
SCANLADRL_LADR7_SIZE                     equ 0001h
SCANLADRL_LADR7_LENGTH                   equ 0001h
SCANLADRL_LADR7_MASK                     equ 0080h
SCANLADRL_SCANLADR_POSN                  equ 0000h
SCANLADRL_SCANLADR_POSITION              equ 0000h
SCANLADRL_SCANLADR_SIZE                  equ 0008h
SCANLADRL_SCANLADR_LENGTH                equ 0008h
SCANLADRL_SCANLADR_MASK                  equ 00FFh
SCANLADRL_SCANLADR0_POSN                 equ 0000h
SCANLADRL_SCANLADR0_POSITION             equ 0000h
SCANLADRL_SCANLADR0_SIZE                 equ 0001h
SCANLADRL_SCANLADR0_LENGTH               equ 0001h
SCANLADRL_SCANLADR0_MASK                 equ 0001h
SCANLADRL_SCANLADR1_POSN                 equ 0001h
SCANLADRL_SCANLADR1_POSITION             equ 0001h
SCANLADRL_SCANLADR1_SIZE                 equ 0001h
SCANLADRL_SCANLADR1_LENGTH               equ 0001h
SCANLADRL_SCANLADR1_MASK                 equ 0002h
SCANLADRL_SCANLADR2_POSN                 equ 0002h
SCANLADRL_SCANLADR2_POSITION             equ 0002h
SCANLADRL_SCANLADR2_SIZE                 equ 0001h
SCANLADRL_SCANLADR2_LENGTH               equ 0001h
SCANLADRL_SCANLADR2_MASK                 equ 0004h
SCANLADRL_SCANLADR3_POSN                 equ 0003h
SCANLADRL_SCANLADR3_POSITION             equ 0003h
SCANLADRL_SCANLADR3_SIZE                 equ 0001h
SCANLADRL_SCANLADR3_LENGTH               equ 0001h
SCANLADRL_SCANLADR3_MASK                 equ 0008h
SCANLADRL_SCANLADR4_POSN                 equ 0004h
SCANLADRL_SCANLADR4_POSITION             equ 0004h
SCANLADRL_SCANLADR4_SIZE                 equ 0001h
SCANLADRL_SCANLADR4_LENGTH               equ 0001h
SCANLADRL_SCANLADR4_MASK                 equ 0010h
SCANLADRL_SCANLADR5_POSN                 equ 0005h
SCANLADRL_SCANLADR5_POSITION             equ 0005h
SCANLADRL_SCANLADR5_SIZE                 equ 0001h
SCANLADRL_SCANLADR5_LENGTH               equ 0001h
SCANLADRL_SCANLADR5_MASK                 equ 0020h
SCANLADRL_SCANLADR6_POSN                 equ 0006h
SCANLADRL_SCANLADR6_POSITION             equ 0006h
SCANLADRL_SCANLADR6_SIZE                 equ 0001h
SCANLADRL_SCANLADR6_LENGTH               equ 0001h
SCANLADRL_SCANLADR6_MASK                 equ 0040h
SCANLADRL_SCANLADR7_POSN                 equ 0007h
SCANLADRL_SCANLADR7_POSITION             equ 0007h
SCANLADRL_SCANLADR7_SIZE                 equ 0001h
SCANLADRL_SCANLADR7_LENGTH               equ 0001h
SCANLADRL_SCANLADR7_MASK                 equ 0080h

// Register: SCANLADRH
#define SCANLADRH SCANLADRH
SCANLADRH                                equ 006Ch
// bitfield definitions
SCANLADRH_LADR_POSN                      equ 0000h
SCANLADRH_LADR_POSITION                  equ 0000h
SCANLADRH_LADR_SIZE                      equ 0008h
SCANLADRH_LADR_LENGTH                    equ 0008h
SCANLADRH_LADR_MASK                      equ 00FFh
SCANLADRH_LADR8_POSN                     equ 0000h
SCANLADRH_LADR8_POSITION                 equ 0000h
SCANLADRH_LADR8_SIZE                     equ 0001h
SCANLADRH_LADR8_LENGTH                   equ 0001h
SCANLADRH_LADR8_MASK                     equ 0001h
SCANLADRH_LADR9_POSN                     equ 0001h
SCANLADRH_LADR9_POSITION                 equ 0001h
SCANLADRH_LADR9_SIZE                     equ 0001h
SCANLADRH_LADR9_LENGTH                   equ 0001h
SCANLADRH_LADR9_MASK                     equ 0002h
SCANLADRH_LADR10_POSN                    equ 0002h
SCANLADRH_LADR10_POSITION                equ 0002h
SCANLADRH_LADR10_SIZE                    equ 0001h
SCANLADRH_LADR10_LENGTH                  equ 0001h
SCANLADRH_LADR10_MASK                    equ 0004h
SCANLADRH_LADR11_POSN                    equ 0003h
SCANLADRH_LADR11_POSITION                equ 0003h
SCANLADRH_LADR11_SIZE                    equ 0001h
SCANLADRH_LADR11_LENGTH                  equ 0001h
SCANLADRH_LADR11_MASK                    equ 0008h
SCANLADRH_LADR12_POSN                    equ 0004h
SCANLADRH_LADR12_POSITION                equ 0004h
SCANLADRH_LADR12_SIZE                    equ 0001h
SCANLADRH_LADR12_LENGTH                  equ 0001h
SCANLADRH_LADR12_MASK                    equ 0010h
SCANLADRH_LADR13_POSN                    equ 0005h
SCANLADRH_LADR13_POSITION                equ 0005h
SCANLADRH_LADR13_SIZE                    equ 0001h
SCANLADRH_LADR13_LENGTH                  equ 0001h
SCANLADRH_LADR13_MASK                    equ 0020h
SCANLADRH_LADR14_POSN                    equ 0006h
SCANLADRH_LADR14_POSITION                equ 0006h
SCANLADRH_LADR14_SIZE                    equ 0001h
SCANLADRH_LADR14_LENGTH                  equ 0001h
SCANLADRH_LADR14_MASK                    equ 0040h
SCANLADRH_LADR15_POSN                    equ 0007h
SCANLADRH_LADR15_POSITION                equ 0007h
SCANLADRH_LADR15_SIZE                    equ 0001h
SCANLADRH_LADR15_LENGTH                  equ 0001h
SCANLADRH_LADR15_MASK                    equ 0080h
SCANLADRH_SCANLADR_POSN                  equ 0000h
SCANLADRH_SCANLADR_POSITION              equ 0000h
SCANLADRH_SCANLADR_SIZE                  equ 0008h
SCANLADRH_SCANLADR_LENGTH                equ 0008h
SCANLADRH_SCANLADR_MASK                  equ 00FFh
SCANLADRH_SCANLADR8_POSN                 equ 0000h
SCANLADRH_SCANLADR8_POSITION             equ 0000h
SCANLADRH_SCANLADR8_SIZE                 equ 0001h
SCANLADRH_SCANLADR8_LENGTH               equ 0001h
SCANLADRH_SCANLADR8_MASK                 equ 0001h
SCANLADRH_SCANLADR9_POSN                 equ 0001h
SCANLADRH_SCANLADR9_POSITION             equ 0001h
SCANLADRH_SCANLADR9_SIZE                 equ 0001h
SCANLADRH_SCANLADR9_LENGTH               equ 0001h
SCANLADRH_SCANLADR9_MASK                 equ 0002h
SCANLADRH_SCANLADR10_POSN                equ 0002h
SCANLADRH_SCANLADR10_POSITION            equ 0002h
SCANLADRH_SCANLADR10_SIZE                equ 0001h
SCANLADRH_SCANLADR10_LENGTH              equ 0001h
SCANLADRH_SCANLADR10_MASK                equ 0004h
SCANLADRH_SCANLADR11_POSN                equ 0003h
SCANLADRH_SCANLADR11_POSITION            equ 0003h
SCANLADRH_SCANLADR11_SIZE                equ 0001h
SCANLADRH_SCANLADR11_LENGTH              equ 0001h
SCANLADRH_SCANLADR11_MASK                equ 0008h
SCANLADRH_SCANLADR12_POSN                equ 0004h
SCANLADRH_SCANLADR12_POSITION            equ 0004h
SCANLADRH_SCANLADR12_SIZE                equ 0001h
SCANLADRH_SCANLADR12_LENGTH              equ 0001h
SCANLADRH_SCANLADR12_MASK                equ 0010h
SCANLADRH_SCANLADR13_POSN                equ 0005h
SCANLADRH_SCANLADR13_POSITION            equ 0005h
SCANLADRH_SCANLADR13_SIZE                equ 0001h
SCANLADRH_SCANLADR13_LENGTH              equ 0001h
SCANLADRH_SCANLADR13_MASK                equ 0020h
SCANLADRH_SCANLADR14_POSN                equ 0006h
SCANLADRH_SCANLADR14_POSITION            equ 0006h
SCANLADRH_SCANLADR14_SIZE                equ 0001h
SCANLADRH_SCANLADR14_LENGTH              equ 0001h
SCANLADRH_SCANLADR14_MASK                equ 0040h
SCANLADRH_SCANLADR15_POSN                equ 0007h
SCANLADRH_SCANLADR15_POSITION            equ 0007h
SCANLADRH_SCANLADR15_SIZE                equ 0001h
SCANLADRH_SCANLADR15_LENGTH              equ 0001h
SCANLADRH_SCANLADR15_MASK                equ 0080h

// Register: SCANLADRU
#define SCANLADRU SCANLADRU
SCANLADRU                                equ 006Dh
// bitfield definitions
SCANLADRU_LADR_POSN                      equ 0000h
SCANLADRU_LADR_POSITION                  equ 0000h
SCANLADRU_LADR_SIZE                      equ 0006h
SCANLADRU_LADR_LENGTH                    equ 0006h
SCANLADRU_LADR_MASK                      equ 003Fh
SCANLADRU_LADR16_POSN                    equ 0000h
SCANLADRU_LADR16_POSITION                equ 0000h
SCANLADRU_LADR16_SIZE                    equ 0001h
SCANLADRU_LADR16_LENGTH                  equ 0001h
SCANLADRU_LADR16_MASK                    equ 0001h
SCANLADRU_LADR17_POSN                    equ 0001h
SCANLADRU_LADR17_POSITION                equ 0001h
SCANLADRU_LADR17_SIZE                    equ 0001h
SCANLADRU_LADR17_LENGTH                  equ 0001h
SCANLADRU_LADR17_MASK                    equ 0002h
SCANLADRU_LADR18_POSN                    equ 0002h
SCANLADRU_LADR18_POSITION                equ 0002h
SCANLADRU_LADR18_SIZE                    equ 0001h
SCANLADRU_LADR18_LENGTH                  equ 0001h
SCANLADRU_LADR18_MASK                    equ 0004h
SCANLADRU_LADR19_POSN                    equ 0003h
SCANLADRU_LADR19_POSITION                equ 0003h
SCANLADRU_LADR19_SIZE                    equ 0001h
SCANLADRU_LADR19_LENGTH                  equ 0001h
SCANLADRU_LADR19_MASK                    equ 0008h
SCANLADRU_LADR20_POSN                    equ 0004h
SCANLADRU_LADR20_POSITION                equ 0004h
SCANLADRU_LADR20_SIZE                    equ 0001h
SCANLADRU_LADR20_LENGTH                  equ 0001h
SCANLADRU_LADR20_MASK                    equ 0010h
SCANLADRU_LADR21_POSN                    equ 0005h
SCANLADRU_LADR21_POSITION                equ 0005h
SCANLADRU_LADR21_SIZE                    equ 0001h
SCANLADRU_LADR21_LENGTH                  equ 0001h
SCANLADRU_LADR21_MASK                    equ 0020h
SCANLADRU_SCANLADR_POSN                  equ 0000h
SCANLADRU_SCANLADR_POSITION              equ 0000h
SCANLADRU_SCANLADR_SIZE                  equ 0006h
SCANLADRU_SCANLADR_LENGTH                equ 0006h
SCANLADRU_SCANLADR_MASK                  equ 003Fh
SCANLADRU_SCANLADR16_POSN                equ 0000h
SCANLADRU_SCANLADR16_POSITION            equ 0000h
SCANLADRU_SCANLADR16_SIZE                equ 0001h
SCANLADRU_SCANLADR16_LENGTH              equ 0001h
SCANLADRU_SCANLADR16_MASK                equ 0001h
SCANLADRU_SCANLADR17_POSN                equ 0001h
SCANLADRU_SCANLADR17_POSITION            equ 0001h
SCANLADRU_SCANLADR17_SIZE                equ 0001h
SCANLADRU_SCANLADR17_LENGTH              equ 0001h
SCANLADRU_SCANLADR17_MASK                equ 0002h
SCANLADRU_SCANLADR18_POSN                equ 0002h
SCANLADRU_SCANLADR18_POSITION            equ 0002h
SCANLADRU_SCANLADR18_SIZE                equ 0001h
SCANLADRU_SCANLADR18_LENGTH              equ 0001h
SCANLADRU_SCANLADR18_MASK                equ 0004h
SCANLADRU_SCANLADR19_POSN                equ 0003h
SCANLADRU_SCANLADR19_POSITION            equ 0003h
SCANLADRU_SCANLADR19_SIZE                equ 0001h
SCANLADRU_SCANLADR19_LENGTH              equ 0001h
SCANLADRU_SCANLADR19_MASK                equ 0008h
SCANLADRU_SCANLADR20_POSN                equ 0004h
SCANLADRU_SCANLADR20_POSITION            equ 0004h
SCANLADRU_SCANLADR20_SIZE                equ 0001h
SCANLADRU_SCANLADR20_LENGTH              equ 0001h
SCANLADRU_SCANLADR20_MASK                equ 0010h
SCANLADRU_SCANLADR21_POSN                equ 0005h
SCANLADRU_SCANLADR21_POSITION            equ 0005h
SCANLADRU_SCANLADR21_SIZE                equ 0001h
SCANLADRU_SCANLADR21_LENGTH              equ 0001h
SCANLADRU_SCANLADR21_MASK                equ 0020h

// Register: SCANHADR
#define SCANHADR SCANHADR
SCANHADR                                 equ 006Eh

// Register: SCANHADRL
#define SCANHADRL SCANHADRL
SCANHADRL                                equ 006Eh
// bitfield definitions
SCANHADRL_HADR_POSN                      equ 0000h
SCANHADRL_HADR_POSITION                  equ 0000h
SCANHADRL_HADR_SIZE                      equ 0008h
SCANHADRL_HADR_LENGTH                    equ 0008h
SCANHADRL_HADR_MASK                      equ 00FFh
SCANHADRL_HADR0_POSN                     equ 0000h
SCANHADRL_HADR0_POSITION                 equ 0000h
SCANHADRL_HADR0_SIZE                     equ 0001h
SCANHADRL_HADR0_LENGTH                   equ 0001h
SCANHADRL_HADR0_MASK                     equ 0001h
SCANHADRL_HADR1_POSN                     equ 0001h
SCANHADRL_HADR1_POSITION                 equ 0001h
SCANHADRL_HADR1_SIZE                     equ 0001h
SCANHADRL_HADR1_LENGTH                   equ 0001h
SCANHADRL_HADR1_MASK                     equ 0002h
SCANHADRL_HADR2_POSN                     equ 0002h
SCANHADRL_HADR2_POSITION                 equ 0002h
SCANHADRL_HADR2_SIZE                     equ 0001h
SCANHADRL_HADR2_LENGTH                   equ 0001h
SCANHADRL_HADR2_MASK                     equ 0004h
SCANHADRL_HADR3_POSN                     equ 0003h
SCANHADRL_HADR3_POSITION                 equ 0003h
SCANHADRL_HADR3_SIZE                     equ 0001h
SCANHADRL_HADR3_LENGTH                   equ 0001h
SCANHADRL_HADR3_MASK                     equ 0008h
SCANHADRL_HADR4_POSN                     equ 0004h
SCANHADRL_HADR4_POSITION                 equ 0004h
SCANHADRL_HADR4_SIZE                     equ 0001h
SCANHADRL_HADR4_LENGTH                   equ 0001h
SCANHADRL_HADR4_MASK                     equ 0010h
SCANHADRL_HADR5_POSN                     equ 0005h
SCANHADRL_HADR5_POSITION                 equ 0005h
SCANHADRL_HADR5_SIZE                     equ 0001h
SCANHADRL_HADR5_LENGTH                   equ 0001h
SCANHADRL_HADR5_MASK                     equ 0020h
SCANHADRL_HADR6_POSN                     equ 0006h
SCANHADRL_HADR6_POSITION                 equ 0006h
SCANHADRL_HADR6_SIZE                     equ 0001h
SCANHADRL_HADR6_LENGTH                   equ 0001h
SCANHADRL_HADR6_MASK                     equ 0040h
SCANHADRL_HADR7_POSN                     equ 0007h
SCANHADRL_HADR7_POSITION                 equ 0007h
SCANHADRL_HADR7_SIZE                     equ 0001h
SCANHADRL_HADR7_LENGTH                   equ 0001h
SCANHADRL_HADR7_MASK                     equ 0080h
SCANHADRL_SCANHADR_POSN                  equ 0000h
SCANHADRL_SCANHADR_POSITION              equ 0000h
SCANHADRL_SCANHADR_SIZE                  equ 0008h
SCANHADRL_SCANHADR_LENGTH                equ 0008h
SCANHADRL_SCANHADR_MASK                  equ 00FFh
SCANHADRL_SCANHADR0_POSN                 equ 0000h
SCANHADRL_SCANHADR0_POSITION             equ 0000h
SCANHADRL_SCANHADR0_SIZE                 equ 0001h
SCANHADRL_SCANHADR0_LENGTH               equ 0001h
SCANHADRL_SCANHADR0_MASK                 equ 0001h
SCANHADRL_SCANHADR1_POSN                 equ 0001h
SCANHADRL_SCANHADR1_POSITION             equ 0001h
SCANHADRL_SCANHADR1_SIZE                 equ 0001h
SCANHADRL_SCANHADR1_LENGTH               equ 0001h
SCANHADRL_SCANHADR1_MASK                 equ 0002h
SCANHADRL_SCANHADR2_POSN                 equ 0002h
SCANHADRL_SCANHADR2_POSITION             equ 0002h
SCANHADRL_SCANHADR2_SIZE                 equ 0001h
SCANHADRL_SCANHADR2_LENGTH               equ 0001h
SCANHADRL_SCANHADR2_MASK                 equ 0004h
SCANHADRL_SCANHADR3_POSN                 equ 0003h
SCANHADRL_SCANHADR3_POSITION             equ 0003h
SCANHADRL_SCANHADR3_SIZE                 equ 0001h
SCANHADRL_SCANHADR3_LENGTH               equ 0001h
SCANHADRL_SCANHADR3_MASK                 equ 0008h
SCANHADRL_SCANHADR4_POSN                 equ 0004h
SCANHADRL_SCANHADR4_POSITION             equ 0004h
SCANHADRL_SCANHADR4_SIZE                 equ 0001h
SCANHADRL_SCANHADR4_LENGTH               equ 0001h
SCANHADRL_SCANHADR4_MASK                 equ 0010h
SCANHADRL_SCANHADR5_POSN                 equ 0005h
SCANHADRL_SCANHADR5_POSITION             equ 0005h
SCANHADRL_SCANHADR5_SIZE                 equ 0001h
SCANHADRL_SCANHADR5_LENGTH               equ 0001h
SCANHADRL_SCANHADR5_MASK                 equ 0020h
SCANHADRL_SCANHADR6_POSN                 equ 0006h
SCANHADRL_SCANHADR6_POSITION             equ 0006h
SCANHADRL_SCANHADR6_SIZE                 equ 0001h
SCANHADRL_SCANHADR6_LENGTH               equ 0001h
SCANHADRL_SCANHADR6_MASK                 equ 0040h
SCANHADRL_SCANHADR7_POSN                 equ 0007h
SCANHADRL_SCANHADR7_POSITION             equ 0007h
SCANHADRL_SCANHADR7_SIZE                 equ 0001h
SCANHADRL_SCANHADR7_LENGTH               equ 0001h
SCANHADRL_SCANHADR7_MASK                 equ 0080h

// Register: SCANHADRH
#define SCANHADRH SCANHADRH
SCANHADRH                                equ 006Fh
// bitfield definitions
SCANHADRH_HADR_POSN                      equ 0000h
SCANHADRH_HADR_POSITION                  equ 0000h
SCANHADRH_HADR_SIZE                      equ 0008h
SCANHADRH_HADR_LENGTH                    equ 0008h
SCANHADRH_HADR_MASK                      equ 00FFh
SCANHADRH_HADR8_POSN                     equ 0000h
SCANHADRH_HADR8_POSITION                 equ 0000h
SCANHADRH_HADR8_SIZE                     equ 0001h
SCANHADRH_HADR8_LENGTH                   equ 0001h
SCANHADRH_HADR8_MASK                     equ 0001h
SCANHADRH_HADR9_POSN                     equ 0001h
SCANHADRH_HADR9_POSITION                 equ 0001h
SCANHADRH_HADR9_SIZE                     equ 0001h
SCANHADRH_HADR9_LENGTH                   equ 0001h
SCANHADRH_HADR9_MASK                     equ 0002h
SCANHADRH_HADR10_POSN                    equ 0002h
SCANHADRH_HADR10_POSITION                equ 0002h
SCANHADRH_HADR10_SIZE                    equ 0001h
SCANHADRH_HADR10_LENGTH                  equ 0001h
SCANHADRH_HADR10_MASK                    equ 0004h
SCANHADRH_HADR11_POSN                    equ 0003h
SCANHADRH_HADR11_POSITION                equ 0003h
SCANHADRH_HADR11_SIZE                    equ 0001h
SCANHADRH_HADR11_LENGTH                  equ 0001h
SCANHADRH_HADR11_MASK                    equ 0008h
SCANHADRH_HADR12_POSN                    equ 0004h
SCANHADRH_HADR12_POSITION                equ 0004h
SCANHADRH_HADR12_SIZE                    equ 0001h
SCANHADRH_HADR12_LENGTH                  equ 0001h
SCANHADRH_HADR12_MASK                    equ 0010h
SCANHADRH_HADR13_POSN                    equ 0005h
SCANHADRH_HADR13_POSITION                equ 0005h
SCANHADRH_HADR13_SIZE                    equ 0001h
SCANHADRH_HADR13_LENGTH                  equ 0001h
SCANHADRH_HADR13_MASK                    equ 0020h
SCANHADRH_HADR14_POSN                    equ 0006h
SCANHADRH_HADR14_POSITION                equ 0006h
SCANHADRH_HADR14_SIZE                    equ 0001h
SCANHADRH_HADR14_LENGTH                  equ 0001h
SCANHADRH_HADR14_MASK                    equ 0040h
SCANHADRH_HADR15_POSN                    equ 0007h
SCANHADRH_HADR15_POSITION                equ 0007h
SCANHADRH_HADR15_SIZE                    equ 0001h
SCANHADRH_HADR15_LENGTH                  equ 0001h
SCANHADRH_HADR15_MASK                    equ 0080h
SCANHADRH_SCANHADR_POSN                  equ 0000h
SCANHADRH_SCANHADR_POSITION              equ 0000h
SCANHADRH_SCANHADR_SIZE                  equ 0008h
SCANHADRH_SCANHADR_LENGTH                equ 0008h
SCANHADRH_SCANHADR_MASK                  equ 00FFh
SCANHADRH_SCANHADR8_POSN                 equ 0000h
SCANHADRH_SCANHADR8_POSITION             equ 0000h
SCANHADRH_SCANHADR8_SIZE                 equ 0001h
SCANHADRH_SCANHADR8_LENGTH               equ 0001h
SCANHADRH_SCANHADR8_MASK                 equ 0001h
SCANHADRH_SCANHADR9_POSN                 equ 0001h
SCANHADRH_SCANHADR9_POSITION             equ 0001h
SCANHADRH_SCANHADR9_SIZE                 equ 0001h
SCANHADRH_SCANHADR9_LENGTH               equ 0001h
SCANHADRH_SCANHADR9_MASK                 equ 0002h
SCANHADRH_SCANHADR10_POSN                equ 0002h
SCANHADRH_SCANHADR10_POSITION            equ 0002h
SCANHADRH_SCANHADR10_SIZE                equ 0001h
SCANHADRH_SCANHADR10_LENGTH              equ 0001h
SCANHADRH_SCANHADR10_MASK                equ 0004h
SCANHADRH_SCANHADR11_POSN                equ 0003h
SCANHADRH_SCANHADR11_POSITION            equ 0003h
SCANHADRH_SCANHADR11_SIZE                equ 0001h
SCANHADRH_SCANHADR11_LENGTH              equ 0001h
SCANHADRH_SCANHADR11_MASK                equ 0008h
SCANHADRH_SCANHADR12_POSN                equ 0004h
SCANHADRH_SCANHADR12_POSITION            equ 0004h
SCANHADRH_SCANHADR12_SIZE                equ 0001h
SCANHADRH_SCANHADR12_LENGTH              equ 0001h
SCANHADRH_SCANHADR12_MASK                equ 0010h
SCANHADRH_SCANHADR13_POSN                equ 0005h
SCANHADRH_SCANHADR13_POSITION            equ 0005h
SCANHADRH_SCANHADR13_SIZE                equ 0001h
SCANHADRH_SCANHADR13_LENGTH              equ 0001h
SCANHADRH_SCANHADR13_MASK                equ 0020h
SCANHADRH_SCANHADR14_POSN                equ 0006h
SCANHADRH_SCANHADR14_POSITION            equ 0006h
SCANHADRH_SCANHADR14_SIZE                equ 0001h
SCANHADRH_SCANHADR14_LENGTH              equ 0001h
SCANHADRH_SCANHADR14_MASK                equ 0040h
SCANHADRH_SCANHADR15_POSN                equ 0007h
SCANHADRH_SCANHADR15_POSITION            equ 0007h
SCANHADRH_SCANHADR15_SIZE                equ 0001h
SCANHADRH_SCANHADR15_LENGTH              equ 0001h
SCANHADRH_SCANHADR15_MASK                equ 0080h

// Register: SCANHADRU
#define SCANHADRU SCANHADRU
SCANHADRU                                equ 0070h
// bitfield definitions
SCANHADRU_HADR_POSN                      equ 0000h
SCANHADRU_HADR_POSITION                  equ 0000h
SCANHADRU_HADR_SIZE                      equ 0006h
SCANHADRU_HADR_LENGTH                    equ 0006h
SCANHADRU_HADR_MASK                      equ 003Fh
SCANHADRU_HADR16_POSN                    equ 0000h
SCANHADRU_HADR16_POSITION                equ 0000h
SCANHADRU_HADR16_SIZE                    equ 0001h
SCANHADRU_HADR16_LENGTH                  equ 0001h
SCANHADRU_HADR16_MASK                    equ 0001h
SCANHADRU_HADR17_POSN                    equ 0001h
SCANHADRU_HADR17_POSITION                equ 0001h
SCANHADRU_HADR17_SIZE                    equ 0001h
SCANHADRU_HADR17_LENGTH                  equ 0001h
SCANHADRU_HADR17_MASK                    equ 0002h
SCANHADRU_HADR18_POSN                    equ 0002h
SCANHADRU_HADR18_POSITION                equ 0002h
SCANHADRU_HADR18_SIZE                    equ 0001h
SCANHADRU_HADR18_LENGTH                  equ 0001h
SCANHADRU_HADR18_MASK                    equ 0004h
SCANHADRU_HADR19_POSN                    equ 0003h
SCANHADRU_HADR19_POSITION                equ 0003h
SCANHADRU_HADR19_SIZE                    equ 0001h
SCANHADRU_HADR19_LENGTH                  equ 0001h
SCANHADRU_HADR19_MASK                    equ 0008h
SCANHADRU_HADR20_POSN                    equ 0004h
SCANHADRU_HADR20_POSITION                equ 0004h
SCANHADRU_HADR20_SIZE                    equ 0001h
SCANHADRU_HADR20_LENGTH                  equ 0001h
SCANHADRU_HADR20_MASK                    equ 0010h
SCANHADRU_HADR21_POSN                    equ 0005h
SCANHADRU_HADR21_POSITION                equ 0005h
SCANHADRU_HADR21_SIZE                    equ 0001h
SCANHADRU_HADR21_LENGTH                  equ 0001h
SCANHADRU_HADR21_MASK                    equ 0020h
SCANHADRU_SCANHADR_POSN                  equ 0000h
SCANHADRU_SCANHADR_POSITION              equ 0000h
SCANHADRU_SCANHADR_SIZE                  equ 0006h
SCANHADRU_SCANHADR_LENGTH                equ 0006h
SCANHADRU_SCANHADR_MASK                  equ 003Fh
SCANHADRU_SCANHADR16_POSN                equ 0000h
SCANHADRU_SCANHADR16_POSITION            equ 0000h
SCANHADRU_SCANHADR16_SIZE                equ 0001h
SCANHADRU_SCANHADR16_LENGTH              equ 0001h
SCANHADRU_SCANHADR16_MASK                equ 0001h
SCANHADRU_SCANHADR17_POSN                equ 0001h
SCANHADRU_SCANHADR17_POSITION            equ 0001h
SCANHADRU_SCANHADR17_SIZE                equ 0001h
SCANHADRU_SCANHADR17_LENGTH              equ 0001h
SCANHADRU_SCANHADR17_MASK                equ 0002h
SCANHADRU_SCANHADR18_POSN                equ 0002h
SCANHADRU_SCANHADR18_POSITION            equ 0002h
SCANHADRU_SCANHADR18_SIZE                equ 0001h
SCANHADRU_SCANHADR18_LENGTH              equ 0001h
SCANHADRU_SCANHADR18_MASK                equ 0004h
SCANHADRU_SCANHADR19_POSN                equ 0003h
SCANHADRU_SCANHADR19_POSITION            equ 0003h
SCANHADRU_SCANHADR19_SIZE                equ 0001h
SCANHADRU_SCANHADR19_LENGTH              equ 0001h
SCANHADRU_SCANHADR19_MASK                equ 0008h
SCANHADRU_SCANHADR20_POSN                equ 0004h
SCANHADRU_SCANHADR20_POSITION            equ 0004h
SCANHADRU_SCANHADR20_SIZE                equ 0001h
SCANHADRU_SCANHADR20_LENGTH              equ 0001h
SCANHADRU_SCANHADR20_MASK                equ 0010h
SCANHADRU_SCANHADR21_POSN                equ 0005h
SCANHADRU_SCANHADR21_POSITION            equ 0005h
SCANHADRU_SCANHADR21_SIZE                equ 0001h
SCANHADRU_SCANHADR21_LENGTH              equ 0001h
SCANHADRU_SCANHADR21_MASK                equ 0020h

// Register: SCANCON0
#define SCANCON0 SCANCON0
SCANCON0                                 equ 0071h
// bitfield definitions
SCANCON0_BUSY_POSN                       equ 0000h
SCANCON0_BUSY_POSITION                   equ 0000h
SCANCON0_BUSY_SIZE                       equ 0001h
SCANCON0_BUSY_LENGTH                     equ 0001h
SCANCON0_BUSY_MASK                       equ 0001h
SCANCON0_BURSTMD_POSN                    equ 0001h
SCANCON0_BURSTMD_POSITION                equ 0001h
SCANCON0_BURSTMD_SIZE                    equ 0001h
SCANCON0_BURSTMD_LENGTH                  equ 0001h
SCANCON0_BURSTMD_MASK                    equ 0002h
SCANCON0_MREG_POSN                       equ 0002h
SCANCON0_MREG_POSITION                   equ 0002h
SCANCON0_MREG_SIZE                       equ 0001h
SCANCON0_MREG_LENGTH                     equ 0001h
SCANCON0_MREG_MASK                       equ 0004h
SCANCON0_SGO_POSN                        equ 0005h
SCANCON0_SGO_POSITION                    equ 0005h
SCANCON0_SGO_SIZE                        equ 0001h
SCANCON0_SGO_LENGTH                      equ 0001h
SCANCON0_SGO_MASK                        equ 0020h
SCANCON0_TRIGEN_POSN                     equ 0006h
SCANCON0_TRIGEN_POSITION                 equ 0006h
SCANCON0_TRIGEN_SIZE                     equ 0001h
SCANCON0_TRIGEN_LENGTH                   equ 0001h
SCANCON0_TRIGEN_MASK                     equ 0040h
SCANCON0_EN_POSN                         equ 0007h
SCANCON0_EN_POSITION                     equ 0007h
SCANCON0_EN_SIZE                         equ 0001h
SCANCON0_EN_LENGTH                       equ 0001h
SCANCON0_EN_MASK                         equ 0080h
SCANCON0_SCANEN_POSN                     equ 0007h
SCANCON0_SCANEN_POSITION                 equ 0007h
SCANCON0_SCANEN_SIZE                     equ 0001h
SCANCON0_SCANEN_LENGTH                   equ 0001h
SCANCON0_SCANEN_MASK                     equ 0080h

// Register: SCANTRIG
#define SCANTRIG SCANTRIG
SCANTRIG                                 equ 0072h
// bitfield definitions
SCANTRIG_TSEL_POSN                       equ 0000h
SCANTRIG_TSEL_POSITION                   equ 0000h
SCANTRIG_TSEL_SIZE                       equ 0008h
SCANTRIG_TSEL_LENGTH                     equ 0008h
SCANTRIG_TSEL_MASK                       equ 00FFh
SCANTRIG_TSEL0_POSN                      equ 0000h
SCANTRIG_TSEL0_POSITION                  equ 0000h
SCANTRIG_TSEL0_SIZE                      equ 0001h
SCANTRIG_TSEL0_LENGTH                    equ 0001h
SCANTRIG_TSEL0_MASK                      equ 0001h
SCANTRIG_TSEL1_POSN                      equ 0001h
SCANTRIG_TSEL1_POSITION                  equ 0001h
SCANTRIG_TSEL1_SIZE                      equ 0001h
SCANTRIG_TSEL1_LENGTH                    equ 0001h
SCANTRIG_TSEL1_MASK                      equ 0002h
SCANTRIG_TSEL2_POSN                      equ 0002h
SCANTRIG_TSEL2_POSITION                  equ 0002h
SCANTRIG_TSEL2_SIZE                      equ 0001h
SCANTRIG_TSEL2_LENGTH                    equ 0001h
SCANTRIG_TSEL2_MASK                      equ 0004h
SCANTRIG_TSEL3_POSN                      equ 0003h
SCANTRIG_TSEL3_POSITION                  equ 0003h
SCANTRIG_TSEL3_SIZE                      equ 0001h
SCANTRIG_TSEL3_LENGTH                    equ 0001h
SCANTRIG_TSEL3_MASK                      equ 0008h
SCANTRIG_SCANTSEL_POSN                   equ 0000h
SCANTRIG_SCANTSEL_POSITION               equ 0000h
SCANTRIG_SCANTSEL_SIZE                   equ 0008h
SCANTRIG_SCANTSEL_LENGTH                 equ 0008h
SCANTRIG_SCANTSEL_MASK                   equ 00FFh

// Register: BORCON
#define BORCON BORCON
BORCON                                   equ 0073h
// bitfield definitions
BORCON_BORRDY_POSN                       equ 0000h
BORCON_BORRDY_POSITION                   equ 0000h
BORCON_BORRDY_SIZE                       equ 0001h
BORCON_BORRDY_LENGTH                     equ 0001h
BORCON_BORRDY_MASK                       equ 0001h
BORCON_SBOREN_POSN                       equ 0007h
BORCON_SBOREN_POSITION                   equ 0007h
BORCON_SBOREN_SIZE                       equ 0001h
BORCON_SBOREN_LENGTH                     equ 0001h
BORCON_SBOREN_MASK                       equ 0080h

// Register: WDTCON0
#define WDTCON0 WDTCON0
WDTCON0                                  equ 0074h
// bitfield definitions
WDTCON0_SEN_POSN                         equ 0000h
WDTCON0_SEN_POSITION                     equ 0000h
WDTCON0_SEN_SIZE                         equ 0001h
WDTCON0_SEN_LENGTH                       equ 0001h
WDTCON0_SEN_MASK                         equ 0001h
WDTCON0_PS_POSN                          equ 0001h
WDTCON0_PS_POSITION                      equ 0001h
WDTCON0_PS_SIZE                          equ 0005h
WDTCON0_PS_LENGTH                        equ 0005h
WDTCON0_PS_MASK                          equ 003Eh
WDTCON0_SWDTEN_POSN                      equ 0000h
WDTCON0_SWDTEN_POSITION                  equ 0000h
WDTCON0_SWDTEN_SIZE                      equ 0001h
WDTCON0_SWDTEN_LENGTH                    equ 0001h
WDTCON0_SWDTEN_MASK                      equ 0001h
WDTCON0_WDTPS_POSN                       equ 0001h
WDTCON0_WDTPS_POSITION                   equ 0001h
WDTCON0_WDTPS_SIZE                       equ 0005h
WDTCON0_WDTPS_LENGTH                     equ 0005h
WDTCON0_WDTPS_MASK                       equ 003Eh
WDTCON0_WDTSEN_POSN                      equ 0000h
WDTCON0_WDTSEN_POSITION                  equ 0000h
WDTCON0_WDTSEN_SIZE                      equ 0001h
WDTCON0_WDTSEN_LENGTH                    equ 0001h
WDTCON0_WDTSEN_MASK                      equ 0001h
WDTCON0_PS0_POSN                         equ 0001h
WDTCON0_PS0_POSITION                     equ 0001h
WDTCON0_PS0_SIZE                         equ 0001h
WDTCON0_PS0_LENGTH                       equ 0001h
WDTCON0_PS0_MASK                         equ 0002h
WDTCON0_PS1_POSN                         equ 0002h
WDTCON0_PS1_POSITION                     equ 0002h
WDTCON0_PS1_SIZE                         equ 0001h
WDTCON0_PS1_LENGTH                       equ 0001h
WDTCON0_PS1_MASK                         equ 0004h
WDTCON0_PS2_POSN                         equ 0003h
WDTCON0_PS2_POSITION                     equ 0003h
WDTCON0_PS2_SIZE                         equ 0001h
WDTCON0_PS2_LENGTH                       equ 0001h
WDTCON0_PS2_MASK                         equ 0008h
WDTCON0_PS3_POSN                         equ 0004h
WDTCON0_PS3_POSITION                     equ 0004h
WDTCON0_PS3_SIZE                         equ 0001h
WDTCON0_PS3_LENGTH                       equ 0001h
WDTCON0_PS3_MASK                         equ 0010h
WDTCON0_PS4_POSN                         equ 0005h
WDTCON0_PS4_POSITION                     equ 0005h
WDTCON0_PS4_SIZE                         equ 0001h
WDTCON0_PS4_LENGTH                       equ 0001h
WDTCON0_PS4_MASK                         equ 0020h
WDTCON0_WDTPS0_POSN                      equ 0001h
WDTCON0_WDTPS0_POSITION                  equ 0001h
WDTCON0_WDTPS0_SIZE                      equ 0001h
WDTCON0_WDTPS0_LENGTH                    equ 0001h
WDTCON0_WDTPS0_MASK                      equ 0002h
WDTCON0_WDTPS1_POSN                      equ 0002h
WDTCON0_WDTPS1_POSITION                  equ 0002h
WDTCON0_WDTPS1_SIZE                      equ 0001h
WDTCON0_WDTPS1_LENGTH                    equ 0001h
WDTCON0_WDTPS1_MASK                      equ 0004h
WDTCON0_WDTPS2_POSN                      equ 0003h
WDTCON0_WDTPS2_POSITION                  equ 0003h
WDTCON0_WDTPS2_SIZE                      equ 0001h
WDTCON0_WDTPS2_LENGTH                    equ 0001h
WDTCON0_WDTPS2_MASK                      equ 0008h
WDTCON0_WDTPS3_POSN                      equ 0004h
WDTCON0_WDTPS3_POSITION                  equ 0004h
WDTCON0_WDTPS3_SIZE                      equ 0001h
WDTCON0_WDTPS3_LENGTH                    equ 0001h
WDTCON0_WDTPS3_MASK                      equ 0010h
WDTCON0_WDTPS4_POSN                      equ 0005h
WDTCON0_WDTPS4_POSITION                  equ 0005h
WDTCON0_WDTPS4_SIZE                      equ 0001h
WDTCON0_WDTPS4_LENGTH                    equ 0001h
WDTCON0_WDTPS4_MASK                      equ 0020h

// Register: WDTCON1
#define WDTCON1 WDTCON1
WDTCON1                                  equ 0075h
// bitfield definitions
WDTCON1_WINDOW_POSN                      equ 0000h
WDTCON1_WINDOW_POSITION                  equ 0000h
WDTCON1_WINDOW_SIZE                      equ 0003h
WDTCON1_WINDOW_LENGTH                    equ 0003h
WDTCON1_WINDOW_MASK                      equ 0007h
WDTCON1_CS_POSN                          equ 0004h
WDTCON1_CS_POSITION                      equ 0004h
WDTCON1_CS_SIZE                          equ 0003h
WDTCON1_CS_LENGTH                        equ 0003h
WDTCON1_CS_MASK                          equ 0070h
WDTCON1_WINDOW0_POSN                     equ 0000h
WDTCON1_WINDOW0_POSITION                 equ 0000h
WDTCON1_WINDOW0_SIZE                     equ 0001h
WDTCON1_WINDOW0_LENGTH                   equ 0001h
WDTCON1_WINDOW0_MASK                     equ 0001h
WDTCON1_WINDOW1_POSN                     equ 0001h
WDTCON1_WINDOW1_POSITION                 equ 0001h
WDTCON1_WINDOW1_SIZE                     equ 0001h
WDTCON1_WINDOW1_LENGTH                   equ 0001h
WDTCON1_WINDOW1_MASK                     equ 0002h
WDTCON1_WINDOW2_POSN                     equ 0002h
WDTCON1_WINDOW2_POSITION                 equ 0002h
WDTCON1_WINDOW2_SIZE                     equ 0001h
WDTCON1_WINDOW2_LENGTH                   equ 0001h
WDTCON1_WINDOW2_MASK                     equ 0004h
WDTCON1_WDTCS_POSN                       equ 0004h
WDTCON1_WDTCS_POSITION                   equ 0004h
WDTCON1_WDTCS_SIZE                       equ 0003h
WDTCON1_WDTCS_LENGTH                     equ 0003h
WDTCON1_WDTCS_MASK                       equ 0070h
WDTCON1_WDTWINDOW_POSN                   equ 0000h
WDTCON1_WDTWINDOW_POSITION               equ 0000h
WDTCON1_WDTWINDOW_SIZE                   equ 0003h
WDTCON1_WDTWINDOW_LENGTH                 equ 0003h
WDTCON1_WDTWINDOW_MASK                   equ 0007h
WDTCON1_CS0_POSN                         equ 0004h
WDTCON1_CS0_POSITION                     equ 0004h
WDTCON1_CS0_SIZE                         equ 0001h
WDTCON1_CS0_LENGTH                       equ 0001h
WDTCON1_CS0_MASK                         equ 0010h
WDTCON1_CS1_POSN                         equ 0005h
WDTCON1_CS1_POSITION                     equ 0005h
WDTCON1_CS1_SIZE                         equ 0001h
WDTCON1_CS1_LENGTH                       equ 0001h
WDTCON1_CS1_MASK                         equ 0020h
WDTCON1_CS2_POSN                         equ 0006h
WDTCON1_CS2_POSITION                     equ 0006h
WDTCON1_CS2_SIZE                         equ 0001h
WDTCON1_CS2_LENGTH                       equ 0001h
WDTCON1_CS2_MASK                         equ 0040h
WDTCON1_WDTWINDOW0_POSN                  equ 0000h
WDTCON1_WDTWINDOW0_POSITION              equ 0000h
WDTCON1_WDTWINDOW0_SIZE                  equ 0001h
WDTCON1_WDTWINDOW0_LENGTH                equ 0001h
WDTCON1_WDTWINDOW0_MASK                  equ 0001h
WDTCON1_WDTWINDOW1_POSN                  equ 0001h
WDTCON1_WDTWINDOW1_POSITION              equ 0001h
WDTCON1_WDTWINDOW1_SIZE                  equ 0001h
WDTCON1_WDTWINDOW1_LENGTH                equ 0001h
WDTCON1_WDTWINDOW1_MASK                  equ 0002h
WDTCON1_WDTWINDOW2_POSN                  equ 0002h
WDTCON1_WDTWINDOW2_POSITION              equ 0002h
WDTCON1_WDTWINDOW2_SIZE                  equ 0001h
WDTCON1_WDTWINDOW2_LENGTH                equ 0001h
WDTCON1_WDTWINDOW2_MASK                  equ 0004h
WDTCON1_WDTCS0_POSN                      equ 0004h
WDTCON1_WDTCS0_POSITION                  equ 0004h
WDTCON1_WDTCS0_SIZE                      equ 0001h
WDTCON1_WDTCS0_LENGTH                    equ 0001h
WDTCON1_WDTCS0_MASK                      equ 0010h
WDTCON1_WDTCS1_POSN                      equ 0005h
WDTCON1_WDTCS1_POSITION                  equ 0005h
WDTCON1_WDTCS1_SIZE                      equ 0001h
WDTCON1_WDTCS1_LENGTH                    equ 0001h
WDTCON1_WDTCS1_MASK                      equ 0020h
WDTCON1_WDTCS2_POSN                      equ 0006h
WDTCON1_WDTCS2_POSITION                  equ 0006h
WDTCON1_WDTCS2_SIZE                      equ 0001h
WDTCON1_WDTCS2_LENGTH                    equ 0001h
WDTCON1_WDTCS2_MASK                      equ 0040h

// Register: WDTPS
#define WDTPS WDTPS
WDTPS                                    equ 0076h

// Register: WDTPSL
#define WDTPSL WDTPSL
WDTPSL                                   equ 0076h
// bitfield definitions
WDTPSL_PSCNTL_POSN                       equ 0000h
WDTPSL_PSCNTL_POSITION                   equ 0000h
WDTPSL_PSCNTL_SIZE                       equ 0008h
WDTPSL_PSCNTL_LENGTH                     equ 0008h
WDTPSL_PSCNTL_MASK                       equ 00FFh
WDTPSL_WDTPSCNTL_POSN                    equ 0000h
WDTPSL_WDTPSCNTL_POSITION                equ 0000h
WDTPSL_WDTPSCNTL_SIZE                    equ 0008h
WDTPSL_WDTPSCNTL_LENGTH                  equ 0008h
WDTPSL_WDTPSCNTL_MASK                    equ 00FFh
WDTPSL_PSCNT0_POSN                       equ 0000h
WDTPSL_PSCNT0_POSITION                   equ 0000h
WDTPSL_PSCNT0_SIZE                       equ 0001h
WDTPSL_PSCNT0_LENGTH                     equ 0001h
WDTPSL_PSCNT0_MASK                       equ 0001h
WDTPSL_PSCNT1_POSN                       equ 0001h
WDTPSL_PSCNT1_POSITION                   equ 0001h
WDTPSL_PSCNT1_SIZE                       equ 0001h
WDTPSL_PSCNT1_LENGTH                     equ 0001h
WDTPSL_PSCNT1_MASK                       equ 0002h
WDTPSL_PSCNT2_POSN                       equ 0002h
WDTPSL_PSCNT2_POSITION                   equ 0002h
WDTPSL_PSCNT2_SIZE                       equ 0001h
WDTPSL_PSCNT2_LENGTH                     equ 0001h
WDTPSL_PSCNT2_MASK                       equ 0004h
WDTPSL_PSCNT3_POSN                       equ 0003h
WDTPSL_PSCNT3_POSITION                   equ 0003h
WDTPSL_PSCNT3_SIZE                       equ 0001h
WDTPSL_PSCNT3_LENGTH                     equ 0001h
WDTPSL_PSCNT3_MASK                       equ 0008h
WDTPSL_PSCNT4_POSN                       equ 0004h
WDTPSL_PSCNT4_POSITION                   equ 0004h
WDTPSL_PSCNT4_SIZE                       equ 0001h
WDTPSL_PSCNT4_LENGTH                     equ 0001h
WDTPSL_PSCNT4_MASK                       equ 0010h
WDTPSL_PSCNT5_POSN                       equ 0005h
WDTPSL_PSCNT5_POSITION                   equ 0005h
WDTPSL_PSCNT5_SIZE                       equ 0001h
WDTPSL_PSCNT5_LENGTH                     equ 0001h
WDTPSL_PSCNT5_MASK                       equ 0020h
WDTPSL_PSCNT6_POSN                       equ 0006h
WDTPSL_PSCNT6_POSITION                   equ 0006h
WDTPSL_PSCNT6_SIZE                       equ 0001h
WDTPSL_PSCNT6_LENGTH                     equ 0001h
WDTPSL_PSCNT6_MASK                       equ 0040h
WDTPSL_PSCNT7_POSN                       equ 0007h
WDTPSL_PSCNT7_POSITION                   equ 0007h
WDTPSL_PSCNT7_SIZE                       equ 0001h
WDTPSL_PSCNT7_LENGTH                     equ 0001h
WDTPSL_PSCNT7_MASK                       equ 0080h

// Register: WDTPSH
#define WDTPSH WDTPSH
WDTPSH                                   equ 0077h
// bitfield definitions
WDTPSH_PSCNTH_POSN                       equ 0000h
WDTPSH_PSCNTH_POSITION                   equ 0000h
WDTPSH_PSCNTH_SIZE                       equ 0008h
WDTPSH_PSCNTH_LENGTH                     equ 0008h
WDTPSH_PSCNTH_MASK                       equ 00FFh
WDTPSH_WDTPSCNTH_POSN                    equ 0000h
WDTPSH_WDTPSCNTH_POSITION                equ 0000h
WDTPSH_WDTPSCNTH_SIZE                    equ 0008h
WDTPSH_WDTPSCNTH_LENGTH                  equ 0008h
WDTPSH_WDTPSCNTH_MASK                    equ 00FFh
WDTPSH_PSCNT8_POSN                       equ 0000h
WDTPSH_PSCNT8_POSITION                   equ 0000h
WDTPSH_PSCNT8_SIZE                       equ 0001h
WDTPSH_PSCNT8_LENGTH                     equ 0001h
WDTPSH_PSCNT8_MASK                       equ 0001h
WDTPSH_PSCNT9_POSN                       equ 0001h
WDTPSH_PSCNT9_POSITION                   equ 0001h
WDTPSH_PSCNT9_SIZE                       equ 0001h
WDTPSH_PSCNT9_LENGTH                     equ 0001h
WDTPSH_PSCNT9_MASK                       equ 0002h
WDTPSH_PSCNT10_POSN                      equ 0002h
WDTPSH_PSCNT10_POSITION                  equ 0002h
WDTPSH_PSCNT10_SIZE                      equ 0001h
WDTPSH_PSCNT10_LENGTH                    equ 0001h
WDTPSH_PSCNT10_MASK                      equ 0004h
WDTPSH_PSCNT11_POSN                      equ 0003h
WDTPSH_PSCNT11_POSITION                  equ 0003h
WDTPSH_PSCNT11_SIZE                      equ 0001h
WDTPSH_PSCNT11_LENGTH                    equ 0001h
WDTPSH_PSCNT11_MASK                      equ 0008h
WDTPSH_PSCNT12_POSN                      equ 0004h
WDTPSH_PSCNT12_POSITION                  equ 0004h
WDTPSH_PSCNT12_SIZE                      equ 0001h
WDTPSH_PSCNT12_LENGTH                    equ 0001h
WDTPSH_PSCNT12_MASK                      equ 0010h
WDTPSH_PSCNT13_POSN                      equ 0005h
WDTPSH_PSCNT13_POSITION                  equ 0005h
WDTPSH_PSCNT13_SIZE                      equ 0001h
WDTPSH_PSCNT13_LENGTH                    equ 0001h
WDTPSH_PSCNT13_MASK                      equ 0020h
WDTPSH_PSCNT14_POSN                      equ 0006h
WDTPSH_PSCNT14_POSITION                  equ 0006h
WDTPSH_PSCNT14_SIZE                      equ 0001h
WDTPSH_PSCNT14_LENGTH                    equ 0001h
WDTPSH_PSCNT14_MASK                      equ 0040h
WDTPSH_PSCNT15_POSN                      equ 0007h
WDTPSH_PSCNT15_POSITION                  equ 0007h
WDTPSH_PSCNT15_SIZE                      equ 0001h
WDTPSH_PSCNT15_LENGTH                    equ 0001h
WDTPSH_PSCNT15_MASK                      equ 0080h

// Register: WDTTMR
#define WDTTMR WDTTMR
WDTTMR                                   equ 0078h
// bitfield definitions
WDTTMR_PSCNT16_POSN                      equ 0000h
WDTTMR_PSCNT16_POSITION                  equ 0000h
WDTTMR_PSCNT16_SIZE                      equ 0001h
WDTTMR_PSCNT16_LENGTH                    equ 0001h
WDTTMR_PSCNT16_MASK                      equ 0001h
WDTTMR_PSCNT17_POSN                      equ 0001h
WDTTMR_PSCNT17_POSITION                  equ 0001h
WDTTMR_PSCNT17_SIZE                      equ 0001h
WDTTMR_PSCNT17_LENGTH                    equ 0001h
WDTTMR_PSCNT17_MASK                      equ 0002h
WDTTMR_STATE_POSN                        equ 0002h
WDTTMR_STATE_POSITION                    equ 0002h
WDTTMR_STATE_SIZE                        equ 0001h
WDTTMR_STATE_LENGTH                      equ 0001h
WDTTMR_STATE_MASK                        equ 0004h
WDTTMR_TMR_POSN                          equ 0003h
WDTTMR_TMR_POSITION                      equ 0003h
WDTTMR_TMR_SIZE                          equ 0005h
WDTTMR_TMR_LENGTH                        equ 0005h
WDTTMR_TMR_MASK                          equ 00F8h
WDTTMR_WDTPSCNT16_POSN                   equ 0000h
WDTTMR_WDTPSCNT16_POSITION               equ 0000h
WDTTMR_WDTPSCNT16_SIZE                   equ 0001h
WDTTMR_WDTPSCNT16_LENGTH                 equ 0001h
WDTTMR_WDTPSCNT16_MASK                   equ 0001h
WDTTMR_WDTPSCNT17_POSN                   equ 0001h
WDTTMR_WDTPSCNT17_POSITION               equ 0001h
WDTTMR_WDTPSCNT17_SIZE                   equ 0001h
WDTTMR_WDTPSCNT17_LENGTH                 equ 0001h
WDTTMR_WDTPSCNT17_MASK                   equ 0002h
WDTTMR_WDTSTATE_POSN                     equ 0002h
WDTTMR_WDTSTATE_POSITION                 equ 0002h
WDTTMR_WDTSTATE_SIZE                     equ 0001h
WDTTMR_WDTSTATE_LENGTH                   equ 0001h
WDTTMR_WDTSTATE_MASK                     equ 0004h
WDTTMR_WDTTMR0_POSN                      equ 0003h
WDTTMR_WDTTMR0_POSITION                  equ 0003h
WDTTMR_WDTTMR0_SIZE                      equ 0001h
WDTTMR_WDTTMR0_LENGTH                    equ 0001h
WDTTMR_WDTTMR0_MASK                      equ 0008h
WDTTMR_WDTTMR1_POSN                      equ 0004h
WDTTMR_WDTTMR1_POSITION                  equ 0004h
WDTTMR_WDTTMR1_SIZE                      equ 0001h
WDTTMR_WDTTMR1_LENGTH                    equ 0001h
WDTTMR_WDTTMR1_MASK                      equ 0010h
WDTTMR_WDTTMR2_POSN                      equ 0005h
WDTTMR_WDTTMR2_POSITION                  equ 0005h
WDTTMR_WDTTMR2_SIZE                      equ 0001h
WDTTMR_WDTTMR2_LENGTH                    equ 0001h
WDTTMR_WDTTMR2_MASK                      equ 0020h
WDTTMR_WDTTMR3_POSN                      equ 0006h
WDTTMR_WDTTMR3_POSITION                  equ 0006h
WDTTMR_WDTTMR3_SIZE                      equ 0001h
WDTTMR_WDTTMR3_LENGTH                    equ 0001h
WDTTMR_WDTTMR3_MASK                      equ 0040h
WDTTMR_WDTTMR4_POSN                      equ 0007h
WDTTMR_WDTTMR4_POSITION                  equ 0007h
WDTTMR_WDTTMR4_SIZE                      equ 0001h
WDTTMR_WDTTMR4_LENGTH                    equ 0001h
WDTTMR_WDTTMR4_MASK                      equ 0080h
WDTTMR_WDTTMR_POSN                       equ 0003h
WDTTMR_WDTTMR_POSITION                   equ 0003h
WDTTMR_WDTTMR_SIZE                       equ 0005h
WDTTMR_WDTTMR_LENGTH                     equ 0005h
WDTTMR_WDTTMR_MASK                       equ 00F8h

// Register: VREGCON
#define VREGCON VREGCON
VREGCON                                  equ 0079h
// bitfield definitions
VREGCON_VREGPM_POSN                      equ 0000h
VREGCON_VREGPM_POSITION                  equ 0000h
VREGCON_VREGPM_SIZE                      equ 0002h
VREGCON_VREGPM_LENGTH                    equ 0002h
VREGCON_VREGPM_MASK                      equ 0003h
VREGCON_PMSYS_POSN                       equ 0004h
VREGCON_PMSYS_POSITION                   equ 0004h
VREGCON_PMSYS_SIZE                       equ 0002h
VREGCON_PMSYS_LENGTH                     equ 0002h
VREGCON_PMSYS_MASK                       equ 0030h
VREGCON_VREGPM0_POSN                     equ 0000h
VREGCON_VREGPM0_POSITION                 equ 0000h
VREGCON_VREGPM0_SIZE                     equ 0001h
VREGCON_VREGPM0_LENGTH                   equ 0001h
VREGCON_VREGPM0_MASK                     equ 0001h
VREGCON_VREGPM1_POSN                     equ 0001h
VREGCON_VREGPM1_POSITION                 equ 0001h
VREGCON_VREGPM1_SIZE                     equ 0001h
VREGCON_VREGPM1_LENGTH                   equ 0001h
VREGCON_VREGPM1_MASK                     equ 0002h
VREGCON_PMSYS0_POSN                      equ 0004h
VREGCON_PMSYS0_POSITION                  equ 0004h
VREGCON_PMSYS0_SIZE                      equ 0001h
VREGCON_PMSYS0_LENGTH                    equ 0001h
VREGCON_PMSYS0_MASK                      equ 0010h
VREGCON_PMSYS1_POSN                      equ 0005h
VREGCON_PMSYS1_POSITION                  equ 0005h
VREGCON_PMSYS1_SIZE                      equ 0001h
VREGCON_PMSYS1_LENGTH                    equ 0001h
VREGCON_PMSYS1_MASK                      equ 0020h

// Register: OSCCON1
#define OSCCON1 OSCCON1
OSCCON1                                  equ 007Ah
// bitfield definitions
OSCCON1_NDIV_POSN                        equ 0000h
OSCCON1_NDIV_POSITION                    equ 0000h
OSCCON1_NDIV_SIZE                        equ 0004h
OSCCON1_NDIV_LENGTH                      equ 0004h
OSCCON1_NDIV_MASK                        equ 000Fh
OSCCON1_NOSC_POSN                        equ 0004h
OSCCON1_NOSC_POSITION                    equ 0004h
OSCCON1_NOSC_SIZE                        equ 0003h
OSCCON1_NOSC_LENGTH                      equ 0003h
OSCCON1_NOSC_MASK                        equ 0070h
OSCCON1_NDIV0_POSN                       equ 0000h
OSCCON1_NDIV0_POSITION                   equ 0000h
OSCCON1_NDIV0_SIZE                       equ 0001h
OSCCON1_NDIV0_LENGTH                     equ 0001h
OSCCON1_NDIV0_MASK                       equ 0001h
OSCCON1_NDIV1_POSN                       equ 0001h
OSCCON1_NDIV1_POSITION                   equ 0001h
OSCCON1_NDIV1_SIZE                       equ 0001h
OSCCON1_NDIV1_LENGTH                     equ 0001h
OSCCON1_NDIV1_MASK                       equ 0002h
OSCCON1_NDIV2_POSN                       equ 0002h
OSCCON1_NDIV2_POSITION                   equ 0002h
OSCCON1_NDIV2_SIZE                       equ 0001h
OSCCON1_NDIV2_LENGTH                     equ 0001h
OSCCON1_NDIV2_MASK                       equ 0004h
OSCCON1_NDIV3_POSN                       equ 0003h
OSCCON1_NDIV3_POSITION                   equ 0003h
OSCCON1_NDIV3_SIZE                       equ 0001h
OSCCON1_NDIV3_LENGTH                     equ 0001h
OSCCON1_NDIV3_MASK                       equ 0008h
OSCCON1_NOSC0_POSN                       equ 0004h
OSCCON1_NOSC0_POSITION                   equ 0004h
OSCCON1_NOSC0_SIZE                       equ 0001h
OSCCON1_NOSC0_LENGTH                     equ 0001h
OSCCON1_NOSC0_MASK                       equ 0010h
OSCCON1_NOSC1_POSN                       equ 0005h
OSCCON1_NOSC1_POSITION                   equ 0005h
OSCCON1_NOSC1_SIZE                       equ 0001h
OSCCON1_NOSC1_LENGTH                     equ 0001h
OSCCON1_NOSC1_MASK                       equ 0020h
OSCCON1_NOSC2_POSN                       equ 0006h
OSCCON1_NOSC2_POSITION                   equ 0006h
OSCCON1_NOSC2_SIZE                       equ 0001h
OSCCON1_NOSC2_LENGTH                     equ 0001h
OSCCON1_NOSC2_MASK                       equ 0040h

// Register: OSCCON2
#define OSCCON2 OSCCON2
OSCCON2                                  equ 007Bh
// bitfield definitions
OSCCON2_CDIV_POSN                        equ 0000h
OSCCON2_CDIV_POSITION                    equ 0000h
OSCCON2_CDIV_SIZE                        equ 0004h
OSCCON2_CDIV_LENGTH                      equ 0004h
OSCCON2_CDIV_MASK                        equ 000Fh
OSCCON2_COSC_POSN                        equ 0004h
OSCCON2_COSC_POSITION                    equ 0004h
OSCCON2_COSC_SIZE                        equ 0003h
OSCCON2_COSC_LENGTH                      equ 0003h
OSCCON2_COSC_MASK                        equ 0070h
OSCCON2_CDIV0_POSN                       equ 0000h
OSCCON2_CDIV0_POSITION                   equ 0000h
OSCCON2_CDIV0_SIZE                       equ 0001h
OSCCON2_CDIV0_LENGTH                     equ 0001h
OSCCON2_CDIV0_MASK                       equ 0001h
OSCCON2_CDIV1_POSN                       equ 0001h
OSCCON2_CDIV1_POSITION                   equ 0001h
OSCCON2_CDIV1_SIZE                       equ 0001h
OSCCON2_CDIV1_LENGTH                     equ 0001h
OSCCON2_CDIV1_MASK                       equ 0002h
OSCCON2_CDIV2_POSN                       equ 0002h
OSCCON2_CDIV2_POSITION                   equ 0002h
OSCCON2_CDIV2_SIZE                       equ 0001h
OSCCON2_CDIV2_LENGTH                     equ 0001h
OSCCON2_CDIV2_MASK                       equ 0004h
OSCCON2_CDIV3_POSN                       equ 0003h
OSCCON2_CDIV3_POSITION                   equ 0003h
OSCCON2_CDIV3_SIZE                       equ 0001h
OSCCON2_CDIV3_LENGTH                     equ 0001h
OSCCON2_CDIV3_MASK                       equ 0008h
OSCCON2_COSC0_POSN                       equ 0004h
OSCCON2_COSC0_POSITION                   equ 0004h
OSCCON2_COSC0_SIZE                       equ 0001h
OSCCON2_COSC0_LENGTH                     equ 0001h
OSCCON2_COSC0_MASK                       equ 0010h
OSCCON2_COSC1_POSN                       equ 0005h
OSCCON2_COSC1_POSITION                   equ 0005h
OSCCON2_COSC1_SIZE                       equ 0001h
OSCCON2_COSC1_LENGTH                     equ 0001h
OSCCON2_COSC1_MASK                       equ 0020h
OSCCON2_COSC2_POSN                       equ 0006h
OSCCON2_COSC2_POSITION                   equ 0006h
OSCCON2_COSC2_SIZE                       equ 0001h
OSCCON2_COSC2_LENGTH                     equ 0001h
OSCCON2_COSC2_MASK                       equ 0040h

// Register: OSCCON3
#define OSCCON3 OSCCON3
OSCCON3                                  equ 007Ch
// bitfield definitions
OSCCON3_NOSCR_POSN                       equ 0003h
OSCCON3_NOSCR_POSITION                   equ 0003h
OSCCON3_NOSCR_SIZE                       equ 0001h
OSCCON3_NOSCR_LENGTH                     equ 0001h
OSCCON3_NOSCR_MASK                       equ 0008h
OSCCON3_ORDY_POSN                        equ 0004h
OSCCON3_ORDY_POSITION                    equ 0004h
OSCCON3_ORDY_SIZE                        equ 0001h
OSCCON3_ORDY_LENGTH                      equ 0001h
OSCCON3_ORDY_MASK                        equ 0010h
OSCCON3_SOSCPWR_POSN                     equ 0006h
OSCCON3_SOSCPWR_POSITION                 equ 0006h
OSCCON3_SOSCPWR_SIZE                     equ 0001h
OSCCON3_SOSCPWR_LENGTH                   equ 0001h
OSCCON3_SOSCPWR_MASK                     equ 0040h
OSCCON3_CSWHOLD_POSN                     equ 0007h
OSCCON3_CSWHOLD_POSITION                 equ 0007h
OSCCON3_CSWHOLD_SIZE                     equ 0001h
OSCCON3_CSWHOLD_LENGTH                   equ 0001h
OSCCON3_CSWHOLD_MASK                     equ 0080h

// Register: OSCSTAT
#define OSCSTAT OSCSTAT
OSCSTAT                                  equ 007Dh
// bitfield definitions
OSCSTAT_PLLR_POSN                        equ 0000h
OSCSTAT_PLLR_POSITION                    equ 0000h
OSCSTAT_PLLR_SIZE                        equ 0001h
OSCSTAT_PLLR_LENGTH                      equ 0001h
OSCSTAT_PLLR_MASK                        equ 0001h
OSCSTAT_SFOR_POSN                        equ 0001h
OSCSTAT_SFOR_POSITION                    equ 0001h
OSCSTAT_SFOR_SIZE                        equ 0001h
OSCSTAT_SFOR_LENGTH                      equ 0001h
OSCSTAT_SFOR_MASK                        equ 0002h
OSCSTAT_ADOR_POSN                        equ 0002h
OSCSTAT_ADOR_POSITION                    equ 0002h
OSCSTAT_ADOR_SIZE                        equ 0001h
OSCSTAT_ADOR_LENGTH                      equ 0001h
OSCSTAT_ADOR_MASK                        equ 0004h
OSCSTAT_SOR_POSN                         equ 0003h
OSCSTAT_SOR_POSITION                     equ 0003h
OSCSTAT_SOR_SIZE                         equ 0001h
OSCSTAT_SOR_LENGTH                       equ 0001h
OSCSTAT_SOR_MASK                         equ 0008h
OSCSTAT_LFOR_POSN                        equ 0004h
OSCSTAT_LFOR_POSITION                    equ 0004h
OSCSTAT_LFOR_SIZE                        equ 0001h
OSCSTAT_LFOR_LENGTH                      equ 0001h
OSCSTAT_LFOR_MASK                        equ 0010h
OSCSTAT_MFOR_POSN                        equ 0005h
OSCSTAT_MFOR_POSITION                    equ 0005h
OSCSTAT_MFOR_SIZE                        equ 0001h
OSCSTAT_MFOR_LENGTH                      equ 0001h
OSCSTAT_MFOR_MASK                        equ 0020h
OSCSTAT_HFOR_POSN                        equ 0006h
OSCSTAT_HFOR_POSITION                    equ 0006h
OSCSTAT_HFOR_SIZE                        equ 0001h
OSCSTAT_HFOR_LENGTH                      equ 0001h
OSCSTAT_HFOR_MASK                        equ 0040h
OSCSTAT_EXTOR_POSN                       equ 0007h
OSCSTAT_EXTOR_POSITION                   equ 0007h
OSCSTAT_EXTOR_SIZE                       equ 0001h
OSCSTAT_EXTOR_LENGTH                     equ 0001h
OSCSTAT_EXTOR_MASK                       equ 0080h

// Register: OSCEN
#define OSCEN OSCEN
OSCEN                                    equ 007Eh
// bitfield definitions
OSCEN_PLLEN_POSN                         equ 0000h
OSCEN_PLLEN_POSITION                     equ 0000h
OSCEN_PLLEN_SIZE                         equ 0001h
OSCEN_PLLEN_LENGTH                       equ 0001h
OSCEN_PLLEN_MASK                         equ 0001h
OSCEN_ADOEN_POSN                         equ 0002h
OSCEN_ADOEN_POSITION                     equ 0002h
OSCEN_ADOEN_SIZE                         equ 0001h
OSCEN_ADOEN_LENGTH                       equ 0001h
OSCEN_ADOEN_MASK                         equ 0004h
OSCEN_SOSCEN_POSN                        equ 0003h
OSCEN_SOSCEN_POSITION                    equ 0003h
OSCEN_SOSCEN_SIZE                        equ 0001h
OSCEN_SOSCEN_LENGTH                      equ 0001h
OSCEN_SOSCEN_MASK                        equ 0008h
OSCEN_LFOEN_POSN                         equ 0004h
OSCEN_LFOEN_POSITION                     equ 0004h
OSCEN_LFOEN_SIZE                         equ 0001h
OSCEN_LFOEN_LENGTH                       equ 0001h
OSCEN_LFOEN_MASK                         equ 0010h
OSCEN_MFOEN_POSN                         equ 0005h
OSCEN_MFOEN_POSITION                     equ 0005h
OSCEN_MFOEN_SIZE                         equ 0001h
OSCEN_MFOEN_LENGTH                       equ 0001h
OSCEN_MFOEN_MASK                         equ 0020h
OSCEN_HFOEN_POSN                         equ 0006h
OSCEN_HFOEN_POSITION                     equ 0006h
OSCEN_HFOEN_SIZE                         equ 0001h
OSCEN_HFOEN_LENGTH                       equ 0001h
OSCEN_HFOEN_MASK                         equ 0040h
OSCEN_EXTOEN_POSN                        equ 0007h
OSCEN_EXTOEN_POSITION                    equ 0007h
OSCEN_EXTOEN_SIZE                        equ 0001h
OSCEN_EXTOEN_LENGTH                      equ 0001h
OSCEN_EXTOEN_MASK                        equ 0080h

// Register: OSCTUNE
#define OSCTUNE OSCTUNE
OSCTUNE                                  equ 007Fh
// bitfield definitions
OSCTUNE_TUN_POSN                         equ 0000h
OSCTUNE_TUN_POSITION                     equ 0000h
OSCTUNE_TUN_SIZE                         equ 0006h
OSCTUNE_TUN_LENGTH                       equ 0006h
OSCTUNE_TUN_MASK                         equ 003Fh
OSCTUNE_TUN0_POSN                        equ 0000h
OSCTUNE_TUN0_POSITION                    equ 0000h
OSCTUNE_TUN0_SIZE                        equ 0001h
OSCTUNE_TUN0_LENGTH                      equ 0001h
OSCTUNE_TUN0_MASK                        equ 0001h
OSCTUNE_TUN1_POSN                        equ 0001h
OSCTUNE_TUN1_POSITION                    equ 0001h
OSCTUNE_TUN1_SIZE                        equ 0001h
OSCTUNE_TUN1_LENGTH                      equ 0001h
OSCTUNE_TUN1_MASK                        equ 0002h
OSCTUNE_TUN2_POSN                        equ 0002h
OSCTUNE_TUN2_POSITION                    equ 0002h
OSCTUNE_TUN2_SIZE                        equ 0001h
OSCTUNE_TUN2_LENGTH                      equ 0001h
OSCTUNE_TUN2_MASK                        equ 0004h
OSCTUNE_TUN3_POSN                        equ 0003h
OSCTUNE_TUN3_POSITION                    equ 0003h
OSCTUNE_TUN3_SIZE                        equ 0001h
OSCTUNE_TUN3_LENGTH                      equ 0001h
OSCTUNE_TUN3_MASK                        equ 0008h
OSCTUNE_TUN4_POSN                        equ 0004h
OSCTUNE_TUN4_POSITION                    equ 0004h
OSCTUNE_TUN4_SIZE                        equ 0001h
OSCTUNE_TUN4_LENGTH                      equ 0001h
OSCTUNE_TUN4_MASK                        equ 0010h
OSCTUNE_TUN5_POSN                        equ 0005h
OSCTUNE_TUN5_POSITION                    equ 0005h
OSCTUNE_TUN5_SIZE                        equ 0001h
OSCTUNE_TUN5_LENGTH                      equ 0001h
OSCTUNE_TUN5_MASK                        equ 0020h

// Register: OSCFRQ
#define OSCFRQ OSCFRQ
OSCFRQ                                   equ 0080h
// bitfield definitions
OSCFRQ_FRQ_POSN                          equ 0000h
OSCFRQ_FRQ_POSITION                      equ 0000h
OSCFRQ_FRQ_SIZE                          equ 0004h
OSCFRQ_FRQ_LENGTH                        equ 0004h
OSCFRQ_FRQ_MASK                          equ 000Fh
OSCFRQ_FRQ0_POSN                         equ 0000h
OSCFRQ_FRQ0_POSITION                     equ 0000h
OSCFRQ_FRQ0_SIZE                         equ 0001h
OSCFRQ_FRQ0_LENGTH                       equ 0001h
OSCFRQ_FRQ0_MASK                         equ 0001h
OSCFRQ_FRQ1_POSN                         equ 0001h
OSCFRQ_FRQ1_POSITION                     equ 0001h
OSCFRQ_FRQ1_SIZE                         equ 0001h
OSCFRQ_FRQ1_LENGTH                       equ 0001h
OSCFRQ_FRQ1_MASK                         equ 0002h
OSCFRQ_FRQ2_POSN                         equ 0002h
OSCFRQ_FRQ2_POSITION                     equ 0002h
OSCFRQ_FRQ2_SIZE                         equ 0001h
OSCFRQ_FRQ2_LENGTH                       equ 0001h
OSCFRQ_FRQ2_MASK                         equ 0004h
OSCFRQ_FRQ3_POSN                         equ 0003h
OSCFRQ_FRQ3_POSITION                     equ 0003h
OSCFRQ_FRQ3_SIZE                         equ 0001h
OSCFRQ_FRQ3_LENGTH                       equ 0001h
OSCFRQ_FRQ3_MASK                         equ 0008h

// Register: ACTCON
#define ACTCON ACTCON
ACTCON                                   equ 0081h
// bitfield definitions
ACTCON_ORS_POSN                          equ 0001h
ACTCON_ORS_POSITION                      equ 0001h
ACTCON_ORS_SIZE                          equ 0001h
ACTCON_ORS_LENGTH                        equ 0001h
ACTCON_ORS_MASK                          equ 0002h
ACTCON_LOCK_POSN                         equ 0003h
ACTCON_LOCK_POSITION                     equ 0003h
ACTCON_LOCK_SIZE                         equ 0001h
ACTCON_LOCK_LENGTH                       equ 0001h
ACTCON_LOCK_MASK                         equ 0008h
ACTCON_UD_POSN                           equ 0006h
ACTCON_UD_POSITION                       equ 0006h
ACTCON_UD_SIZE                           equ 0001h
ACTCON_UD_LENGTH                         equ 0001h
ACTCON_UD_MASK                           equ 0040h
ACTCON_EN_POSN                           equ 0007h
ACTCON_EN_POSITION                       equ 0007h
ACTCON_EN_SIZE                           equ 0001h
ACTCON_EN_LENGTH                         equ 0001h
ACTCON_EN_MASK                           equ 0080h
ACTCON_ACTORS_POSN                       equ 0001h
ACTCON_ACTORS_POSITION                   equ 0001h
ACTCON_ACTORS_SIZE                       equ 0001h
ACTCON_ACTORS_LENGTH                     equ 0001h
ACTCON_ACTORS_MASK                       equ 0002h
ACTCON_ACTLOCK_POSN                      equ 0003h
ACTCON_ACTLOCK_POSITION                  equ 0003h
ACTCON_ACTLOCK_SIZE                      equ 0001h
ACTCON_ACTLOCK_LENGTH                    equ 0001h
ACTCON_ACTLOCK_MASK                      equ 0008h
ACTCON_ACTUD_POSN                        equ 0006h
ACTCON_ACTUD_POSITION                    equ 0006h
ACTCON_ACTUD_SIZE                        equ 0001h
ACTCON_ACTUD_LENGTH                      equ 0001h
ACTCON_ACTUD_MASK                        equ 0040h
ACTCON_ACTEN_POSN                        equ 0007h
ACTCON_ACTEN_POSITION                    equ 0007h
ACTCON_ACTEN_SIZE                        equ 0001h
ACTCON_ACTEN_LENGTH                      equ 0001h
ACTCON_ACTEN_MASK                        equ 0080h

// Register: FSCMCON
#define FSCMCON FSCMCON
FSCMCON                                  equ 0082h
// bitfield definitions
FSCMCON_FSCMFEV_POSN                     equ 0000h
FSCMCON_FSCMFEV_POSITION                 equ 0000h
FSCMCON_FSCMFEV_SIZE                     equ 0001h
FSCMCON_FSCMFEV_LENGTH                   equ 0001h
FSCMCON_FSCMFEV_MASK                     equ 0001h
FSCMCON_FSCMFFI_POSN                     equ 0001h
FSCMCON_FSCMFFI_POSITION                 equ 0001h
FSCMCON_FSCMFFI_SIZE                     equ 0001h
FSCMCON_FSCMFFI_LENGTH                   equ 0001h
FSCMCON_FSCMFFI_MASK                     equ 0002h
FSCMCON_FSCMPEV_POSN                     equ 0002h
FSCMCON_FSCMPEV_POSITION                 equ 0002h
FSCMCON_FSCMPEV_SIZE                     equ 0001h
FSCMCON_FSCMPEV_LENGTH                   equ 0001h
FSCMCON_FSCMPEV_MASK                     equ 0004h
FSCMCON_FSCMPFI_POSN                     equ 0003h
FSCMCON_FSCMPFI_POSITION                 equ 0003h
FSCMCON_FSCMPFI_SIZE                     equ 0001h
FSCMCON_FSCMPFI_LENGTH                   equ 0001h
FSCMCON_FSCMPFI_MASK                     equ 0008h
FSCMCON_FSCMSEV_POSN                     equ 0004h
FSCMCON_FSCMSEV_POSITION                 equ 0004h
FSCMCON_FSCMSEV_SIZE                     equ 0001h
FSCMCON_FSCMSEV_LENGTH                   equ 0001h
FSCMCON_FSCMSEV_MASK                     equ 0010h
FSCMCON_FSCMSFI_POSN                     equ 0005h
FSCMCON_FSCMSFI_POSITION                 equ 0005h
FSCMCON_FSCMSFI_SIZE                     equ 0001h
FSCMCON_FSCMSFI_LENGTH                   equ 0001h
FSCMCON_FSCMSFI_MASK                     equ 0020h

// Register: I3C1CON0
#define I3C1CON0 I3C1CON0
I3C1CON0                                 equ 0083h
// bitfield definitions
I3C1CON0_IBIREQ_POSN                     equ 0000h
I3C1CON0_IBIREQ_POSITION                 equ 0000h
I3C1CON0_IBIREQ_SIZE                     equ 0001h
I3C1CON0_IBIREQ_LENGTH                   equ 0001h
I3C1CON0_IBIREQ_MASK                     equ 0001h
I3C1CON0_HJREQ_POSN                      equ 0001h
I3C1CON0_HJREQ_POSITION                  equ 0001h
I3C1CON0_HJREQ_SIZE                      equ 0001h
I3C1CON0_HJREQ_LENGTH                    equ 0001h
I3C1CON0_HJREQ_MASK                      equ 0002h
I3C1CON0_ACKP_POSN                       equ 0002h
I3C1CON0_ACKP_POSITION                   equ 0002h
I3C1CON0_ACKP_SIZE                       equ 0001h
I3C1CON0_ACKP_LENGTH                     equ 0001h
I3C1CON0_ACKP_MASK                       equ 0004h
I3C1CON0_CLRRXB_POSN                     equ 0003h
I3C1CON0_CLRRXB_POSITION                 equ 0003h
I3C1CON0_CLRRXB_SIZE                     equ 0001h
I3C1CON0_CLRRXB_LENGTH                   equ 0001h
I3C1CON0_CLRRXB_MASK                     equ 0008h
I3C1CON0_CLRTXB_POSN                     equ 0004h
I3C1CON0_CLRTXB_POSITION                 equ 0004h
I3C1CON0_CLRTXB_SIZE                     equ 0001h
I3C1CON0_CLRTXB_LENGTH                   equ 0001h
I3C1CON0_CLRTXB_MASK                     equ 0010h
I3C1CON0_RST_POSN                        equ 0005h
I3C1CON0_RST_POSITION                    equ 0005h
I3C1CON0_RST_SIZE                        equ 0001h
I3C1CON0_RST_LENGTH                      equ 0001h
I3C1CON0_RST_MASK                        equ 0020h
I3C1CON0_BTOEN_POSN                      equ 0006h
I3C1CON0_BTOEN_POSITION                  equ 0006h
I3C1CON0_BTOEN_SIZE                      equ 0001h
I3C1CON0_BTOEN_LENGTH                    equ 0001h
I3C1CON0_BTOEN_MASK                      equ 0040h
I3C1CON0_EN_POSN                         equ 0007h
I3C1CON0_EN_POSITION                     equ 0007h
I3C1CON0_EN_SIZE                         equ 0001h
I3C1CON0_EN_LENGTH                       equ 0001h
I3C1CON0_EN_MASK                         equ 0080h

// Register: I3C1CON1
#define I3C1CON1 I3C1CON1
I3C1CON1                                 equ 0084h
// bitfield definitions
I3C1CON1_ACKPOS_POSN                     equ 0000h
I3C1CON1_ACKPOS_POSITION                 equ 0000h
I3C1CON1_ACKPOS_SIZE                     equ 0001h
I3C1CON1_ACKPOS_LENGTH                   equ 0001h
I3C1CON1_ACKPOS_MASK                     equ 0001h
I3C1CON1_SASDRMD_POSN                    equ 0001h
I3C1CON1_SASDRMD_POSITION                equ 0001h
I3C1CON1_SASDRMD_SIZE                    equ 0001h
I3C1CON1_SASDRMD_LENGTH                  equ 0001h
I3C1CON1_SASDRMD_MASK                    equ 0002h
I3C1CON1_FHDRE_POSN                      equ 0002h
I3C1CON1_FHDRE_POSITION                  equ 0002h
I3C1CON1_FHDRE_SIZE                      equ 0001h
I3C1CON1_FHDRE_LENGTH                    equ 0001h
I3C1CON1_FHDRE_MASK                      equ 0004h
I3C1CON1_BERRDET_POSN                    equ 0003h
I3C1CON1_BERRDET_POSITION                equ 0003h
I3C1CON1_BERRDET_SIZE                    equ 0001h
I3C1CON1_BERRDET_LENGTH                  equ 0001h
I3C1CON1_BERRDET_MASK                    equ 0008h

// Register: I3C1RXB
#define I3C1RXB I3C1RXB
I3C1RXB                                  equ 0085h
// bitfield definitions
I3C1RXB_RXB_POSN                         equ 0000h
I3C1RXB_RXB_POSITION                     equ 0000h
I3C1RXB_RXB_SIZE                         equ 0008h
I3C1RXB_RXB_LENGTH                       equ 0008h
I3C1RXB_RXB_MASK                         equ 00FFh

// Register: I3C1TXB
#define I3C1TXB I3C1TXB
I3C1TXB                                  equ 0086h
// bitfield definitions
I3C1TXB_TXB_POSN                         equ 0000h
I3C1TXB_TXB_POSITION                     equ 0000h
I3C1TXB_TXB_SIZE                         equ 0008h
I3C1TXB_TXB_LENGTH                       equ 0008h
I3C1TXB_TXB_MASK                         equ 00FFh

// Register: I3C1STAT0
#define I3C1STAT0 I3C1STAT0
I3C1STAT0                                equ 0087h
// bitfield definitions
I3C1STAT0_RNW_POSN                       equ 0000h
I3C1STAT0_RNW_POSITION                   equ 0000h
I3C1STAT0_RNW_SIZE                       equ 0002h
I3C1STAT0_RNW_LENGTH                     equ 0002h
I3C1STAT0_RNW_MASK                       equ 0003h
I3C1STAT0_RXBF_POSN                      equ 0002h
I3C1STAT0_RXBF_POSITION                  equ 0002h
I3C1STAT0_RXBF_SIZE                      equ 0001h
I3C1STAT0_RXBF_LENGTH                    equ 0001h
I3C1STAT0_RXBF_MASK                      equ 0004h
I3C1STAT0_TXBE_POSN                      equ 0003h
I3C1STAT0_TXBE_POSITION                  equ 0003h
I3C1STAT0_TXBE_SIZE                      equ 0001h
I3C1STAT0_TXBE_LENGTH                    equ 0001h
I3C1STAT0_TXBE_MASK                      equ 0008h
I3C1STAT0_RSTDET_POSN                    equ 0004h
I3C1STAT0_RSTDET_POSITION                equ 0004h
I3C1STAT0_RSTDET_SIZE                    equ 0001h
I3C1STAT0_RSTDET_LENGTH                  equ 0001h
I3C1STAT0_RSTDET_MASK                    equ 0010h
I3C1STAT0_OPMD_POSN                      equ 0005h
I3C1STAT0_OPMD_POSITION                  equ 0005h
I3C1STAT0_OPMD_SIZE                      equ 0002h
I3C1STAT0_OPMD_LENGTH                    equ 0002h
I3C1STAT0_OPMD_MASK                      equ 0060h
I3C1STAT0_BFREE_POSN                     equ 0007h
I3C1STAT0_BFREE_POSITION                 equ 0007h
I3C1STAT0_BFREE_SIZE                     equ 0001h
I3C1STAT0_BFREE_LENGTH                   equ 0001h
I3C1STAT0_BFREE_MASK                     equ 0080h

// Register: I3C1STAT1
#define I3C1STAT1 I3C1STAT1
I3C1STAT1                                equ 0088h
// bitfield definitions
I3C1STAT1_TXFNE_POSN                     equ 0000h
I3C1STAT1_TXFNE_POSITION                 equ 0000h
I3C1STAT1_TXFNE_SIZE                     equ 0001h
I3C1STAT1_TXFNE_LENGTH                   equ 0001h
I3C1STAT1_TXFNE_MASK                     equ 0001h

// Register: I3C1BSTAT
#define I3C1BSTAT I3C1BSTAT
I3C1BSTAT                                equ 0089h
// bitfield definitions
I3C1BSTAT_TE0ERR_POSN                    equ 0000h
I3C1BSTAT_TE0ERR_POSITION                equ 0000h
I3C1BSTAT_TE0ERR_SIZE                    equ 0001h
I3C1BSTAT_TE0ERR_LENGTH                  equ 0001h
I3C1BSTAT_TE0ERR_MASK                    equ 0001h
I3C1BSTAT_TE1ERR_POSN                    equ 0001h
I3C1BSTAT_TE1ERR_POSITION                equ 0001h
I3C1BSTAT_TE1ERR_SIZE                    equ 0001h
I3C1BSTAT_TE1ERR_LENGTH                  equ 0001h
I3C1BSTAT_TE1ERR_MASK                    equ 0002h
I3C1BSTAT_TE2ERR_POSN                    equ 0002h
I3C1BSTAT_TE2ERR_POSITION                equ 0002h
I3C1BSTAT_TE2ERR_SIZE                    equ 0001h
I3C1BSTAT_TE2ERR_LENGTH                  equ 0001h
I3C1BSTAT_TE2ERR_MASK                    equ 0004h
I3C1BSTAT_TE3ERR_POSN                    equ 0003h
I3C1BSTAT_TE3ERR_POSITION                equ 0003h
I3C1BSTAT_TE3ERR_SIZE                    equ 0001h
I3C1BSTAT_TE3ERR_LENGTH                  equ 0001h
I3C1BSTAT_TE3ERR_MASK                    equ 0008h
I3C1BSTAT_TE4ERR_POSN                    equ 0004h
I3C1BSTAT_TE4ERR_POSITION                equ 0004h
I3C1BSTAT_TE4ERR_SIZE                    equ 0001h
I3C1BSTAT_TE4ERR_LENGTH                  equ 0001h
I3C1BSTAT_TE4ERR_MASK                    equ 0010h
I3C1BSTAT_TE5ERR_POSN                    equ 0005h
I3C1BSTAT_TE5ERR_POSITION                equ 0005h
I3C1BSTAT_TE5ERR_SIZE                    equ 0001h
I3C1BSTAT_TE5ERR_LENGTH                  equ 0001h
I3C1BSTAT_TE5ERR_MASK                    equ 0020h
I3C1BSTAT_TE6ERR_POSN                    equ 0006h
I3C1BSTAT_TE6ERR_POSITION                equ 0006h
I3C1BSTAT_TE6ERR_SIZE                    equ 0001h
I3C1BSTAT_TE6ERR_LENGTH                  equ 0001h
I3C1BSTAT_TE6ERR_MASK                    equ 0040h

// Register: I3C1PIR0
#define I3C1PIR0 I3C1PIR0
I3C1PIR0                                 equ 008Ah
// bitfield definitions
I3C1PIR0_SCCCIF_POSN                     equ 0000h
I3C1PIR0_SCCCIF_POSITION                 equ 0000h
I3C1PIR0_SCCCIF_SIZE                     equ 0001h
I3C1PIR0_SCCCIF_LENGTH                   equ 0001h
I3C1PIR0_SCCCIF_MASK                     equ 0001h
I3C1PIR0_BTFIF_POSN                      equ 0001h
I3C1PIR0_BTFIF_POSITION                  equ 0001h
I3C1PIR0_BTFIF_SIZE                      equ 0001h
I3C1PIR0_BTFIF_LENGTH                    equ 0001h
I3C1PIR0_BTFIF_MASK                      equ 0002h
I3C1PIR0_DADRIF_POSN                     equ 0002h
I3C1PIR0_DADRIF_POSITION                 equ 0002h
I3C1PIR0_DADRIF_SIZE                     equ 0001h
I3C1PIR0_DADRIF_LENGTH                   equ 0001h
I3C1PIR0_DADRIF_MASK                     equ 0004h
I3C1PIR0_SADRIF_POSN                     equ 0003h
I3C1PIR0_SADRIF_POSITION                 equ 0003h
I3C1PIR0_SADRIF_SIZE                     equ 0001h
I3C1PIR0_SADRIF_LENGTH                   equ 0001h
I3C1PIR0_SADRIF_MASK                     equ 0008h
I3C1PIR0_I2CACKIF_POSN                   equ 0004h
I3C1PIR0_I2CACKIF_POSITION               equ 0004h
I3C1PIR0_I2CACKIF_SIZE                   equ 0001h
I3C1PIR0_I2CACKIF_LENGTH                 equ 0001h
I3C1PIR0_I2CACKIF_MASK                   equ 0010h
I3C1PIR0_RSCIF_POSN                      equ 0005h
I3C1PIR0_RSCIF_POSITION                  equ 0005h
I3C1PIR0_RSCIF_SIZE                      equ 0001h
I3C1PIR0_RSCIF_LENGTH                    equ 0001h
I3C1PIR0_RSCIF_MASK                      equ 0020h
I3C1PIR0_PCIF_POSN                       equ 0006h
I3C1PIR0_PCIF_POSITION                   equ 0006h
I3C1PIR0_PCIF_SIZE                       equ 0001h
I3C1PIR0_PCIF_LENGTH                     equ 0001h
I3C1PIR0_PCIF_MASK                       equ 0040h
I3C1PIR0_SCIF_POSN                       equ 0007h
I3C1PIR0_SCIF_POSITION                   equ 0007h
I3C1PIR0_SCIF_SIZE                       equ 0001h
I3C1PIR0_SCIF_LENGTH                     equ 0001h
I3C1PIR0_SCIF_MASK                       equ 0080h

// Register: I3C1PIR1
#define I3C1PIR1 I3C1PIR1
I3C1PIR1                                 equ 008Bh
// bitfield definitions
I3C1PIR1_IBIDONEIF_POSN                  equ 0005h
I3C1PIR1_IBIDONEIF_POSITION              equ 0005h
I3C1PIR1_IBIDONEIF_SIZE                  equ 0001h
I3C1PIR1_IBIDONEIF_LENGTH                equ 0001h
I3C1PIR1_IBIDONEIF_MASK                  equ 0020h
I3C1PIR1_DACHIF_POSN                     equ 0006h
I3C1PIR1_DACHIF_POSITION                 equ 0006h
I3C1PIR1_DACHIF_SIZE                     equ 0001h
I3C1PIR1_DACHIF_LENGTH                   equ 0001h
I3C1PIR1_DACHIF_MASK                     equ 0040h
I3C1PIR1_TCOMPIF_POSN                    equ 0007h
I3C1PIR1_TCOMPIF_POSITION                equ 0007h
I3C1PIR1_TCOMPIF_SIZE                    equ 0001h
I3C1PIR1_TCOMPIF_LENGTH                  equ 0001h
I3C1PIR1_TCOMPIF_MASK                    equ 0080h

// Register: I3C1ERRIR0
#define I3C1ERRIR0 I3C1ERRIR0
I3C1ERRIR0                               equ 008Ch
// bitfield definitions
I3C1ERRIR0_UCCCIF_POSN                   equ 0000h
I3C1ERRIR0_UCCCIF_POSITION               equ 0000h
I3C1ERRIR0_UCCCIF_SIZE                   equ 0001h
I3C1ERRIR0_UCCCIF_LENGTH                 equ 0001h
I3C1ERRIR0_UCCCIF_MASK                   equ 0001h
I3C1ERRIR0_BTOIF_POSN                    equ 0001h
I3C1ERRIR0_BTOIF_POSITION                equ 0001h
I3C1ERRIR0_BTOIF_SIZE                    equ 0001h
I3C1ERRIR0_BTOIF_LENGTH                  equ 0001h
I3C1ERRIR0_BTOIF_MASK                    equ 0002h
I3C1ERRIR0_BUSEIF_POSN                   equ 0002h
I3C1ERRIR0_BUSEIF_POSITION               equ 0002h
I3C1ERRIR0_BUSEIF_SIZE                   equ 0001h
I3C1ERRIR0_BUSEIF_LENGTH                 equ 0001h
I3C1ERRIR0_BUSEIF_MASK                   equ 0004h
I3C1ERRIR0_IBIEIF_POSN                   equ 0003h
I3C1ERRIR0_IBIEIF_POSITION               equ 0003h
I3C1ERRIR0_IBIEIF_SIZE                   equ 0001h
I3C1ERRIR0_IBIEIF_LENGTH                 equ 0001h
I3C1ERRIR0_IBIEIF_MASK                   equ 0008h
I3C1ERRIR0_HJEIF_POSN                    equ 0004h
I3C1ERRIR0_HJEIF_POSITION                equ 0004h
I3C1ERRIR0_HJEIF_SIZE                    equ 0001h
I3C1ERRIR0_HJEIF_LENGTH                  equ 0001h
I3C1ERRIR0_HJEIF_MASK                    equ 0010h
I3C1ERRIR0_RXOIF_POSN                    equ 0005h
I3C1ERRIR0_RXOIF_POSITION                equ 0005h
I3C1ERRIR0_RXOIF_SIZE                    equ 0001h
I3C1ERRIR0_RXOIF_LENGTH                  equ 0001h
I3C1ERRIR0_RXOIF_MASK                    equ 0020h
I3C1ERRIR0_TXUIF_POSN                    equ 0006h
I3C1ERRIR0_TXUIF_POSITION                equ 0006h
I3C1ERRIR0_TXUIF_SIZE                    equ 0001h
I3C1ERRIR0_TXUIF_LENGTH                  equ 0001h
I3C1ERRIR0_TXUIF_MASK                    equ 0040h
I3C1ERRIR0_I2CNACKIF_POSN                equ 0007h
I3C1ERRIR0_I2CNACKIF_POSITION            equ 0007h
I3C1ERRIR0_I2CNACKIF_SIZE                equ 0001h
I3C1ERRIR0_I2CNACKIF_LENGTH              equ 0001h
I3C1ERRIR0_I2CNACKIF_MASK                equ 0080h

// Register: I3C1ERRIR1
#define I3C1ERRIR1 I3C1ERRIR1
I3C1ERRIR1                               equ 008Dh
// bitfield definitions
I3C1ERRIR1_RXREIF_POSN                   equ 0000h
I3C1ERRIR1_RXREIF_POSITION               equ 0000h
I3C1ERRIR1_RXREIF_SIZE                   equ 0001h
I3C1ERRIR1_RXREIF_LENGTH                 equ 0001h
I3C1ERRIR1_RXREIF_MASK                   equ 0001h
I3C1ERRIR1_TXWEIF_POSN                   equ 0001h
I3C1ERRIR1_TXWEIF_POSITION               equ 0001h
I3C1ERRIR1_TXWEIF_SIZE                   equ 0001h
I3C1ERRIR1_TXWEIF_LENGTH                 equ 0001h
I3C1ERRIR1_TXWEIF_MASK                   equ 0002h
I3C1ERRIR1_MWLOEIF_POSN                  equ 0002h
I3C1ERRIR1_MWLOEIF_POSITION              equ 0002h
I3C1ERRIR1_MWLOEIF_SIZE                  equ 0001h
I3C1ERRIR1_MWLOEIF_LENGTH                equ 0001h
I3C1ERRIR1_MWLOEIF_MASK                  equ 0004h
I3C1ERRIR1_ABEIF_POSN                    equ 0003h
I3C1ERRIR1_ABEIF_POSITION                equ 0003h
I3C1ERRIR1_ABEIF_SIZE                    equ 0001h
I3C1ERRIR1_ABEIF_LENGTH                  equ 0001h
I3C1ERRIR1_ABEIF_MASK                    equ 0008h

// Register: I3C1PIE0
#define I3C1PIE0 I3C1PIE0
I3C1PIE0                                 equ 008Eh
// bitfield definitions
I3C1PIE0_SCCCIE_POSN                     equ 0000h
I3C1PIE0_SCCCIE_POSITION                 equ 0000h
I3C1PIE0_SCCCIE_SIZE                     equ 0001h
I3C1PIE0_SCCCIE_LENGTH                   equ 0001h
I3C1PIE0_SCCCIE_MASK                     equ 0001h
I3C1PIE0_BTFIE_POSN                      equ 0001h
I3C1PIE0_BTFIE_POSITION                  equ 0001h
I3C1PIE0_BTFIE_SIZE                      equ 0001h
I3C1PIE0_BTFIE_LENGTH                    equ 0001h
I3C1PIE0_BTFIE_MASK                      equ 0002h
I3C1PIE0_DADRIE_POSN                     equ 0002h
I3C1PIE0_DADRIE_POSITION                 equ 0002h
I3C1PIE0_DADRIE_SIZE                     equ 0001h
I3C1PIE0_DADRIE_LENGTH                   equ 0001h
I3C1PIE0_DADRIE_MASK                     equ 0004h
I3C1PIE0_SADRIE_POSN                     equ 0003h
I3C1PIE0_SADRIE_POSITION                 equ 0003h
I3C1PIE0_SADRIE_SIZE                     equ 0001h
I3C1PIE0_SADRIE_LENGTH                   equ 0001h
I3C1PIE0_SADRIE_MASK                     equ 0008h
I3C1PIE0_I2CACKIE_POSN                   equ 0004h
I3C1PIE0_I2CACKIE_POSITION               equ 0004h
I3C1PIE0_I2CACKIE_SIZE                   equ 0001h
I3C1PIE0_I2CACKIE_LENGTH                 equ 0001h
I3C1PIE0_I2CACKIE_MASK                   equ 0010h
I3C1PIE0_RSCIE_POSN                      equ 0005h
I3C1PIE0_RSCIE_POSITION                  equ 0005h
I3C1PIE0_RSCIE_SIZE                      equ 0001h
I3C1PIE0_RSCIE_LENGTH                    equ 0001h
I3C1PIE0_RSCIE_MASK                      equ 0020h
I3C1PIE0_PCIE_POSN                       equ 0006h
I3C1PIE0_PCIE_POSITION                   equ 0006h
I3C1PIE0_PCIE_SIZE                       equ 0001h
I3C1PIE0_PCIE_LENGTH                     equ 0001h
I3C1PIE0_PCIE_MASK                       equ 0040h
I3C1PIE0_SCIE_POSN                       equ 0007h
I3C1PIE0_SCIE_POSITION                   equ 0007h
I3C1PIE0_SCIE_SIZE                       equ 0001h
I3C1PIE0_SCIE_LENGTH                     equ 0001h
I3C1PIE0_SCIE_MASK                       equ 0080h

// Register: I3C1PIE1
#define I3C1PIE1 I3C1PIE1
I3C1PIE1                                 equ 008Fh
// bitfield definitions
I3C1PIE1_IBIDONEIE_POSN                  equ 0005h
I3C1PIE1_IBIDONEIE_POSITION              equ 0005h
I3C1PIE1_IBIDONEIE_SIZE                  equ 0001h
I3C1PIE1_IBIDONEIE_LENGTH                equ 0001h
I3C1PIE1_IBIDONEIE_MASK                  equ 0020h
I3C1PIE1_DACHIE_POSN                     equ 0006h
I3C1PIE1_DACHIE_POSITION                 equ 0006h
I3C1PIE1_DACHIE_SIZE                     equ 0001h
I3C1PIE1_DACHIE_LENGTH                   equ 0001h
I3C1PIE1_DACHIE_MASK                     equ 0040h
I3C1PIE1_TCOMPIE_POSN                    equ 0007h
I3C1PIE1_TCOMPIE_POSITION                equ 0007h
I3C1PIE1_TCOMPIE_SIZE                    equ 0001h
I3C1PIE1_TCOMPIE_LENGTH                  equ 0001h
I3C1PIE1_TCOMPIE_MASK                    equ 0080h

// Register: I3C1ERRIE0
#define I3C1ERRIE0 I3C1ERRIE0
I3C1ERRIE0                               equ 0090h
// bitfield definitions
I3C1ERRIE0_UCCCIE_POSN                   equ 0000h
I3C1ERRIE0_UCCCIE_POSITION               equ 0000h
I3C1ERRIE0_UCCCIE_SIZE                   equ 0001h
I3C1ERRIE0_UCCCIE_LENGTH                 equ 0001h
I3C1ERRIE0_UCCCIE_MASK                   equ 0001h
I3C1ERRIE0_BTOIE_POSN                    equ 0001h
I3C1ERRIE0_BTOIE_POSITION                equ 0001h
I3C1ERRIE0_BTOIE_SIZE                    equ 0001h
I3C1ERRIE0_BTOIE_LENGTH                  equ 0001h
I3C1ERRIE0_BTOIE_MASK                    equ 0002h
I3C1ERRIE0_BUSEIE_POSN                   equ 0002h
I3C1ERRIE0_BUSEIE_POSITION               equ 0002h
I3C1ERRIE0_BUSEIE_SIZE                   equ 0001h
I3C1ERRIE0_BUSEIE_LENGTH                 equ 0001h
I3C1ERRIE0_BUSEIE_MASK                   equ 0004h
I3C1ERRIE0_IBIEIE_POSN                   equ 0003h
I3C1ERRIE0_IBIEIE_POSITION               equ 0003h
I3C1ERRIE0_IBIEIE_SIZE                   equ 0001h
I3C1ERRIE0_IBIEIE_LENGTH                 equ 0001h
I3C1ERRIE0_IBIEIE_MASK                   equ 0008h
I3C1ERRIE0_HJEIE_POSN                    equ 0004h
I3C1ERRIE0_HJEIE_POSITION                equ 0004h
I3C1ERRIE0_HJEIE_SIZE                    equ 0001h
I3C1ERRIE0_HJEIE_LENGTH                  equ 0001h
I3C1ERRIE0_HJEIE_MASK                    equ 0010h
I3C1ERRIE0_RXOIE_POSN                    equ 0005h
I3C1ERRIE0_RXOIE_POSITION                equ 0005h
I3C1ERRIE0_RXOIE_SIZE                    equ 0001h
I3C1ERRIE0_RXOIE_LENGTH                  equ 0001h
I3C1ERRIE0_RXOIE_MASK                    equ 0020h
I3C1ERRIE0_TXUIE_POSN                    equ 0006h
I3C1ERRIE0_TXUIE_POSITION                equ 0006h
I3C1ERRIE0_TXUIE_SIZE                    equ 0001h
I3C1ERRIE0_TXUIE_LENGTH                  equ 0001h
I3C1ERRIE0_TXUIE_MASK                    equ 0040h
I3C1ERRIE0_I2CNACKIE_POSN                equ 0007h
I3C1ERRIE0_I2CNACKIE_POSITION            equ 0007h
I3C1ERRIE0_I2CNACKIE_SIZE                equ 0001h
I3C1ERRIE0_I2CNACKIE_LENGTH              equ 0001h
I3C1ERRIE0_I2CNACKIE_MASK                equ 0080h

// Register: I3C1ERRIE1
#define I3C1ERRIE1 I3C1ERRIE1
I3C1ERRIE1                               equ 0091h
// bitfield definitions
I3C1ERRIE1_RXREIE_POSN                   equ 0000h
I3C1ERRIE1_RXREIE_POSITION               equ 0000h
I3C1ERRIE1_RXREIE_SIZE                   equ 0001h
I3C1ERRIE1_RXREIE_LENGTH                 equ 0001h
I3C1ERRIE1_RXREIE_MASK                   equ 0001h
I3C1ERRIE1_TXWEIE_POSN                   equ 0001h
I3C1ERRIE1_TXWEIE_POSITION               equ 0001h
I3C1ERRIE1_TXWEIE_SIZE                   equ 0001h
I3C1ERRIE1_TXWEIE_LENGTH                 equ 0001h
I3C1ERRIE1_TXWEIE_MASK                   equ 0002h
I3C1ERRIE1_MWLOEIE_POSN                  equ 0002h
I3C1ERRIE1_MWLOEIE_POSITION              equ 0002h
I3C1ERRIE1_MWLOEIE_SIZE                  equ 0001h
I3C1ERRIE1_MWLOEIE_LENGTH                equ 0001h
I3C1ERRIE1_MWLOEIE_MASK                  equ 0004h
I3C1ERRIE1_ABEIE_POSN                    equ 0003h
I3C1ERRIE1_ABEIE_POSITION                equ 0003h
I3C1ERRIE1_ABEIE_SIZE                    equ 0001h
I3C1ERRIE1_ABEIE_LENGTH                  equ 0001h
I3C1ERRIE1_ABEIE_MASK                    equ 0008h

// Register: I3C1BIDL
#define I3C1BIDL I3C1BIDL
I3C1BIDL                                 equ 0092h

// Register: I3C1BIDLL
#define I3C1BIDLL I3C1BIDLL
I3C1BIDLL                                equ 0092h
// bitfield definitions
I3C1BIDLL_BIDLL_POSN                     equ 0000h
I3C1BIDLL_BIDLL_POSITION                 equ 0000h
I3C1BIDLL_BIDLL_SIZE                     equ 0008h
I3C1BIDLL_BIDLL_LENGTH                   equ 0008h
I3C1BIDLL_BIDLL_MASK                     equ 00FFh

// Register: I3C1BIDLH
#define I3C1BIDLH I3C1BIDLH
I3C1BIDLH                                equ 0093h
// bitfield definitions
I3C1BIDLH_BIDLH_POSN                     equ 0000h
I3C1BIDLH_BIDLH_POSITION                 equ 0000h
I3C1BIDLH_BIDLH_SIZE                     equ 0008h
I3C1BIDLH_BIDLH_LENGTH                   equ 0008h
I3C1BIDLH_BIDLH_MASK                     equ 00FFh

// Register: I3C1BAVL
#define I3C1BAVL I3C1BAVL
I3C1BAVL                                 equ 0094h
// bitfield definitions
I3C1BAVL_BAVL_POSN                       equ 0000h
I3C1BAVL_BAVL_POSITION                   equ 0000h
I3C1BAVL_BAVL_SIZE                       equ 0008h
I3C1BAVL_BAVL_LENGTH                     equ 0008h
I3C1BAVL_BAVL_MASK                       equ 00FFh

// Register: I3C1BTO
#define I3C1BTO I3C1BTO
I3C1BTO                                  equ 0095h

// Register: I3C1BTOL
#define I3C1BTOL I3C1BTOL
I3C1BTOL                                 equ 0095h
// bitfield definitions
I3C1BTOL_BTOL_POSN                       equ 0000h
I3C1BTOL_BTOL_POSITION                   equ 0000h
I3C1BTOL_BTOL_SIZE                       equ 0008h
I3C1BTOL_BTOL_LENGTH                     equ 0008h
I3C1BTOL_BTOL_MASK                       equ 00FFh

// Register: I3C1BTOH
#define I3C1BTOH I3C1BTOH
I3C1BTOH                                 equ 0096h
// bitfield definitions
I3C1BTOH_BTOH_POSN                       equ 0000h
I3C1BTOH_BTOH_POSITION                   equ 0000h
I3C1BTOH_BTOH_SIZE                       equ 0008h
I3C1BTOH_BTOH_LENGTH                     equ 0008h
I3C1BTOH_BTOH_MASK                       equ 00FFh

// Register: I3C1IBIMDB
#define I3C1IBIMDB I3C1IBIMDB
I3C1IBIMDB                               equ 0097h
// bitfield definitions
I3C1IBIMDB_IBIMDB_POSN                   equ 0000h
I3C1IBIMDB_IBIMDB_POSITION               equ 0000h
I3C1IBIMDB_IBIMDB_SIZE                   equ 0008h
I3C1IBIMDB_IBIMDB_LENGTH                 equ 0008h
I3C1IBIMDB_IBIMDB_MASK                   equ 00FFh
I3C1IBIMDB_IBIMDB_4_0_POSN               equ 0000h
I3C1IBIMDB_IBIMDB_4_0_POSITION           equ 0000h
I3C1IBIMDB_IBIMDB_4_0_SIZE               equ 0005h
I3C1IBIMDB_IBIMDB_4_0_LENGTH             equ 0005h
I3C1IBIMDB_IBIMDB_4_0_MASK               equ 001Fh
I3C1IBIMDB_IBIMDB_7_5_POSN               equ 0005h
I3C1IBIMDB_IBIMDB_7_5_POSITION           equ 0005h
I3C1IBIMDB_IBIMDB_7_5_SIZE               equ 0003h
I3C1IBIMDB_IBIMDB_7_5_LENGTH             equ 0003h
I3C1IBIMDB_IBIMDB_7_5_MASK               equ 00E0h

// Register: I3C1RETRY
#define I3C1RETRY I3C1RETRY
I3C1RETRY                                equ 0098h
// bitfield definitions
I3C1RETRY_RETRY_POSN                     equ 0000h
I3C1RETRY_RETRY_POSITION                 equ 0000h
I3C1RETRY_RETRY_SIZE                     equ 0008h
I3C1RETRY_RETRY_LENGTH                   equ 0008h
I3C1RETRY_RETRY_MASK                     equ 00FFh

// Register: I3C1FEAT
#define I3C1FEAT I3C1FEAT
I3C1FEAT                                 equ 0099h
// bitfield definitions
I3C1FEAT_HJCAP_POSN                      equ 0000h
I3C1FEAT_HJCAP_POSITION                  equ 0000h
I3C1FEAT_HJCAP_SIZE                      equ 0001h
I3C1FEAT_HJCAP_LENGTH                    equ 0001h
I3C1FEAT_HJCAP_MASK                      equ 0001h
I3C1FEAT_HDRCAP_POSN                     equ 0001h
I3C1FEAT_HDRCAP_POSITION                 equ 0001h
I3C1FEAT_HDRCAP_SIZE                     equ 0001h
I3C1FEAT_HDRCAP_LENGTH                   equ 0001h
I3C1FEAT_HDRCAP_MASK                     equ 0002h

// Register: I3C1SADR
#define I3C1SADR I3C1SADR
I3C1SADR                                 equ 009Ah
// bitfield definitions
I3C1SADR_SADR_POSN                       equ 0000h
I3C1SADR_SADR_POSITION                   equ 0000h
I3C1SADR_SADR_SIZE                       equ 0007h
I3C1SADR_SADR_LENGTH                     equ 0007h
I3C1SADR_SADR_MASK                       equ 007Fh

// Register: I3C1DADR
#define I3C1DADR I3C1DADR
I3C1DADR                                 equ 009Bh
// bitfield definitions
I3C1DADR_DADR_POSN                       equ 0000h
I3C1DADR_DADR_POSITION                   equ 0000h
I3C1DADR_DADR_SIZE                       equ 0007h
I3C1DADR_DADR_LENGTH                     equ 0007h
I3C1DADR_DADR_MASK                       equ 007Fh

// Register: I3C1EC
#define I3C1EC I3C1EC
I3C1EC                                   equ 009Ch
// bitfield definitions
I3C1EC_IBIEN_POSN                        equ 0000h
I3C1EC_IBIEN_POSITION                    equ 0000h
I3C1EC_IBIEN_SIZE                        equ 0001h
I3C1EC_IBIEN_LENGTH                      equ 0001h
I3C1EC_IBIEN_MASK                        equ 0001h
I3C1EC_CREN_POSN                         equ 0001h
I3C1EC_CREN_POSITION                     equ 0001h
I3C1EC_CREN_SIZE                         equ 0001h
I3C1EC_CREN_LENGTH                       equ 0001h
I3C1EC_CREN_MASK                         equ 0002h
I3C1EC_EC2_POSN                          equ 0002h
I3C1EC_EC2_POSITION                      equ 0002h
I3C1EC_EC2_SIZE                          equ 0001h
I3C1EC_EC2_LENGTH                        equ 0001h
I3C1EC_EC2_MASK                          equ 0004h
I3C1EC_HJEN_POSN                         equ 0003h
I3C1EC_HJEN_POSITION                     equ 0003h
I3C1EC_HJEN_SIZE                         equ 0001h
I3C1EC_HJEN_LENGTH                       equ 0001h
I3C1EC_HJEN_MASK                         equ 0008h
I3C1EC_EC_7_4_POSN                       equ 0004h
I3C1EC_EC_7_4_POSITION                   equ 0004h
I3C1EC_EC_7_4_SIZE                       equ 0004h
I3C1EC_EC_7_4_LENGTH                     equ 0004h
I3C1EC_EC_7_4_MASK                       equ 00F0h

// Register: I3C1MWL
#define I3C1MWL I3C1MWL
I3C1MWL                                  equ 009Dh

// Register: I3C1MWLL
#define I3C1MWLL I3C1MWLL
I3C1MWLL                                 equ 009Dh
// bitfield definitions
I3C1MWLL_MWLL_POSN                       equ 0000h
I3C1MWLL_MWLL_POSITION                   equ 0000h
I3C1MWLL_MWLL_SIZE                       equ 0008h
I3C1MWLL_MWLL_LENGTH                     equ 0008h
I3C1MWLL_MWLL_MASK                       equ 00FFh

// Register: I3C1MWLH
#define I3C1MWLH I3C1MWLH
I3C1MWLH                                 equ 009Eh
// bitfield definitions
I3C1MWLH_MWLH_POSN                       equ 0000h
I3C1MWLH_MWLH_POSITION                   equ 0000h
I3C1MWLH_MWLH_SIZE                       equ 0008h
I3C1MWLH_MWLH_LENGTH                     equ 0008h
I3C1MWLH_MWLH_MASK                       equ 00FFh

// Register: I3C1MRL
#define I3C1MRL I3C1MRL
I3C1MRL                                  equ 009Fh

// Register: I3C1MRLL
#define I3C1MRLL I3C1MRLL
I3C1MRLL                                 equ 009Fh
// bitfield definitions
I3C1MRLL_MRLL_POSN                       equ 0000h
I3C1MRLL_MRLL_POSITION                   equ 0000h
I3C1MRLL_MRLL_SIZE                       equ 0008h
I3C1MRLL_MRLL_LENGTH                     equ 0008h
I3C1MRLL_MRLL_MASK                       equ 00FFh

// Register: I3C1MRLH
#define I3C1MRLH I3C1MRLH
I3C1MRLH                                 equ 00A0h
// bitfield definitions
I3C1MRLH_MRLH_POSN                       equ 0000h
I3C1MRLH_MRLH_POSITION                   equ 0000h
I3C1MRLH_MRLH_SIZE                       equ 0008h
I3C1MRLH_MRLH_LENGTH                     equ 0008h
I3C1MRLH_MRLH_MASK                       equ 00FFh

// Register: I3C1IBIPSZ
#define I3C1IBIPSZ I3C1IBIPSZ
I3C1IBIPSZ                               equ 00A1h
// bitfield definitions
I3C1IBIPSZ_IBIPSZ_POSN                   equ 0000h
I3C1IBIPSZ_IBIPSZ_POSITION               equ 0000h
I3C1IBIPSZ_IBIPSZ_SIZE                   equ 0008h
I3C1IBIPSZ_IBIPSZ_LENGTH                 equ 0008h
I3C1IBIPSZ_IBIPSZ_MASK                   equ 00FFh

// Register: I3C1PID0
#define I3C1PID0 I3C1PID0
I3C1PID0                                 equ 00A2h
// bitfield definitions
I3C1PID0_PID0_POSN                       equ 0000h
I3C1PID0_PID0_POSITION                   equ 0000h
I3C1PID0_PID0_SIZE                       equ 0001h
I3C1PID0_PID0_LENGTH                     equ 0001h
I3C1PID0_PID0_MASK                       equ 0001h
I3C1PID0_PID1_POSN                       equ 0001h
I3C1PID0_PID1_POSITION                   equ 0001h
I3C1PID0_PID1_SIZE                       equ 0001h
I3C1PID0_PID1_LENGTH                     equ 0001h
I3C1PID0_PID1_MASK                       equ 0002h
I3C1PID0_PID2_POSN                       equ 0002h
I3C1PID0_PID2_POSITION                   equ 0002h
I3C1PID0_PID2_SIZE                       equ 0001h
I3C1PID0_PID2_LENGTH                     equ 0001h
I3C1PID0_PID2_MASK                       equ 0004h
I3C1PID0_PID3_POSN                       equ 0003h
I3C1PID0_PID3_POSITION                   equ 0003h
I3C1PID0_PID3_SIZE                       equ 0001h
I3C1PID0_PID3_LENGTH                     equ 0001h
I3C1PID0_PID3_MASK                       equ 0008h
I3C1PID0_PID4_POSN                       equ 0004h
I3C1PID0_PID4_POSITION                   equ 0004h
I3C1PID0_PID4_SIZE                       equ 0001h
I3C1PID0_PID4_LENGTH                     equ 0001h
I3C1PID0_PID4_MASK                       equ 0010h
I3C1PID0_PID5_POSN                       equ 0005h
I3C1PID0_PID5_POSITION                   equ 0005h
I3C1PID0_PID5_SIZE                       equ 0001h
I3C1PID0_PID5_LENGTH                     equ 0001h
I3C1PID0_PID5_MASK                       equ 0020h
I3C1PID0_PID6_POSN                       equ 0006h
I3C1PID0_PID6_POSITION                   equ 0006h
I3C1PID0_PID6_SIZE                       equ 0001h
I3C1PID0_PID6_LENGTH                     equ 0001h
I3C1PID0_PID6_MASK                       equ 0040h
I3C1PID0_PID7_POSN                       equ 0007h
I3C1PID0_PID7_POSITION                   equ 0007h
I3C1PID0_PID7_SIZE                       equ 0001h
I3C1PID0_PID7_LENGTH                     equ 0001h
I3C1PID0_PID7_MASK                       equ 0080h
I3C1PID0_PID_7_0_POSN                    equ 0000h
I3C1PID0_PID_7_0_POSITION                equ 0000h
I3C1PID0_PID_7_0_SIZE                    equ 0008h
I3C1PID0_PID_7_0_LENGTH                  equ 0008h
I3C1PID0_PID_7_0_MASK                    equ 00FFh

// Register: I3C1PID1
#define I3C1PID1 I3C1PID1
I3C1PID1                                 equ 00A3h
// bitfield definitions
I3C1PID1_PID8_POSN                       equ 0000h
I3C1PID1_PID8_POSITION                   equ 0000h
I3C1PID1_PID8_SIZE                       equ 0001h
I3C1PID1_PID8_LENGTH                     equ 0001h
I3C1PID1_PID8_MASK                       equ 0001h
I3C1PID1_PID9_POSN                       equ 0001h
I3C1PID1_PID9_POSITION                   equ 0001h
I3C1PID1_PID9_SIZE                       equ 0001h
I3C1PID1_PID9_LENGTH                     equ 0001h
I3C1PID1_PID9_MASK                       equ 0002h
I3C1PID1_PID10_POSN                      equ 0002h
I3C1PID1_PID10_POSITION                  equ 0002h
I3C1PID1_PID10_SIZE                      equ 0001h
I3C1PID1_PID10_LENGTH                    equ 0001h
I3C1PID1_PID10_MASK                      equ 0004h
I3C1PID1_PID11_POSN                      equ 0003h
I3C1PID1_PID11_POSITION                  equ 0003h
I3C1PID1_PID11_SIZE                      equ 0001h
I3C1PID1_PID11_LENGTH                    equ 0001h
I3C1PID1_PID11_MASK                      equ 0008h
I3C1PID1_PID12_POSN                      equ 0004h
I3C1PID1_PID12_POSITION                  equ 0004h
I3C1PID1_PID12_SIZE                      equ 0001h
I3C1PID1_PID12_LENGTH                    equ 0001h
I3C1PID1_PID12_MASK                      equ 0010h
I3C1PID1_PID13_POSN                      equ 0005h
I3C1PID1_PID13_POSITION                  equ 0005h
I3C1PID1_PID13_SIZE                      equ 0001h
I3C1PID1_PID13_LENGTH                    equ 0001h
I3C1PID1_PID13_MASK                      equ 0020h
I3C1PID1_PID14_POSN                      equ 0006h
I3C1PID1_PID14_POSITION                  equ 0006h
I3C1PID1_PID14_SIZE                      equ 0001h
I3C1PID1_PID14_LENGTH                    equ 0001h
I3C1PID1_PID14_MASK                      equ 0040h
I3C1PID1_PID15_POSN                      equ 0007h
I3C1PID1_PID15_POSITION                  equ 0007h
I3C1PID1_PID15_SIZE                      equ 0001h
I3C1PID1_PID15_LENGTH                    equ 0001h
I3C1PID1_PID15_MASK                      equ 0080h
I3C1PID1_PID_11_8_POSN                   equ 0000h
I3C1PID1_PID_11_8_POSITION               equ 0000h
I3C1PID1_PID_11_8_SIZE                   equ 0004h
I3C1PID1_PID_11_8_LENGTH                 equ 0004h
I3C1PID1_PID_11_8_MASK                   equ 000Fh
I3C1PID1_PID_15_12_POSN                  equ 0004h
I3C1PID1_PID_15_12_POSITION              equ 0004h
I3C1PID1_PID_15_12_SIZE                  equ 0004h
I3C1PID1_PID_15_12_LENGTH                equ 0004h
I3C1PID1_PID_15_12_MASK                  equ 00F0h

// Register: I3C1PID2
#define I3C1PID2 I3C1PID2
I3C1PID2                                 equ 00A4h
// bitfield definitions
I3C1PID2_PID16_POSN                      equ 0000h
I3C1PID2_PID16_POSITION                  equ 0000h
I3C1PID2_PID16_SIZE                      equ 0001h
I3C1PID2_PID16_LENGTH                    equ 0001h
I3C1PID2_PID16_MASK                      equ 0001h
I3C1PID2_PID17_POSN                      equ 0001h
I3C1PID2_PID17_POSITION                  equ 0001h
I3C1PID2_PID17_SIZE                      equ 0001h
I3C1PID2_PID17_LENGTH                    equ 0001h
I3C1PID2_PID17_MASK                      equ 0002h
I3C1PID2_PID18_POSN                      equ 0002h
I3C1PID2_PID18_POSITION                  equ 0002h
I3C1PID2_PID18_SIZE                      equ 0001h
I3C1PID2_PID18_LENGTH                    equ 0001h
I3C1PID2_PID18_MASK                      equ 0004h
I3C1PID2_PID19_POSN                      equ 0003h
I3C1PID2_PID19_POSITION                  equ 0003h
I3C1PID2_PID19_SIZE                      equ 0001h
I3C1PID2_PID19_LENGTH                    equ 0001h
I3C1PID2_PID19_MASK                      equ 0008h
I3C1PID2_PID20_POSN                      equ 0004h
I3C1PID2_PID20_POSITION                  equ 0004h
I3C1PID2_PID20_SIZE                      equ 0001h
I3C1PID2_PID20_LENGTH                    equ 0001h
I3C1PID2_PID20_MASK                      equ 0010h
I3C1PID2_PID21_POSN                      equ 0005h
I3C1PID2_PID21_POSITION                  equ 0005h
I3C1PID2_PID21_SIZE                      equ 0001h
I3C1PID2_PID21_LENGTH                    equ 0001h
I3C1PID2_PID21_MASK                      equ 0020h
I3C1PID2_PID22_POSN                      equ 0006h
I3C1PID2_PID22_POSITION                  equ 0006h
I3C1PID2_PID22_SIZE                      equ 0001h
I3C1PID2_PID22_LENGTH                    equ 0001h
I3C1PID2_PID22_MASK                      equ 0040h
I3C1PID2_PID23_POSN                      equ 0007h
I3C1PID2_PID23_POSITION                  equ 0007h
I3C1PID2_PID23_SIZE                      equ 0001h
I3C1PID2_PID23_LENGTH                    equ 0001h
I3C1PID2_PID23_MASK                      equ 0080h
I3C1PID2_PID_23_16_POSN                  equ 0000h
I3C1PID2_PID_23_16_POSITION              equ 0000h
I3C1PID2_PID_23_16_SIZE                  equ 0008h
I3C1PID2_PID_23_16_LENGTH                equ 0008h
I3C1PID2_PID_23_16_MASK                  equ 00FFh

// Register: I3C1PID3
#define I3C1PID3 I3C1PID3
I3C1PID3                                 equ 00A5h
// bitfield definitions
I3C1PID3_PID24_POSN                      equ 0000h
I3C1PID3_PID24_POSITION                  equ 0000h
I3C1PID3_PID24_SIZE                      equ 0001h
I3C1PID3_PID24_LENGTH                    equ 0001h
I3C1PID3_PID24_MASK                      equ 0001h
I3C1PID3_PID25_POSN                      equ 0001h
I3C1PID3_PID25_POSITION                  equ 0001h
I3C1PID3_PID25_SIZE                      equ 0001h
I3C1PID3_PID25_LENGTH                    equ 0001h
I3C1PID3_PID25_MASK                      equ 0002h
I3C1PID3_PID26_POSN                      equ 0002h
I3C1PID3_PID26_POSITION                  equ 0002h
I3C1PID3_PID26_SIZE                      equ 0001h
I3C1PID3_PID26_LENGTH                    equ 0001h
I3C1PID3_PID26_MASK                      equ 0004h
I3C1PID3_PID27_POSN                      equ 0003h
I3C1PID3_PID27_POSITION                  equ 0003h
I3C1PID3_PID27_SIZE                      equ 0001h
I3C1PID3_PID27_LENGTH                    equ 0001h
I3C1PID3_PID27_MASK                      equ 0008h
I3C1PID3_PID28_POSN                      equ 0004h
I3C1PID3_PID28_POSITION                  equ 0004h
I3C1PID3_PID28_SIZE                      equ 0001h
I3C1PID3_PID28_LENGTH                    equ 0001h
I3C1PID3_PID28_MASK                      equ 0010h
I3C1PID3_PID29_POSN                      equ 0005h
I3C1PID3_PID29_POSITION                  equ 0005h
I3C1PID3_PID29_SIZE                      equ 0001h
I3C1PID3_PID29_LENGTH                    equ 0001h
I3C1PID3_PID29_MASK                      equ 0020h
I3C1PID3_PID30_POSN                      equ 0006h
I3C1PID3_PID30_POSITION                  equ 0006h
I3C1PID3_PID30_SIZE                      equ 0001h
I3C1PID3_PID30_LENGTH                    equ 0001h
I3C1PID3_PID30_MASK                      equ 0040h
I3C1PID3_PID31_POSN                      equ 0007h
I3C1PID3_PID31_POSITION                  equ 0007h
I3C1PID3_PID31_SIZE                      equ 0001h
I3C1PID3_PID31_LENGTH                    equ 0001h
I3C1PID3_PID31_MASK                      equ 0080h
I3C1PID3_PID_31_24_POSN                  equ 0000h
I3C1PID3_PID_31_24_POSITION              equ 0000h
I3C1PID3_PID_31_24_SIZE                  equ 0008h
I3C1PID3_PID_31_24_LENGTH                equ 0008h
I3C1PID3_PID_31_24_MASK                  equ 00FFh

// Register: I3C1PID4
#define I3C1PID4 I3C1PID4
I3C1PID4                                 equ 00A6h
// bitfield definitions
I3C1PID4_PID32_POSN                      equ 0000h
I3C1PID4_PID32_POSITION                  equ 0000h
I3C1PID4_PID32_SIZE                      equ 0001h
I3C1PID4_PID32_LENGTH                    equ 0001h
I3C1PID4_PID32_MASK                      equ 0001h
I3C1PID4_PID33_POSN                      equ 0001h
I3C1PID4_PID33_POSITION                  equ 0001h
I3C1PID4_PID33_SIZE                      equ 0001h
I3C1PID4_PID33_LENGTH                    equ 0001h
I3C1PID4_PID33_MASK                      equ 0002h
I3C1PID4_PID34_POSN                      equ 0002h
I3C1PID4_PID34_POSITION                  equ 0002h
I3C1PID4_PID34_SIZE                      equ 0001h
I3C1PID4_PID34_LENGTH                    equ 0001h
I3C1PID4_PID34_MASK                      equ 0004h
I3C1PID4_PID35_POSN                      equ 0003h
I3C1PID4_PID35_POSITION                  equ 0003h
I3C1PID4_PID35_SIZE                      equ 0001h
I3C1PID4_PID35_LENGTH                    equ 0001h
I3C1PID4_PID35_MASK                      equ 0008h
I3C1PID4_PID36_POSN                      equ 0004h
I3C1PID4_PID36_POSITION                  equ 0004h
I3C1PID4_PID36_SIZE                      equ 0001h
I3C1PID4_PID36_LENGTH                    equ 0001h
I3C1PID4_PID36_MASK                      equ 0010h
I3C1PID4_PID37_POSN                      equ 0005h
I3C1PID4_PID37_POSITION                  equ 0005h
I3C1PID4_PID37_SIZE                      equ 0001h
I3C1PID4_PID37_LENGTH                    equ 0001h
I3C1PID4_PID37_MASK                      equ 0020h
I3C1PID4_PID38_POSN                      equ 0006h
I3C1PID4_PID38_POSITION                  equ 0006h
I3C1PID4_PID38_SIZE                      equ 0001h
I3C1PID4_PID38_LENGTH                    equ 0001h
I3C1PID4_PID38_MASK                      equ 0040h
I3C1PID4_PID39_POSN                      equ 0007h
I3C1PID4_PID39_POSITION                  equ 0007h
I3C1PID4_PID39_SIZE                      equ 0001h
I3C1PID4_PID39_LENGTH                    equ 0001h
I3C1PID4_PID39_MASK                      equ 0080h
I3C1PID4_PID_39_33_POSN                  equ 0001h
I3C1PID4_PID_39_33_POSITION              equ 0001h
I3C1PID4_PID_39_33_SIZE                  equ 0007h
I3C1PID4_PID_39_33_LENGTH                equ 0007h
I3C1PID4_PID_39_33_MASK                  equ 00FEh

// Register: I3C1PID5
#define I3C1PID5 I3C1PID5
I3C1PID5                                 equ 00A7h
// bitfield definitions
I3C1PID5_PID40_POSN                      equ 0000h
I3C1PID5_PID40_POSITION                  equ 0000h
I3C1PID5_PID40_SIZE                      equ 0001h
I3C1PID5_PID40_LENGTH                    equ 0001h
I3C1PID5_PID40_MASK                      equ 0001h
I3C1PID5_PID41_POSN                      equ 0001h
I3C1PID5_PID41_POSITION                  equ 0001h
I3C1PID5_PID41_SIZE                      equ 0001h
I3C1PID5_PID41_LENGTH                    equ 0001h
I3C1PID5_PID41_MASK                      equ 0002h
I3C1PID5_PID42_POSN                      equ 0002h
I3C1PID5_PID42_POSITION                  equ 0002h
I3C1PID5_PID42_SIZE                      equ 0001h
I3C1PID5_PID42_LENGTH                    equ 0001h
I3C1PID5_PID42_MASK                      equ 0004h
I3C1PID5_PID43_POSN                      equ 0003h
I3C1PID5_PID43_POSITION                  equ 0003h
I3C1PID5_PID43_SIZE                      equ 0001h
I3C1PID5_PID43_LENGTH                    equ 0001h
I3C1PID5_PID43_MASK                      equ 0008h
I3C1PID5_PID44_POSN                      equ 0004h
I3C1PID5_PID44_POSITION                  equ 0004h
I3C1PID5_PID44_SIZE                      equ 0001h
I3C1PID5_PID44_LENGTH                    equ 0001h
I3C1PID5_PID44_MASK                      equ 0010h
I3C1PID5_PID45_POSN                      equ 0005h
I3C1PID5_PID45_POSITION                  equ 0005h
I3C1PID5_PID45_SIZE                      equ 0001h
I3C1PID5_PID45_LENGTH                    equ 0001h
I3C1PID5_PID45_MASK                      equ 0020h
I3C1PID5_PID46_POSN                      equ 0006h
I3C1PID5_PID46_POSITION                  equ 0006h
I3C1PID5_PID46_SIZE                      equ 0001h
I3C1PID5_PID46_LENGTH                    equ 0001h
I3C1PID5_PID46_MASK                      equ 0040h
I3C1PID5_PID47_POSN                      equ 0007h
I3C1PID5_PID47_POSITION                  equ 0007h
I3C1PID5_PID47_SIZE                      equ 0001h
I3C1PID5_PID47_LENGTH                    equ 0001h
I3C1PID5_PID47_MASK                      equ 0080h
I3C1PID5_PID_47_40_POSN                  equ 0000h
I3C1PID5_PID_47_40_POSITION              equ 0000h
I3C1PID5_PID_47_40_SIZE                  equ 0008h
I3C1PID5_PID_47_40_LENGTH                equ 0008h
I3C1PID5_PID_47_40_MASK                  equ 00FFh

// Register: I3C1BCR
#define I3C1BCR I3C1BCR
I3C1BCR                                  equ 00A8h
// bitfield definitions
I3C1BCR_BCR0_POSN                        equ 0000h
I3C1BCR_BCR0_POSITION                    equ 0000h
I3C1BCR_BCR0_SIZE                        equ 0001h
I3C1BCR_BCR0_LENGTH                      equ 0001h
I3C1BCR_BCR0_MASK                        equ 0001h
I3C1BCR_BCR1_POSN                        equ 0001h
I3C1BCR_BCR1_POSITION                    equ 0001h
I3C1BCR_BCR1_SIZE                        equ 0001h
I3C1BCR_BCR1_LENGTH                      equ 0001h
I3C1BCR_BCR1_MASK                        equ 0002h
I3C1BCR_BCR2_POSN                        equ 0002h
I3C1BCR_BCR2_POSITION                    equ 0002h
I3C1BCR_BCR2_SIZE                        equ 0001h
I3C1BCR_BCR2_LENGTH                      equ 0001h
I3C1BCR_BCR2_MASK                        equ 0004h
I3C1BCR_BCR3_POSN                        equ 0003h
I3C1BCR_BCR3_POSITION                    equ 0003h
I3C1BCR_BCR3_SIZE                        equ 0001h
I3C1BCR_BCR3_LENGTH                      equ 0001h
I3C1BCR_BCR3_MASK                        equ 0008h
I3C1BCR_BCR4_POSN                        equ 0004h
I3C1BCR_BCR4_POSITION                    equ 0004h
I3C1BCR_BCR4_SIZE                        equ 0001h
I3C1BCR_BCR4_LENGTH                      equ 0001h
I3C1BCR_BCR4_MASK                        equ 0010h
I3C1BCR_BCR5_POSN                        equ 0005h
I3C1BCR_BCR5_POSITION                    equ 0005h
I3C1BCR_BCR5_SIZE                        equ 0001h
I3C1BCR_BCR5_LENGTH                      equ 0001h
I3C1BCR_BCR5_MASK                        equ 0020h
I3C1BCR_BCR6_POSN                        equ 0006h
I3C1BCR_BCR6_POSITION                    equ 0006h
I3C1BCR_BCR6_SIZE                        equ 0001h
I3C1BCR_BCR6_LENGTH                      equ 0001h
I3C1BCR_BCR6_MASK                        equ 0040h
I3C1BCR_BCR7_POSN                        equ 0007h
I3C1BCR_BCR7_POSITION                    equ 0007h
I3C1BCR_BCR7_SIZE                        equ 0001h
I3C1BCR_BCR7_LENGTH                      equ 0001h
I3C1BCR_BCR7_MASK                        equ 0080h
I3C1BCR_BCR_7_6_POSN                     equ 0006h
I3C1BCR_BCR_7_6_POSITION                 equ 0006h
I3C1BCR_BCR_7_6_SIZE                     equ 0002h
I3C1BCR_BCR_7_6_LENGTH                   equ 0002h
I3C1BCR_BCR_7_6_MASK                     equ 00C0h

// Register: I3C1DCR
#define I3C1DCR I3C1DCR
I3C1DCR                                  equ 00A9h
// bitfield definitions
I3C1DCR_DCR_POSN                         equ 0000h
I3C1DCR_DCR_POSITION                     equ 0000h
I3C1DCR_DCR_SIZE                         equ 0008h
I3C1DCR_DCR_LENGTH                       equ 0008h
I3C1DCR_DCR_MASK                         equ 00FFh

// Register: I3C1DSTAT0
#define I3C1DSTAT0 I3C1DSTAT0
I3C1DSTAT0                               equ 00AAh
// bitfield definitions
I3C1DSTAT0_INTPEND_POSN                  equ 0000h
I3C1DSTAT0_INTPEND_POSITION              equ 0000h
I3C1DSTAT0_INTPEND_SIZE                  equ 0004h
I3C1DSTAT0_INTPEND_LENGTH                equ 0004h
I3C1DSTAT0_INTPEND_MASK                  equ 000Fh
I3C1DSTAT0_PERR_POSN                     equ 0005h
I3C1DSTAT0_PERR_POSITION                 equ 0005h
I3C1DSTAT0_PERR_SIZE                     equ 0001h
I3C1DSTAT0_PERR_LENGTH                   equ 0001h
I3C1DSTAT0_PERR_MASK                     equ 0020h
I3C1DSTAT0_ACTMODE_POSN                  equ 0006h
I3C1DSTAT0_ACTMODE_POSITION              equ 0006h
I3C1DSTAT0_ACTMODE_SIZE                  equ 0002h
I3C1DSTAT0_ACTMODE_LENGTH                equ 0002h
I3C1DSTAT0_ACTMODE_MASK                  equ 00C0h
I3C1DSTAT0_INPEND0_POSN                  equ 0000h
I3C1DSTAT0_INPEND0_POSITION              equ 0000h
I3C1DSTAT0_INPEND0_SIZE                  equ 0001h
I3C1DSTAT0_INPEND0_LENGTH                equ 0001h
I3C1DSTAT0_INPEND0_MASK                  equ 0001h
I3C1DSTAT0_INTPEND1_POSN                 equ 0001h
I3C1DSTAT0_INTPEND1_POSITION             equ 0001h
I3C1DSTAT0_INTPEND1_SIZE                 equ 0001h
I3C1DSTAT0_INTPEND1_LENGTH               equ 0001h
I3C1DSTAT0_INTPEND1_MASK                 equ 0002h
I3C1DSTAT0_INTPEND2_POSN                 equ 0002h
I3C1DSTAT0_INTPEND2_POSITION             equ 0002h
I3C1DSTAT0_INTPEND2_SIZE                 equ 0001h
I3C1DSTAT0_INTPEND2_LENGTH               equ 0001h
I3C1DSTAT0_INTPEND2_MASK                 equ 0004h
I3C1DSTAT0_INTPEND3_POSN                 equ 0003h
I3C1DSTAT0_INTPEND3_POSITION             equ 0003h
I3C1DSTAT0_INTPEND3_SIZE                 equ 0001h
I3C1DSTAT0_INTPEND3_LENGTH               equ 0001h
I3C1DSTAT0_INTPEND3_MASK                 equ 0008h
I3C1DSTAT0_ACTMODE0_POSN                 equ 0006h
I3C1DSTAT0_ACTMODE0_POSITION             equ 0006h
I3C1DSTAT0_ACTMODE0_SIZE                 equ 0001h
I3C1DSTAT0_ACTMODE0_LENGTH               equ 0001h
I3C1DSTAT0_ACTMODE0_MASK                 equ 0040h
I3C1DSTAT0_ACTMODE1_POSN                 equ 0007h
I3C1DSTAT0_ACTMODE1_POSITION             equ 0007h
I3C1DSTAT0_ACTMODE1_SIZE                 equ 0001h
I3C1DSTAT0_ACTMODE1_LENGTH               equ 0001h
I3C1DSTAT0_ACTMODE1_MASK                 equ 0080h

// Register: I3C1DSTAT1
#define I3C1DSTAT1 I3C1DSTAT1
I3C1DSTAT1                               equ 00ABh
// bitfield definitions
I3C1DSTAT1_VRSV_POSN                     equ 0000h
I3C1DSTAT1_VRSV_POSITION                 equ 0000h
I3C1DSTAT1_VRSV_SIZE                     equ 0008h
I3C1DSTAT1_VRSV_LENGTH                   equ 0008h
I3C1DSTAT1_VRSV_MASK                     equ 00FFh
I3C1DSTAT1_VRSV0_POSN                    equ 0000h
I3C1DSTAT1_VRSV0_POSITION                equ 0000h
I3C1DSTAT1_VRSV0_SIZE                    equ 0001h
I3C1DSTAT1_VRSV0_LENGTH                  equ 0001h
I3C1DSTAT1_VRSV0_MASK                    equ 0001h
I3C1DSTAT1_VRSV1_POSN                    equ 0001h
I3C1DSTAT1_VRSV1_POSITION                equ 0001h
I3C1DSTAT1_VRSV1_SIZE                    equ 0001h
I3C1DSTAT1_VRSV1_LENGTH                  equ 0001h
I3C1DSTAT1_VRSV1_MASK                    equ 0002h
I3C1DSTAT1_VRSV2_POSN                    equ 0002h
I3C1DSTAT1_VRSV2_POSITION                equ 0002h
I3C1DSTAT1_VRSV2_SIZE                    equ 0001h
I3C1DSTAT1_VRSV2_LENGTH                  equ 0001h
I3C1DSTAT1_VRSV2_MASK                    equ 0004h
I3C1DSTAT1_VRSV3_POSN                    equ 0003h
I3C1DSTAT1_VRSV3_POSITION                equ 0003h
I3C1DSTAT1_VRSV3_SIZE                    equ 0001h
I3C1DSTAT1_VRSV3_LENGTH                  equ 0001h
I3C1DSTAT1_VRSV3_MASK                    equ 0008h
I3C1DSTAT1_VRSV4_POSN                    equ 0004h
I3C1DSTAT1_VRSV4_POSITION                equ 0004h
I3C1DSTAT1_VRSV4_SIZE                    equ 0001h
I3C1DSTAT1_VRSV4_LENGTH                  equ 0001h
I3C1DSTAT1_VRSV4_MASK                    equ 0010h
I3C1DSTAT1_VRSV5_POSN                    equ 0005h
I3C1DSTAT1_VRSV5_POSITION                equ 0005h
I3C1DSTAT1_VRSV5_SIZE                    equ 0001h
I3C1DSTAT1_VRSV5_LENGTH                  equ 0001h
I3C1DSTAT1_VRSV5_MASK                    equ 0020h
I3C1DSTAT1_VRSV6_POSN                    equ 0006h
I3C1DSTAT1_VRSV6_POSITION                equ 0006h
I3C1DSTAT1_VRSV6_SIZE                    equ 0001h
I3C1DSTAT1_VRSV6_LENGTH                  equ 0001h
I3C1DSTAT1_VRSV6_MASK                    equ 0040h
I3C1DSTAT1_VRSV7_POSN                    equ 0007h
I3C1DSTAT1_VRSV7_POSITION                equ 0007h
I3C1DSTAT1_VRSV7_SIZE                    equ 0001h
I3C1DSTAT1_VRSV7_LENGTH                  equ 0001h
I3C1DSTAT1_VRSV7_MASK                    equ 0080h

// Register: I3C1MWS
#define I3C1MWS I3C1MWS
I3C1MWS                                  equ 00ACh
// bitfield definitions
I3C1MWS_MWS0_POSN                        equ 0000h
I3C1MWS_MWS0_POSITION                    equ 0000h
I3C1MWS_MWS0_SIZE                        equ 0001h
I3C1MWS_MWS0_LENGTH                      equ 0001h
I3C1MWS_MWS0_MASK                        equ 0001h
I3C1MWS_MWS1_POSN                        equ 0001h
I3C1MWS_MWS1_POSITION                    equ 0001h
I3C1MWS_MWS1_SIZE                        equ 0001h
I3C1MWS_MWS1_LENGTH                      equ 0001h
I3C1MWS_MWS1_MASK                        equ 0002h
I3C1MWS_MWS2_POSN                        equ 0002h
I3C1MWS_MWS2_POSITION                    equ 0002h
I3C1MWS_MWS2_SIZE                        equ 0001h
I3C1MWS_MWS2_LENGTH                      equ 0001h
I3C1MWS_MWS2_MASK                        equ 0004h
I3C1MWS_MWS3_POSN                        equ 0003h
I3C1MWS_MWS3_POSITION                    equ 0003h
I3C1MWS_MWS3_SIZE                        equ 0001h
I3C1MWS_MWS3_LENGTH                      equ 0001h
I3C1MWS_MWS3_MASK                        equ 0008h
I3C1MWS_MWS4_POSN                        equ 0004h
I3C1MWS_MWS4_POSITION                    equ 0004h
I3C1MWS_MWS4_SIZE                        equ 0001h
I3C1MWS_MWS4_LENGTH                      equ 0001h
I3C1MWS_MWS4_MASK                        equ 0010h
I3C1MWS_MWS5_POSN                        equ 0005h
I3C1MWS_MWS5_POSITION                    equ 0005h
I3C1MWS_MWS5_SIZE                        equ 0001h
I3C1MWS_MWS5_LENGTH                      equ 0001h
I3C1MWS_MWS5_MASK                        equ 0020h
I3C1MWS_MWS6_POSN                        equ 0006h
I3C1MWS_MWS6_POSITION                    equ 0006h
I3C1MWS_MWS6_SIZE                        equ 0001h
I3C1MWS_MWS6_LENGTH                      equ 0001h
I3C1MWS_MWS6_MASK                        equ 0040h
I3C1MWS_MWS7_POSN                        equ 0007h
I3C1MWS_MWS7_POSITION                    equ 0007h
I3C1MWS_MWS7_SIZE                        equ 0001h
I3C1MWS_MWS7_LENGTH                      equ 0001h
I3C1MWS_MWS7_MASK                        equ 0080h
I3C1MWS_MWS_2_0_POSN                     equ 0000h
I3C1MWS_MWS_2_0_POSITION                 equ 0000h
I3C1MWS_MWS_2_0_SIZE                     equ 0003h
I3C1MWS_MWS_2_0_LENGTH                   equ 0003h
I3C1MWS_MWS_2_0_MASK                     equ 0007h
I3C1MWS_MWS_7_4_POSN                     equ 0004h
I3C1MWS_MWS_7_4_POSITION                 equ 0004h
I3C1MWS_MWS_7_4_SIZE                     equ 0004h
I3C1MWS_MWS_7_4_LENGTH                   equ 0004h
I3C1MWS_MWS_7_4_MASK                     equ 00F0h

// Register: I3C1MRS
#define I3C1MRS I3C1MRS
I3C1MRS                                  equ 00ADh
// bitfield definitions
I3C1MRS_MRS0_POSN                        equ 0000h
I3C1MRS_MRS0_POSITION                    equ 0000h
I3C1MRS_MRS0_SIZE                        equ 0001h
I3C1MRS_MRS0_LENGTH                      equ 0001h
I3C1MRS_MRS0_MASK                        equ 0001h
I3C1MRS_MRS1_POSN                        equ 0001h
I3C1MRS_MRS1_POSITION                    equ 0001h
I3C1MRS_MRS1_SIZE                        equ 0001h
I3C1MRS_MRS1_LENGTH                      equ 0001h
I3C1MRS_MRS1_MASK                        equ 0002h
I3C1MRS_MRS2_POSN                        equ 0002h
I3C1MRS_MRS2_POSITION                    equ 0002h
I3C1MRS_MRS2_SIZE                        equ 0001h
I3C1MRS_MRS2_LENGTH                      equ 0001h
I3C1MRS_MRS2_MASK                        equ 0004h
I3C1MRS_MRS3_POSN                        equ 0003h
I3C1MRS_MRS3_POSITION                    equ 0003h
I3C1MRS_MRS3_SIZE                        equ 0001h
I3C1MRS_MRS3_LENGTH                      equ 0001h
I3C1MRS_MRS3_MASK                        equ 0008h
I3C1MRS_MRS4_POSN                        equ 0004h
I3C1MRS_MRS4_POSITION                    equ 0004h
I3C1MRS_MRS4_SIZE                        equ 0001h
I3C1MRS_MRS4_LENGTH                      equ 0001h
I3C1MRS_MRS4_MASK                        equ 0010h
I3C1MRS_MRS5_POSN                        equ 0005h
I3C1MRS_MRS5_POSITION                    equ 0005h
I3C1MRS_MRS5_SIZE                        equ 0001h
I3C1MRS_MRS5_LENGTH                      equ 0001h
I3C1MRS_MRS5_MASK                        equ 0020h
I3C1MRS_MRS6_POSN                        equ 0006h
I3C1MRS_MRS6_POSITION                    equ 0006h
I3C1MRS_MRS6_SIZE                        equ 0001h
I3C1MRS_MRS6_LENGTH                      equ 0001h
I3C1MRS_MRS6_MASK                        equ 0040h
I3C1MRS_MRS7_POSN                        equ 0007h
I3C1MRS_MRS7_POSITION                    equ 0007h
I3C1MRS_MRS7_SIZE                        equ 0001h
I3C1MRS_MRS7_LENGTH                      equ 0001h
I3C1MRS_MRS7_MASK                        equ 0080h
I3C1MRS_MRS_2_0_POSN                     equ 0000h
I3C1MRS_MRS_2_0_POSITION                 equ 0000h
I3C1MRS_MRS_2_0_SIZE                     equ 0003h
I3C1MRS_MRS_2_0_LENGTH                   equ 0003h
I3C1MRS_MRS_2_0_MASK                     equ 0007h
I3C1MRS_MRS_5_3_POSN                     equ 0003h
I3C1MRS_MRS_5_3_POSITION                 equ 0003h
I3C1MRS_MRS_5_3_SIZE                     equ 0003h
I3C1MRS_MRS_5_3_LENGTH                   equ 0003h
I3C1MRS_MRS_5_3_MASK                     equ 0038h

// Register: I3C1MRT
#define I3C1MRT I3C1MRT
I3C1MRT                                  equ 00AEh

// Register: I3C1MRTL
#define I3C1MRTL I3C1MRTL
I3C1MRTL                                 equ 00AEh
// bitfield definitions
I3C1MRTL_MRTL_POSN                       equ 0000h
I3C1MRTL_MRTL_POSITION                   equ 0000h
I3C1MRTL_MRTL_SIZE                       equ 0008h
I3C1MRTL_MRTL_LENGTH                     equ 0008h
I3C1MRTL_MRTL_MASK                       equ 00FFh

// Register: I3C1MRTH
#define I3C1MRTH I3C1MRTH
I3C1MRTH                                 equ 00AFh
// bitfield definitions
I3C1MRTH_MRTH_POSN                       equ 0000h
I3C1MRTH_MRTH_POSITION                   equ 0000h
I3C1MRTH_MRTH_SIZE                       equ 0008h
I3C1MRTH_MRTH_LENGTH                     equ 0008h
I3C1MRTH_MRTH_MASK                       equ 00FFh

// Register: I3C1MRTU
#define I3C1MRTU I3C1MRTU
I3C1MRTU                                 equ 00B0h
// bitfield definitions
I3C1MRTU_MRTU_POSN                       equ 0000h
I3C1MRTU_MRTU_POSITION                   equ 0000h
I3C1MRTU_MRTU_SIZE                       equ 0008h
I3C1MRTU_MRTU_LENGTH                     equ 0008h
I3C1MRTU_MRTU_MASK                       equ 00FFh

// Register: I3C1RSTACT
#define I3C1RSTACT I3C1RSTACT
I3C1RSTACT                               equ 00B1h
// bitfield definitions
I3C1RSTACT_RSTACT_POSN                   equ 0000h
I3C1RSTACT_RSTACT_POSITION               equ 0000h
I3C1RSTACT_RSTACT_SIZE                   equ 0008h
I3C1RSTACT_RSTACT_LENGTH                 equ 0008h
I3C1RSTACT_RSTACT_MASK                   equ 00FFh

// Register: I3C1BUSCXT
#define I3C1BUSCXT I3C1BUSCXT
I3C1BUSCXT                               equ 00B2h
// bitfield definitions
I3C1BUSCXT_BUSCXT_POSN                   equ 0000h
I3C1BUSCXT_BUSCXT_POSITION               equ 0000h
I3C1BUSCXT_BUSCXT_SIZE                   equ 0008h
I3C1BUSCXT_BUSCXT_LENGTH                 equ 0008h
I3C1BUSCXT_BUSCXT_MASK                   equ 00FFh

// Register: I3C1CCC
#define I3C1CCC I3C1CCC
I3C1CCC                                  equ 00B3h
// bitfield definitions
I3C1CCC_CCC_POSN                         equ 0000h
I3C1CCC_CCC_POSITION                     equ 0000h
I3C1CCC_CCC_SIZE                         equ 0008h
I3C1CCC_CCC_LENGTH                       equ 0008h
I3C1CCC_CCC_MASK                         equ 00FFh

// Register: I3C1I2CCON
#define I3C1I2CCON I3C1I2CCON
I3C1I2CCON                               equ 00B4h
// bitfield definitions
I3C1I2CCON_SDAHT_POSN                    equ 0000h
I3C1I2CCON_SDAHT_POSITION                equ 0000h
I3C1I2CCON_SDAHT_SIZE                    equ 0002h
I3C1I2CCON_SDAHT_LENGTH                  equ 0002h
I3C1I2CCON_SDAHT_MASK                    equ 0003h
I3C1I2CCON_FLTEN_POSN                    equ 0002h
I3C1I2CCON_FLTEN_POSITION                equ 0002h
I3C1I2CCON_FLTEN_SIZE                    equ 0001h
I3C1I2CCON_FLTEN_LENGTH                  equ 0001h
I3C1I2CCON_FLTEN_MASK                    equ 0004h

// Register: I3C1CLK
#define I3C1CLK I3C1CLK
I3C1CLK                                  equ 00B5h
// bitfield definitions
I3C1CLK_CLK_POSN                         equ 0000h
I3C1CLK_CLK_POSITION                     equ 0000h
I3C1CLK_CLK_SIZE                         equ 0008h
I3C1CLK_CLK_LENGTH                       equ 0008h
I3C1CLK_CLK_MASK                         equ 00FFh
I3C1CLK_CLK0_POSN                        equ 0000h
I3C1CLK_CLK0_POSITION                    equ 0000h
I3C1CLK_CLK0_SIZE                        equ 0001h
I3C1CLK_CLK0_LENGTH                      equ 0001h
I3C1CLK_CLK0_MASK                        equ 0001h
I3C1CLK_CLK1_POSN                        equ 0001h
I3C1CLK_CLK1_POSITION                    equ 0001h
I3C1CLK_CLK1_SIZE                        equ 0001h
I3C1CLK_CLK1_LENGTH                      equ 0001h
I3C1CLK_CLK1_MASK                        equ 0002h
I3C1CLK_CLK2_POSN                        equ 0002h
I3C1CLK_CLK2_POSITION                    equ 0002h
I3C1CLK_CLK2_SIZE                        equ 0001h
I3C1CLK_CLK2_LENGTH                      equ 0001h
I3C1CLK_CLK2_MASK                        equ 0004h
I3C1CLK_CLK3_POSN                        equ 0003h
I3C1CLK_CLK3_POSITION                    equ 0003h
I3C1CLK_CLK3_SIZE                        equ 0001h
I3C1CLK_CLK3_LENGTH                      equ 0001h
I3C1CLK_CLK3_MASK                        equ 0008h

// Register: I3C2CON0
#define I3C2CON0 I3C2CON0
I3C2CON0                                 equ 00B6h
// bitfield definitions
I3C2CON0_IBIREQ_POSN                     equ 0000h
I3C2CON0_IBIREQ_POSITION                 equ 0000h
I3C2CON0_IBIREQ_SIZE                     equ 0001h
I3C2CON0_IBIREQ_LENGTH                   equ 0001h
I3C2CON0_IBIREQ_MASK                     equ 0001h
I3C2CON0_HJREQ_POSN                      equ 0001h
I3C2CON0_HJREQ_POSITION                  equ 0001h
I3C2CON0_HJREQ_SIZE                      equ 0001h
I3C2CON0_HJREQ_LENGTH                    equ 0001h
I3C2CON0_HJREQ_MASK                      equ 0002h
I3C2CON0_ACKP_POSN                       equ 0002h
I3C2CON0_ACKP_POSITION                   equ 0002h
I3C2CON0_ACKP_SIZE                       equ 0001h
I3C2CON0_ACKP_LENGTH                     equ 0001h
I3C2CON0_ACKP_MASK                       equ 0004h
I3C2CON0_CLRRXB_POSN                     equ 0003h
I3C2CON0_CLRRXB_POSITION                 equ 0003h
I3C2CON0_CLRRXB_SIZE                     equ 0001h
I3C2CON0_CLRRXB_LENGTH                   equ 0001h
I3C2CON0_CLRRXB_MASK                     equ 0008h
I3C2CON0_CLRTXB_POSN                     equ 0004h
I3C2CON0_CLRTXB_POSITION                 equ 0004h
I3C2CON0_CLRTXB_SIZE                     equ 0001h
I3C2CON0_CLRTXB_LENGTH                   equ 0001h
I3C2CON0_CLRTXB_MASK                     equ 0010h
I3C2CON0_RST_POSN                        equ 0005h
I3C2CON0_RST_POSITION                    equ 0005h
I3C2CON0_RST_SIZE                        equ 0001h
I3C2CON0_RST_LENGTH                      equ 0001h
I3C2CON0_RST_MASK                        equ 0020h
I3C2CON0_BTOEN_POSN                      equ 0006h
I3C2CON0_BTOEN_POSITION                  equ 0006h
I3C2CON0_BTOEN_SIZE                      equ 0001h
I3C2CON0_BTOEN_LENGTH                    equ 0001h
I3C2CON0_BTOEN_MASK                      equ 0040h
I3C2CON0_EN_POSN                         equ 0007h
I3C2CON0_EN_POSITION                     equ 0007h
I3C2CON0_EN_SIZE                         equ 0001h
I3C2CON0_EN_LENGTH                       equ 0001h
I3C2CON0_EN_MASK                         equ 0080h

// Register: I3C2CON1
#define I3C2CON1 I3C2CON1
I3C2CON1                                 equ 00B7h
// bitfield definitions
I3C2CON1_ACKPOS_POSN                     equ 0000h
I3C2CON1_ACKPOS_POSITION                 equ 0000h
I3C2CON1_ACKPOS_SIZE                     equ 0001h
I3C2CON1_ACKPOS_LENGTH                   equ 0001h
I3C2CON1_ACKPOS_MASK                     equ 0001h
I3C2CON1_SASDRMD_POSN                    equ 0001h
I3C2CON1_SASDRMD_POSITION                equ 0001h
I3C2CON1_SASDRMD_SIZE                    equ 0001h
I3C2CON1_SASDRMD_LENGTH                  equ 0001h
I3C2CON1_SASDRMD_MASK                    equ 0002h
I3C2CON1_FHDRE_POSN                      equ 0002h
I3C2CON1_FHDRE_POSITION                  equ 0002h
I3C2CON1_FHDRE_SIZE                      equ 0001h
I3C2CON1_FHDRE_LENGTH                    equ 0001h
I3C2CON1_FHDRE_MASK                      equ 0004h
I3C2CON1_BERRDET_POSN                    equ 0003h
I3C2CON1_BERRDET_POSITION                equ 0003h
I3C2CON1_BERRDET_SIZE                    equ 0001h
I3C2CON1_BERRDET_LENGTH                  equ 0001h
I3C2CON1_BERRDET_MASK                    equ 0008h

// Register: I3C2RXB
#define I3C2RXB I3C2RXB
I3C2RXB                                  equ 00B8h
// bitfield definitions
I3C2RXB_RXB_POSN                         equ 0000h
I3C2RXB_RXB_POSITION                     equ 0000h
I3C2RXB_RXB_SIZE                         equ 0008h
I3C2RXB_RXB_LENGTH                       equ 0008h
I3C2RXB_RXB_MASK                         equ 00FFh

// Register: I3C2TXB
#define I3C2TXB I3C2TXB
I3C2TXB                                  equ 00B9h
// bitfield definitions
I3C2TXB_TXB_POSN                         equ 0000h
I3C2TXB_TXB_POSITION                     equ 0000h
I3C2TXB_TXB_SIZE                         equ 0008h
I3C2TXB_TXB_LENGTH                       equ 0008h
I3C2TXB_TXB_MASK                         equ 00FFh

// Register: I3C2STAT0
#define I3C2STAT0 I3C2STAT0
I3C2STAT0                                equ 00BAh
// bitfield definitions
I3C2STAT0_RNW_POSN                       equ 0000h
I3C2STAT0_RNW_POSITION                   equ 0000h
I3C2STAT0_RNW_SIZE                       equ 0002h
I3C2STAT0_RNW_LENGTH                     equ 0002h
I3C2STAT0_RNW_MASK                       equ 0003h
I3C2STAT0_RXBF_POSN                      equ 0002h
I3C2STAT0_RXBF_POSITION                  equ 0002h
I3C2STAT0_RXBF_SIZE                      equ 0001h
I3C2STAT0_RXBF_LENGTH                    equ 0001h
I3C2STAT0_RXBF_MASK                      equ 0004h
I3C2STAT0_TXBE_POSN                      equ 0003h
I3C2STAT0_TXBE_POSITION                  equ 0003h
I3C2STAT0_TXBE_SIZE                      equ 0001h
I3C2STAT0_TXBE_LENGTH                    equ 0001h
I3C2STAT0_TXBE_MASK                      equ 0008h
I3C2STAT0_RSTDET_POSN                    equ 0004h
I3C2STAT0_RSTDET_POSITION                equ 0004h
I3C2STAT0_RSTDET_SIZE                    equ 0001h
I3C2STAT0_RSTDET_LENGTH                  equ 0001h
I3C2STAT0_RSTDET_MASK                    equ 0010h
I3C2STAT0_OPMD_POSN                      equ 0005h
I3C2STAT0_OPMD_POSITION                  equ 0005h
I3C2STAT0_OPMD_SIZE                      equ 0002h
I3C2STAT0_OPMD_LENGTH                    equ 0002h
I3C2STAT0_OPMD_MASK                      equ 0060h
I3C2STAT0_BFREE_POSN                     equ 0007h
I3C2STAT0_BFREE_POSITION                 equ 0007h
I3C2STAT0_BFREE_SIZE                     equ 0001h
I3C2STAT0_BFREE_LENGTH                   equ 0001h
I3C2STAT0_BFREE_MASK                     equ 0080h

// Register: I3C2STAT1
#define I3C2STAT1 I3C2STAT1
I3C2STAT1                                equ 00BBh
// bitfield definitions
I3C2STAT1_TXFNE_POSN                     equ 0000h
I3C2STAT1_TXFNE_POSITION                 equ 0000h
I3C2STAT1_TXFNE_SIZE                     equ 0001h
I3C2STAT1_TXFNE_LENGTH                   equ 0001h
I3C2STAT1_TXFNE_MASK                     equ 0001h

// Register: I3C2BSTAT
#define I3C2BSTAT I3C2BSTAT
I3C2BSTAT                                equ 00BCh
// bitfield definitions
I3C2BSTAT_TE0ERR_POSN                    equ 0000h
I3C2BSTAT_TE0ERR_POSITION                equ 0000h
I3C2BSTAT_TE0ERR_SIZE                    equ 0001h
I3C2BSTAT_TE0ERR_LENGTH                  equ 0001h
I3C2BSTAT_TE0ERR_MASK                    equ 0001h
I3C2BSTAT_TE1ERR_POSN                    equ 0001h
I3C2BSTAT_TE1ERR_POSITION                equ 0001h
I3C2BSTAT_TE1ERR_SIZE                    equ 0001h
I3C2BSTAT_TE1ERR_LENGTH                  equ 0001h
I3C2BSTAT_TE1ERR_MASK                    equ 0002h
I3C2BSTAT_TE2ERR_POSN                    equ 0002h
I3C2BSTAT_TE2ERR_POSITION                equ 0002h
I3C2BSTAT_TE2ERR_SIZE                    equ 0001h
I3C2BSTAT_TE2ERR_LENGTH                  equ 0001h
I3C2BSTAT_TE2ERR_MASK                    equ 0004h
I3C2BSTAT_TE3ERR_POSN                    equ 0003h
I3C2BSTAT_TE3ERR_POSITION                equ 0003h
I3C2BSTAT_TE3ERR_SIZE                    equ 0001h
I3C2BSTAT_TE3ERR_LENGTH                  equ 0001h
I3C2BSTAT_TE3ERR_MASK                    equ 0008h
I3C2BSTAT_TE4ERR_POSN                    equ 0004h
I3C2BSTAT_TE4ERR_POSITION                equ 0004h
I3C2BSTAT_TE4ERR_SIZE                    equ 0001h
I3C2BSTAT_TE4ERR_LENGTH                  equ 0001h
I3C2BSTAT_TE4ERR_MASK                    equ 0010h
I3C2BSTAT_TE5ERR_POSN                    equ 0005h
I3C2BSTAT_TE5ERR_POSITION                equ 0005h
I3C2BSTAT_TE5ERR_SIZE                    equ 0001h
I3C2BSTAT_TE5ERR_LENGTH                  equ 0001h
I3C2BSTAT_TE5ERR_MASK                    equ 0020h
I3C2BSTAT_TE6ERR_POSN                    equ 0006h
I3C2BSTAT_TE6ERR_POSITION                equ 0006h
I3C2BSTAT_TE6ERR_SIZE                    equ 0001h
I3C2BSTAT_TE6ERR_LENGTH                  equ 0001h
I3C2BSTAT_TE6ERR_MASK                    equ 0040h

// Register: I3C2PIR0
#define I3C2PIR0 I3C2PIR0
I3C2PIR0                                 equ 00BDh
// bitfield definitions
I3C2PIR0_SCCCIF_POSN                     equ 0000h
I3C2PIR0_SCCCIF_POSITION                 equ 0000h
I3C2PIR0_SCCCIF_SIZE                     equ 0001h
I3C2PIR0_SCCCIF_LENGTH                   equ 0001h
I3C2PIR0_SCCCIF_MASK                     equ 0001h
I3C2PIR0_BTFIF_POSN                      equ 0001h
I3C2PIR0_BTFIF_POSITION                  equ 0001h
I3C2PIR0_BTFIF_SIZE                      equ 0001h
I3C2PIR0_BTFIF_LENGTH                    equ 0001h
I3C2PIR0_BTFIF_MASK                      equ 0002h
I3C2PIR0_DADRIF_POSN                     equ 0002h
I3C2PIR0_DADRIF_POSITION                 equ 0002h
I3C2PIR0_DADRIF_SIZE                     equ 0001h
I3C2PIR0_DADRIF_LENGTH                   equ 0001h
I3C2PIR0_DADRIF_MASK                     equ 0004h
I3C2PIR0_SADRIF_POSN                     equ 0003h
I3C2PIR0_SADRIF_POSITION                 equ 0003h
I3C2PIR0_SADRIF_SIZE                     equ 0001h
I3C2PIR0_SADRIF_LENGTH                   equ 0001h
I3C2PIR0_SADRIF_MASK                     equ 0008h
I3C2PIR0_I2CACKIF_POSN                   equ 0004h
I3C2PIR0_I2CACKIF_POSITION               equ 0004h
I3C2PIR0_I2CACKIF_SIZE                   equ 0001h
I3C2PIR0_I2CACKIF_LENGTH                 equ 0001h
I3C2PIR0_I2CACKIF_MASK                   equ 0010h
I3C2PIR0_RSCIF_POSN                      equ 0005h
I3C2PIR0_RSCIF_POSITION                  equ 0005h
I3C2PIR0_RSCIF_SIZE                      equ 0001h
I3C2PIR0_RSCIF_LENGTH                    equ 0001h
I3C2PIR0_RSCIF_MASK                      equ 0020h
I3C2PIR0_PCIF_POSN                       equ 0006h
I3C2PIR0_PCIF_POSITION                   equ 0006h
I3C2PIR0_PCIF_SIZE                       equ 0001h
I3C2PIR0_PCIF_LENGTH                     equ 0001h
I3C2PIR0_PCIF_MASK                       equ 0040h
I3C2PIR0_SCIF_POSN                       equ 0007h
I3C2PIR0_SCIF_POSITION                   equ 0007h
I3C2PIR0_SCIF_SIZE                       equ 0001h
I3C2PIR0_SCIF_LENGTH                     equ 0001h
I3C2PIR0_SCIF_MASK                       equ 0080h

// Register: I3C2PIR1
#define I3C2PIR1 I3C2PIR1
I3C2PIR1                                 equ 00BEh
// bitfield definitions
I3C2PIR1_IBIDONEIF_POSN                  equ 0005h
I3C2PIR1_IBIDONEIF_POSITION              equ 0005h
I3C2PIR1_IBIDONEIF_SIZE                  equ 0001h
I3C2PIR1_IBIDONEIF_LENGTH                equ 0001h
I3C2PIR1_IBIDONEIF_MASK                  equ 0020h
I3C2PIR1_DACHIF_POSN                     equ 0006h
I3C2PIR1_DACHIF_POSITION                 equ 0006h
I3C2PIR1_DACHIF_SIZE                     equ 0001h
I3C2PIR1_DACHIF_LENGTH                   equ 0001h
I3C2PIR1_DACHIF_MASK                     equ 0040h
I3C2PIR1_TCOMPIF_POSN                    equ 0007h
I3C2PIR1_TCOMPIF_POSITION                equ 0007h
I3C2PIR1_TCOMPIF_SIZE                    equ 0001h
I3C2PIR1_TCOMPIF_LENGTH                  equ 0001h
I3C2PIR1_TCOMPIF_MASK                    equ 0080h

// Register: I3C2ERRIR0
#define I3C2ERRIR0 I3C2ERRIR0
I3C2ERRIR0                               equ 00BFh
// bitfield definitions
I3C2ERRIR0_UCCCIF_POSN                   equ 0000h
I3C2ERRIR0_UCCCIF_POSITION               equ 0000h
I3C2ERRIR0_UCCCIF_SIZE                   equ 0001h
I3C2ERRIR0_UCCCIF_LENGTH                 equ 0001h
I3C2ERRIR0_UCCCIF_MASK                   equ 0001h
I3C2ERRIR0_BTOIF_POSN                    equ 0001h
I3C2ERRIR0_BTOIF_POSITION                equ 0001h
I3C2ERRIR0_BTOIF_SIZE                    equ 0001h
I3C2ERRIR0_BTOIF_LENGTH                  equ 0001h
I3C2ERRIR0_BTOIF_MASK                    equ 0002h
I3C2ERRIR0_BUSEIF_POSN                   equ 0002h
I3C2ERRIR0_BUSEIF_POSITION               equ 0002h
I3C2ERRIR0_BUSEIF_SIZE                   equ 0001h
I3C2ERRIR0_BUSEIF_LENGTH                 equ 0001h
I3C2ERRIR0_BUSEIF_MASK                   equ 0004h
I3C2ERRIR0_IBIEIF_POSN                   equ 0003h
I3C2ERRIR0_IBIEIF_POSITION               equ 0003h
I3C2ERRIR0_IBIEIF_SIZE                   equ 0001h
I3C2ERRIR0_IBIEIF_LENGTH                 equ 0001h
I3C2ERRIR0_IBIEIF_MASK                   equ 0008h
I3C2ERRIR0_HJEIF_POSN                    equ 0004h
I3C2ERRIR0_HJEIF_POSITION                equ 0004h
I3C2ERRIR0_HJEIF_SIZE                    equ 0001h
I3C2ERRIR0_HJEIF_LENGTH                  equ 0001h
I3C2ERRIR0_HJEIF_MASK                    equ 0010h
I3C2ERRIR0_RXOIF_POSN                    equ 0005h
I3C2ERRIR0_RXOIF_POSITION                equ 0005h
I3C2ERRIR0_RXOIF_SIZE                    equ 0001h
I3C2ERRIR0_RXOIF_LENGTH                  equ 0001h
I3C2ERRIR0_RXOIF_MASK                    equ 0020h
I3C2ERRIR0_TXUIF_POSN                    equ 0006h
I3C2ERRIR0_TXUIF_POSITION                equ 0006h
I3C2ERRIR0_TXUIF_SIZE                    equ 0001h
I3C2ERRIR0_TXUIF_LENGTH                  equ 0001h
I3C2ERRIR0_TXUIF_MASK                    equ 0040h
I3C2ERRIR0_I2CNACKIF_POSN                equ 0007h
I3C2ERRIR0_I2CNACKIF_POSITION            equ 0007h
I3C2ERRIR0_I2CNACKIF_SIZE                equ 0001h
I3C2ERRIR0_I2CNACKIF_LENGTH              equ 0001h
I3C2ERRIR0_I2CNACKIF_MASK                equ 0080h

// Register: I3C2ERRIR1
#define I3C2ERRIR1 I3C2ERRIR1
I3C2ERRIR1                               equ 00C0h
// bitfield definitions
I3C2ERRIR1_RXREIF_POSN                   equ 0000h
I3C2ERRIR1_RXREIF_POSITION               equ 0000h
I3C2ERRIR1_RXREIF_SIZE                   equ 0001h
I3C2ERRIR1_RXREIF_LENGTH                 equ 0001h
I3C2ERRIR1_RXREIF_MASK                   equ 0001h
I3C2ERRIR1_TXWEIF_POSN                   equ 0001h
I3C2ERRIR1_TXWEIF_POSITION               equ 0001h
I3C2ERRIR1_TXWEIF_SIZE                   equ 0001h
I3C2ERRIR1_TXWEIF_LENGTH                 equ 0001h
I3C2ERRIR1_TXWEIF_MASK                   equ 0002h
I3C2ERRIR1_MWLOEIF_POSN                  equ 0002h
I3C2ERRIR1_MWLOEIF_POSITION              equ 0002h
I3C2ERRIR1_MWLOEIF_SIZE                  equ 0001h
I3C2ERRIR1_MWLOEIF_LENGTH                equ 0001h
I3C2ERRIR1_MWLOEIF_MASK                  equ 0004h
I3C2ERRIR1_ABEIF_POSN                    equ 0003h
I3C2ERRIR1_ABEIF_POSITION                equ 0003h
I3C2ERRIR1_ABEIF_SIZE                    equ 0001h
I3C2ERRIR1_ABEIF_LENGTH                  equ 0001h
I3C2ERRIR1_ABEIF_MASK                    equ 0008h

// Register: I3C2PIE0
#define I3C2PIE0 I3C2PIE0
I3C2PIE0                                 equ 00C1h
// bitfield definitions
I3C2PIE0_SCCCIE_POSN                     equ 0000h
I3C2PIE0_SCCCIE_POSITION                 equ 0000h
I3C2PIE0_SCCCIE_SIZE                     equ 0001h
I3C2PIE0_SCCCIE_LENGTH                   equ 0001h
I3C2PIE0_SCCCIE_MASK                     equ 0001h
I3C2PIE0_BTFIE_POSN                      equ 0001h
I3C2PIE0_BTFIE_POSITION                  equ 0001h
I3C2PIE0_BTFIE_SIZE                      equ 0001h
I3C2PIE0_BTFIE_LENGTH                    equ 0001h
I3C2PIE0_BTFIE_MASK                      equ 0002h
I3C2PIE0_DADRIE_POSN                     equ 0002h
I3C2PIE0_DADRIE_POSITION                 equ 0002h
I3C2PIE0_DADRIE_SIZE                     equ 0001h
I3C2PIE0_DADRIE_LENGTH                   equ 0001h
I3C2PIE0_DADRIE_MASK                     equ 0004h
I3C2PIE0_SADRIE_POSN                     equ 0003h
I3C2PIE0_SADRIE_POSITION                 equ 0003h
I3C2PIE0_SADRIE_SIZE                     equ 0001h
I3C2PIE0_SADRIE_LENGTH                   equ 0001h
I3C2PIE0_SADRIE_MASK                     equ 0008h
I3C2PIE0_I2CACKIE_POSN                   equ 0004h
I3C2PIE0_I2CACKIE_POSITION               equ 0004h
I3C2PIE0_I2CACKIE_SIZE                   equ 0001h
I3C2PIE0_I2CACKIE_LENGTH                 equ 0001h
I3C2PIE0_I2CACKIE_MASK                   equ 0010h
I3C2PIE0_RSCIE_POSN                      equ 0005h
I3C2PIE0_RSCIE_POSITION                  equ 0005h
I3C2PIE0_RSCIE_SIZE                      equ 0001h
I3C2PIE0_RSCIE_LENGTH                    equ 0001h
I3C2PIE0_RSCIE_MASK                      equ 0020h
I3C2PIE0_PCIE_POSN                       equ 0006h
I3C2PIE0_PCIE_POSITION                   equ 0006h
I3C2PIE0_PCIE_SIZE                       equ 0001h
I3C2PIE0_PCIE_LENGTH                     equ 0001h
I3C2PIE0_PCIE_MASK                       equ 0040h
I3C2PIE0_SCIE_POSN                       equ 0007h
I3C2PIE0_SCIE_POSITION                   equ 0007h
I3C2PIE0_SCIE_SIZE                       equ 0001h
I3C2PIE0_SCIE_LENGTH                     equ 0001h
I3C2PIE0_SCIE_MASK                       equ 0080h

// Register: I3C2PIE1
#define I3C2PIE1 I3C2PIE1
I3C2PIE1                                 equ 00C2h
// bitfield definitions
I3C2PIE1_IBIDONEIE_POSN                  equ 0005h
I3C2PIE1_IBIDONEIE_POSITION              equ 0005h
I3C2PIE1_IBIDONEIE_SIZE                  equ 0001h
I3C2PIE1_IBIDONEIE_LENGTH                equ 0001h
I3C2PIE1_IBIDONEIE_MASK                  equ 0020h
I3C2PIE1_DACHIE_POSN                     equ 0006h
I3C2PIE1_DACHIE_POSITION                 equ 0006h
I3C2PIE1_DACHIE_SIZE                     equ 0001h
I3C2PIE1_DACHIE_LENGTH                   equ 0001h
I3C2PIE1_DACHIE_MASK                     equ 0040h
I3C2PIE1_TCOMPIE_POSN                    equ 0007h
I3C2PIE1_TCOMPIE_POSITION                equ 0007h
I3C2PIE1_TCOMPIE_SIZE                    equ 0001h
I3C2PIE1_TCOMPIE_LENGTH                  equ 0001h
I3C2PIE1_TCOMPIE_MASK                    equ 0080h

// Register: I3C2ERRIE0
#define I3C2ERRIE0 I3C2ERRIE0
I3C2ERRIE0                               equ 00C3h
// bitfield definitions
I3C2ERRIE0_UCCCIE_POSN                   equ 0000h
I3C2ERRIE0_UCCCIE_POSITION               equ 0000h
I3C2ERRIE0_UCCCIE_SIZE                   equ 0001h
I3C2ERRIE0_UCCCIE_LENGTH                 equ 0001h
I3C2ERRIE0_UCCCIE_MASK                   equ 0001h
I3C2ERRIE0_BTOIE_POSN                    equ 0001h
I3C2ERRIE0_BTOIE_POSITION                equ 0001h
I3C2ERRIE0_BTOIE_SIZE                    equ 0001h
I3C2ERRIE0_BTOIE_LENGTH                  equ 0001h
I3C2ERRIE0_BTOIE_MASK                    equ 0002h
I3C2ERRIE0_BUSEIE_POSN                   equ 0002h
I3C2ERRIE0_BUSEIE_POSITION               equ 0002h
I3C2ERRIE0_BUSEIE_SIZE                   equ 0001h
I3C2ERRIE0_BUSEIE_LENGTH                 equ 0001h
I3C2ERRIE0_BUSEIE_MASK                   equ 0004h
I3C2ERRIE0_IBIEIE_POSN                   equ 0003h
I3C2ERRIE0_IBIEIE_POSITION               equ 0003h
I3C2ERRIE0_IBIEIE_SIZE                   equ 0001h
I3C2ERRIE0_IBIEIE_LENGTH                 equ 0001h
I3C2ERRIE0_IBIEIE_MASK                   equ 0008h
I3C2ERRIE0_HJEIE_POSN                    equ 0004h
I3C2ERRIE0_HJEIE_POSITION                equ 0004h
I3C2ERRIE0_HJEIE_SIZE                    equ 0001h
I3C2ERRIE0_HJEIE_LENGTH                  equ 0001h
I3C2ERRIE0_HJEIE_MASK                    equ 0010h
I3C2ERRIE0_RXOIE_POSN                    equ 0005h
I3C2ERRIE0_RXOIE_POSITION                equ 0005h
I3C2ERRIE0_RXOIE_SIZE                    equ 0001h
I3C2ERRIE0_RXOIE_LENGTH                  equ 0001h
I3C2ERRIE0_RXOIE_MASK                    equ 0020h
I3C2ERRIE0_TXUIE_POSN                    equ 0006h
I3C2ERRIE0_TXUIE_POSITION                equ 0006h
I3C2ERRIE0_TXUIE_SIZE                    equ 0001h
I3C2ERRIE0_TXUIE_LENGTH                  equ 0001h
I3C2ERRIE0_TXUIE_MASK                    equ 0040h
I3C2ERRIE0_I2CNACKIE_POSN                equ 0007h
I3C2ERRIE0_I2CNACKIE_POSITION            equ 0007h
I3C2ERRIE0_I2CNACKIE_SIZE                equ 0001h
I3C2ERRIE0_I2CNACKIE_LENGTH              equ 0001h
I3C2ERRIE0_I2CNACKIE_MASK                equ 0080h

// Register: I3C2ERRIE1
#define I3C2ERRIE1 I3C2ERRIE1
I3C2ERRIE1                               equ 00C4h
// bitfield definitions
I3C2ERRIE1_RXREIE_POSN                   equ 0000h
I3C2ERRIE1_RXREIE_POSITION               equ 0000h
I3C2ERRIE1_RXREIE_SIZE                   equ 0001h
I3C2ERRIE1_RXREIE_LENGTH                 equ 0001h
I3C2ERRIE1_RXREIE_MASK                   equ 0001h
I3C2ERRIE1_TXWEIE_POSN                   equ 0001h
I3C2ERRIE1_TXWEIE_POSITION               equ 0001h
I3C2ERRIE1_TXWEIE_SIZE                   equ 0001h
I3C2ERRIE1_TXWEIE_LENGTH                 equ 0001h
I3C2ERRIE1_TXWEIE_MASK                   equ 0002h
I3C2ERRIE1_MWLOEIE_POSN                  equ 0002h
I3C2ERRIE1_MWLOEIE_POSITION              equ 0002h
I3C2ERRIE1_MWLOEIE_SIZE                  equ 0001h
I3C2ERRIE1_MWLOEIE_LENGTH                equ 0001h
I3C2ERRIE1_MWLOEIE_MASK                  equ 0004h
I3C2ERRIE1_ABEIE_POSN                    equ 0003h
I3C2ERRIE1_ABEIE_POSITION                equ 0003h
I3C2ERRIE1_ABEIE_SIZE                    equ 0001h
I3C2ERRIE1_ABEIE_LENGTH                  equ 0001h
I3C2ERRIE1_ABEIE_MASK                    equ 0008h

// Register: I3C2BIDL
#define I3C2BIDL I3C2BIDL
I3C2BIDL                                 equ 00C5h

// Register: I3C2BIDLL
#define I3C2BIDLL I3C2BIDLL
I3C2BIDLL                                equ 00C5h
// bitfield definitions
I3C2BIDLL_BIDLL_POSN                     equ 0000h
I3C2BIDLL_BIDLL_POSITION                 equ 0000h
I3C2BIDLL_BIDLL_SIZE                     equ 0008h
I3C2BIDLL_BIDLL_LENGTH                   equ 0008h
I3C2BIDLL_BIDLL_MASK                     equ 00FFh

// Register: I3C2BIDLH
#define I3C2BIDLH I3C2BIDLH
I3C2BIDLH                                equ 00C6h
// bitfield definitions
I3C2BIDLH_BIDLH_POSN                     equ 0000h
I3C2BIDLH_BIDLH_POSITION                 equ 0000h
I3C2BIDLH_BIDLH_SIZE                     equ 0008h
I3C2BIDLH_BIDLH_LENGTH                   equ 0008h
I3C2BIDLH_BIDLH_MASK                     equ 00FFh

// Register: I3C2BAVL
#define I3C2BAVL I3C2BAVL
I3C2BAVL                                 equ 00C7h
// bitfield definitions
I3C2BAVL_BAVL_POSN                       equ 0000h
I3C2BAVL_BAVL_POSITION                   equ 0000h
I3C2BAVL_BAVL_SIZE                       equ 0008h
I3C2BAVL_BAVL_LENGTH                     equ 0008h
I3C2BAVL_BAVL_MASK                       equ 00FFh

// Register: I3C2BTO
#define I3C2BTO I3C2BTO
I3C2BTO                                  equ 00C8h

// Register: I3C2BTOL
#define I3C2BTOL I3C2BTOL
I3C2BTOL                                 equ 00C8h
// bitfield definitions
I3C2BTOL_BTOL_POSN                       equ 0000h
I3C2BTOL_BTOL_POSITION                   equ 0000h
I3C2BTOL_BTOL_SIZE                       equ 0008h
I3C2BTOL_BTOL_LENGTH                     equ 0008h
I3C2BTOL_BTOL_MASK                       equ 00FFh

// Register: I3C2BTOH
#define I3C2BTOH I3C2BTOH
I3C2BTOH                                 equ 00C9h
// bitfield definitions
I3C2BTOH_BTOH_POSN                       equ 0000h
I3C2BTOH_BTOH_POSITION                   equ 0000h
I3C2BTOH_BTOH_SIZE                       equ 0008h
I3C2BTOH_BTOH_LENGTH                     equ 0008h
I3C2BTOH_BTOH_MASK                       equ 00FFh

// Register: I3C2IBIMDB
#define I3C2IBIMDB I3C2IBIMDB
I3C2IBIMDB                               equ 00CAh
// bitfield definitions
I3C2IBIMDB_IBIMDB_POSN                   equ 0000h
I3C2IBIMDB_IBIMDB_POSITION               equ 0000h
I3C2IBIMDB_IBIMDB_SIZE                   equ 0008h
I3C2IBIMDB_IBIMDB_LENGTH                 equ 0008h
I3C2IBIMDB_IBIMDB_MASK                   equ 00FFh
I3C2IBIMDB_IBIMDB_4_0_POSN               equ 0000h
I3C2IBIMDB_IBIMDB_4_0_POSITION           equ 0000h
I3C2IBIMDB_IBIMDB_4_0_SIZE               equ 0005h
I3C2IBIMDB_IBIMDB_4_0_LENGTH             equ 0005h
I3C2IBIMDB_IBIMDB_4_0_MASK               equ 001Fh
I3C2IBIMDB_IBIMDB_7_5_POSN               equ 0005h
I3C2IBIMDB_IBIMDB_7_5_POSITION           equ 0005h
I3C2IBIMDB_IBIMDB_7_5_SIZE               equ 0003h
I3C2IBIMDB_IBIMDB_7_5_LENGTH             equ 0003h
I3C2IBIMDB_IBIMDB_7_5_MASK               equ 00E0h

// Register: I3C2RETRY
#define I3C2RETRY I3C2RETRY
I3C2RETRY                                equ 00CBh
// bitfield definitions
I3C2RETRY_RETRY_POSN                     equ 0000h
I3C2RETRY_RETRY_POSITION                 equ 0000h
I3C2RETRY_RETRY_SIZE                     equ 0008h
I3C2RETRY_RETRY_LENGTH                   equ 0008h
I3C2RETRY_RETRY_MASK                     equ 00FFh

// Register: I3C2FEAT
#define I3C2FEAT I3C2FEAT
I3C2FEAT                                 equ 00CCh
// bitfield definitions
I3C2FEAT_HJCAP_POSN                      equ 0000h
I3C2FEAT_HJCAP_POSITION                  equ 0000h
I3C2FEAT_HJCAP_SIZE                      equ 0001h
I3C2FEAT_HJCAP_LENGTH                    equ 0001h
I3C2FEAT_HJCAP_MASK                      equ 0001h
I3C2FEAT_HDRCAP_POSN                     equ 0001h
I3C2FEAT_HDRCAP_POSITION                 equ 0001h
I3C2FEAT_HDRCAP_SIZE                     equ 0001h
I3C2FEAT_HDRCAP_LENGTH                   equ 0001h
I3C2FEAT_HDRCAP_MASK                     equ 0002h

// Register: I3C2SADR
#define I3C2SADR I3C2SADR
I3C2SADR                                 equ 00CDh
// bitfield definitions
I3C2SADR_SADR_POSN                       equ 0000h
I3C2SADR_SADR_POSITION                   equ 0000h
I3C2SADR_SADR_SIZE                       equ 0007h
I3C2SADR_SADR_LENGTH                     equ 0007h
I3C2SADR_SADR_MASK                       equ 007Fh

// Register: I3C2DADR
#define I3C2DADR I3C2DADR
I3C2DADR                                 equ 00CEh
// bitfield definitions
I3C2DADR_DADR_POSN                       equ 0000h
I3C2DADR_DADR_POSITION                   equ 0000h
I3C2DADR_DADR_SIZE                       equ 0007h
I3C2DADR_DADR_LENGTH                     equ 0007h
I3C2DADR_DADR_MASK                       equ 007Fh

// Register: I3C2EC
#define I3C2EC I3C2EC
I3C2EC                                   equ 00CFh
// bitfield definitions
I3C2EC_IBIEN_POSN                        equ 0000h
I3C2EC_IBIEN_POSITION                    equ 0000h
I3C2EC_IBIEN_SIZE                        equ 0001h
I3C2EC_IBIEN_LENGTH                      equ 0001h
I3C2EC_IBIEN_MASK                        equ 0001h
I3C2EC_CREN_POSN                         equ 0001h
I3C2EC_CREN_POSITION                     equ 0001h
I3C2EC_CREN_SIZE                         equ 0001h
I3C2EC_CREN_LENGTH                       equ 0001h
I3C2EC_CREN_MASK                         equ 0002h
I3C2EC_EC2_POSN                          equ 0002h
I3C2EC_EC2_POSITION                      equ 0002h
I3C2EC_EC2_SIZE                          equ 0001h
I3C2EC_EC2_LENGTH                        equ 0001h
I3C2EC_EC2_MASK                          equ 0004h
I3C2EC_HJEN_POSN                         equ 0003h
I3C2EC_HJEN_POSITION                     equ 0003h
I3C2EC_HJEN_SIZE                         equ 0001h
I3C2EC_HJEN_LENGTH                       equ 0001h
I3C2EC_HJEN_MASK                         equ 0008h
I3C2EC_EC_7_4_POSN                       equ 0004h
I3C2EC_EC_7_4_POSITION                   equ 0004h
I3C2EC_EC_7_4_SIZE                       equ 0004h
I3C2EC_EC_7_4_LENGTH                     equ 0004h
I3C2EC_EC_7_4_MASK                       equ 00F0h

// Register: I3C2MWL
#define I3C2MWL I3C2MWL
I3C2MWL                                  equ 00D0h

// Register: I3C2MWLL
#define I3C2MWLL I3C2MWLL
I3C2MWLL                                 equ 00D0h
// bitfield definitions
I3C2MWLL_MWLL_POSN                       equ 0000h
I3C2MWLL_MWLL_POSITION                   equ 0000h
I3C2MWLL_MWLL_SIZE                       equ 0008h
I3C2MWLL_MWLL_LENGTH                     equ 0008h
I3C2MWLL_MWLL_MASK                       equ 00FFh

// Register: I3C2MWLH
#define I3C2MWLH I3C2MWLH
I3C2MWLH                                 equ 00D1h
// bitfield definitions
I3C2MWLH_MWLH_POSN                       equ 0000h
I3C2MWLH_MWLH_POSITION                   equ 0000h
I3C2MWLH_MWLH_SIZE                       equ 0008h
I3C2MWLH_MWLH_LENGTH                     equ 0008h
I3C2MWLH_MWLH_MASK                       equ 00FFh

// Register: I3C2MRL
#define I3C2MRL I3C2MRL
I3C2MRL                                  equ 00D2h

// Register: I3C2MRLL
#define I3C2MRLL I3C2MRLL
I3C2MRLL                                 equ 00D2h
// bitfield definitions
I3C2MRLL_MRLL_POSN                       equ 0000h
I3C2MRLL_MRLL_POSITION                   equ 0000h
I3C2MRLL_MRLL_SIZE                       equ 0008h
I3C2MRLL_MRLL_LENGTH                     equ 0008h
I3C2MRLL_MRLL_MASK                       equ 00FFh

// Register: I3C2MRLH
#define I3C2MRLH I3C2MRLH
I3C2MRLH                                 equ 00D3h
// bitfield definitions
I3C2MRLH_MRLH_POSN                       equ 0000h
I3C2MRLH_MRLH_POSITION                   equ 0000h
I3C2MRLH_MRLH_SIZE                       equ 0008h
I3C2MRLH_MRLH_LENGTH                     equ 0008h
I3C2MRLH_MRLH_MASK                       equ 00FFh

// Register: I3C2IBIPSZ
#define I3C2IBIPSZ I3C2IBIPSZ
I3C2IBIPSZ                               equ 00D4h
// bitfield definitions
I3C2IBIPSZ_IBIPSZ_POSN                   equ 0000h
I3C2IBIPSZ_IBIPSZ_POSITION               equ 0000h
I3C2IBIPSZ_IBIPSZ_SIZE                   equ 0008h
I3C2IBIPSZ_IBIPSZ_LENGTH                 equ 0008h
I3C2IBIPSZ_IBIPSZ_MASK                   equ 00FFh

// Register: I3C2PID0
#define I3C2PID0 I3C2PID0
I3C2PID0                                 equ 00D5h
// bitfield definitions
I3C2PID0_PID0_POSN                       equ 0000h
I3C2PID0_PID0_POSITION                   equ 0000h
I3C2PID0_PID0_SIZE                       equ 0001h
I3C2PID0_PID0_LENGTH                     equ 0001h
I3C2PID0_PID0_MASK                       equ 0001h
I3C2PID0_PID1_POSN                       equ 0001h
I3C2PID0_PID1_POSITION                   equ 0001h
I3C2PID0_PID1_SIZE                       equ 0001h
I3C2PID0_PID1_LENGTH                     equ 0001h
I3C2PID0_PID1_MASK                       equ 0002h
I3C2PID0_PID2_POSN                       equ 0002h
I3C2PID0_PID2_POSITION                   equ 0002h
I3C2PID0_PID2_SIZE                       equ 0001h
I3C2PID0_PID2_LENGTH                     equ 0001h
I3C2PID0_PID2_MASK                       equ 0004h
I3C2PID0_PID3_POSN                       equ 0003h
I3C2PID0_PID3_POSITION                   equ 0003h
I3C2PID0_PID3_SIZE                       equ 0001h
I3C2PID0_PID3_LENGTH                     equ 0001h
I3C2PID0_PID3_MASK                       equ 0008h
I3C2PID0_PID4_POSN                       equ 0004h
I3C2PID0_PID4_POSITION                   equ 0004h
I3C2PID0_PID4_SIZE                       equ 0001h
I3C2PID0_PID4_LENGTH                     equ 0001h
I3C2PID0_PID4_MASK                       equ 0010h
I3C2PID0_PID5_POSN                       equ 0005h
I3C2PID0_PID5_POSITION                   equ 0005h
I3C2PID0_PID5_SIZE                       equ 0001h
I3C2PID0_PID5_LENGTH                     equ 0001h
I3C2PID0_PID5_MASK                       equ 0020h
I3C2PID0_PID6_POSN                       equ 0006h
I3C2PID0_PID6_POSITION                   equ 0006h
I3C2PID0_PID6_SIZE                       equ 0001h
I3C2PID0_PID6_LENGTH                     equ 0001h
I3C2PID0_PID6_MASK                       equ 0040h
I3C2PID0_PID7_POSN                       equ 0007h
I3C2PID0_PID7_POSITION                   equ 0007h
I3C2PID0_PID7_SIZE                       equ 0001h
I3C2PID0_PID7_LENGTH                     equ 0001h
I3C2PID0_PID7_MASK                       equ 0080h
I3C2PID0_PID_7_0_POSN                    equ 0000h
I3C2PID0_PID_7_0_POSITION                equ 0000h
I3C2PID0_PID_7_0_SIZE                    equ 0008h
I3C2PID0_PID_7_0_LENGTH                  equ 0008h
I3C2PID0_PID_7_0_MASK                    equ 00FFh

// Register: I3C2PID1
#define I3C2PID1 I3C2PID1
I3C2PID1                                 equ 00D6h
// bitfield definitions
I3C2PID1_PID8_POSN                       equ 0000h
I3C2PID1_PID8_POSITION                   equ 0000h
I3C2PID1_PID8_SIZE                       equ 0001h
I3C2PID1_PID8_LENGTH                     equ 0001h
I3C2PID1_PID8_MASK                       equ 0001h
I3C2PID1_PID9_POSN                       equ 0001h
I3C2PID1_PID9_POSITION                   equ 0001h
I3C2PID1_PID9_SIZE                       equ 0001h
I3C2PID1_PID9_LENGTH                     equ 0001h
I3C2PID1_PID9_MASK                       equ 0002h
I3C2PID1_PID10_POSN                      equ 0002h
I3C2PID1_PID10_POSITION                  equ 0002h
I3C2PID1_PID10_SIZE                      equ 0001h
I3C2PID1_PID10_LENGTH                    equ 0001h
I3C2PID1_PID10_MASK                      equ 0004h
I3C2PID1_PID11_POSN                      equ 0003h
I3C2PID1_PID11_POSITION                  equ 0003h
I3C2PID1_PID11_SIZE                      equ 0001h
I3C2PID1_PID11_LENGTH                    equ 0001h
I3C2PID1_PID11_MASK                      equ 0008h
I3C2PID1_PID12_POSN                      equ 0004h
I3C2PID1_PID12_POSITION                  equ 0004h
I3C2PID1_PID12_SIZE                      equ 0001h
I3C2PID1_PID12_LENGTH                    equ 0001h
I3C2PID1_PID12_MASK                      equ 0010h
I3C2PID1_PID13_POSN                      equ 0005h
I3C2PID1_PID13_POSITION                  equ 0005h
I3C2PID1_PID13_SIZE                      equ 0001h
I3C2PID1_PID13_LENGTH                    equ 0001h
I3C2PID1_PID13_MASK                      equ 0020h
I3C2PID1_PID14_POSN                      equ 0006h
I3C2PID1_PID14_POSITION                  equ 0006h
I3C2PID1_PID14_SIZE                      equ 0001h
I3C2PID1_PID14_LENGTH                    equ 0001h
I3C2PID1_PID14_MASK                      equ 0040h
I3C2PID1_PID15_POSN                      equ 0007h
I3C2PID1_PID15_POSITION                  equ 0007h
I3C2PID1_PID15_SIZE                      equ 0001h
I3C2PID1_PID15_LENGTH                    equ 0001h
I3C2PID1_PID15_MASK                      equ 0080h
I3C2PID1_PID_11_8_POSN                   equ 0000h
I3C2PID1_PID_11_8_POSITION               equ 0000h
I3C2PID1_PID_11_8_SIZE                   equ 0004h
I3C2PID1_PID_11_8_LENGTH                 equ 0004h
I3C2PID1_PID_11_8_MASK                   equ 000Fh
I3C2PID1_PID_15_12_POSN                  equ 0004h
I3C2PID1_PID_15_12_POSITION              equ 0004h
I3C2PID1_PID_15_12_SIZE                  equ 0004h
I3C2PID1_PID_15_12_LENGTH                equ 0004h
I3C2PID1_PID_15_12_MASK                  equ 00F0h

// Register: I3C2PID2
#define I3C2PID2 I3C2PID2
I3C2PID2                                 equ 00D7h
// bitfield definitions
I3C2PID2_PID16_POSN                      equ 0000h
I3C2PID2_PID16_POSITION                  equ 0000h
I3C2PID2_PID16_SIZE                      equ 0001h
I3C2PID2_PID16_LENGTH                    equ 0001h
I3C2PID2_PID16_MASK                      equ 0001h
I3C2PID2_PID17_POSN                      equ 0001h
I3C2PID2_PID17_POSITION                  equ 0001h
I3C2PID2_PID17_SIZE                      equ 0001h
I3C2PID2_PID17_LENGTH                    equ 0001h
I3C2PID2_PID17_MASK                      equ 0002h
I3C2PID2_PID18_POSN                      equ 0002h
I3C2PID2_PID18_POSITION                  equ 0002h
I3C2PID2_PID18_SIZE                      equ 0001h
I3C2PID2_PID18_LENGTH                    equ 0001h
I3C2PID2_PID18_MASK                      equ 0004h
I3C2PID2_PID19_POSN                      equ 0003h
I3C2PID2_PID19_POSITION                  equ 0003h
I3C2PID2_PID19_SIZE                      equ 0001h
I3C2PID2_PID19_LENGTH                    equ 0001h
I3C2PID2_PID19_MASK                      equ 0008h
I3C2PID2_PID20_POSN                      equ 0004h
I3C2PID2_PID20_POSITION                  equ 0004h
I3C2PID2_PID20_SIZE                      equ 0001h
I3C2PID2_PID20_LENGTH                    equ 0001h
I3C2PID2_PID20_MASK                      equ 0010h
I3C2PID2_PID21_POSN                      equ 0005h
I3C2PID2_PID21_POSITION                  equ 0005h
I3C2PID2_PID21_SIZE                      equ 0001h
I3C2PID2_PID21_LENGTH                    equ 0001h
I3C2PID2_PID21_MASK                      equ 0020h
I3C2PID2_PID22_POSN                      equ 0006h
I3C2PID2_PID22_POSITION                  equ 0006h
I3C2PID2_PID22_SIZE                      equ 0001h
I3C2PID2_PID22_LENGTH                    equ 0001h
I3C2PID2_PID22_MASK                      equ 0040h
I3C2PID2_PID23_POSN                      equ 0007h
I3C2PID2_PID23_POSITION                  equ 0007h
I3C2PID2_PID23_SIZE                      equ 0001h
I3C2PID2_PID23_LENGTH                    equ 0001h
I3C2PID2_PID23_MASK                      equ 0080h
I3C2PID2_PID_23_16_POSN                  equ 0000h
I3C2PID2_PID_23_16_POSITION              equ 0000h
I3C2PID2_PID_23_16_SIZE                  equ 0008h
I3C2PID2_PID_23_16_LENGTH                equ 0008h
I3C2PID2_PID_23_16_MASK                  equ 00FFh

// Register: I3C2PID3
#define I3C2PID3 I3C2PID3
I3C2PID3                                 equ 00D8h
// bitfield definitions
I3C2PID3_PID24_POSN                      equ 0000h
I3C2PID3_PID24_POSITION                  equ 0000h
I3C2PID3_PID24_SIZE                      equ 0001h
I3C2PID3_PID24_LENGTH                    equ 0001h
I3C2PID3_PID24_MASK                      equ 0001h
I3C2PID3_PID25_POSN                      equ 0001h
I3C2PID3_PID25_POSITION                  equ 0001h
I3C2PID3_PID25_SIZE                      equ 0001h
I3C2PID3_PID25_LENGTH                    equ 0001h
I3C2PID3_PID25_MASK                      equ 0002h
I3C2PID3_PID26_POSN                      equ 0002h
I3C2PID3_PID26_POSITION                  equ 0002h
I3C2PID3_PID26_SIZE                      equ 0001h
I3C2PID3_PID26_LENGTH                    equ 0001h
I3C2PID3_PID26_MASK                      equ 0004h
I3C2PID3_PID27_POSN                      equ 0003h
I3C2PID3_PID27_POSITION                  equ 0003h
I3C2PID3_PID27_SIZE                      equ 0001h
I3C2PID3_PID27_LENGTH                    equ 0001h
I3C2PID3_PID27_MASK                      equ 0008h
I3C2PID3_PID28_POSN                      equ 0004h
I3C2PID3_PID28_POSITION                  equ 0004h
I3C2PID3_PID28_SIZE                      equ 0001h
I3C2PID3_PID28_LENGTH                    equ 0001h
I3C2PID3_PID28_MASK                      equ 0010h
I3C2PID3_PID29_POSN                      equ 0005h
I3C2PID3_PID29_POSITION                  equ 0005h
I3C2PID3_PID29_SIZE                      equ 0001h
I3C2PID3_PID29_LENGTH                    equ 0001h
I3C2PID3_PID29_MASK                      equ 0020h
I3C2PID3_PID30_POSN                      equ 0006h
I3C2PID3_PID30_POSITION                  equ 0006h
I3C2PID3_PID30_SIZE                      equ 0001h
I3C2PID3_PID30_LENGTH                    equ 0001h
I3C2PID3_PID30_MASK                      equ 0040h
I3C2PID3_PID31_POSN                      equ 0007h
I3C2PID3_PID31_POSITION                  equ 0007h
I3C2PID3_PID31_SIZE                      equ 0001h
I3C2PID3_PID31_LENGTH                    equ 0001h
I3C2PID3_PID31_MASK                      equ 0080h
I3C2PID3_PID_31_24_POSN                  equ 0000h
I3C2PID3_PID_31_24_POSITION              equ 0000h
I3C2PID3_PID_31_24_SIZE                  equ 0008h
I3C2PID3_PID_31_24_LENGTH                equ 0008h
I3C2PID3_PID_31_24_MASK                  equ 00FFh

// Register: I3C2PID4
#define I3C2PID4 I3C2PID4
I3C2PID4                                 equ 00D9h
// bitfield definitions
I3C2PID4_PID32_POSN                      equ 0000h
I3C2PID4_PID32_POSITION                  equ 0000h
I3C2PID4_PID32_SIZE                      equ 0001h
I3C2PID4_PID32_LENGTH                    equ 0001h
I3C2PID4_PID32_MASK                      equ 0001h
I3C2PID4_PID33_POSN                      equ 0001h
I3C2PID4_PID33_POSITION                  equ 0001h
I3C2PID4_PID33_SIZE                      equ 0001h
I3C2PID4_PID33_LENGTH                    equ 0001h
I3C2PID4_PID33_MASK                      equ 0002h
I3C2PID4_PID34_POSN                      equ 0002h
I3C2PID4_PID34_POSITION                  equ 0002h
I3C2PID4_PID34_SIZE                      equ 0001h
I3C2PID4_PID34_LENGTH                    equ 0001h
I3C2PID4_PID34_MASK                      equ 0004h
I3C2PID4_PID35_POSN                      equ 0003h
I3C2PID4_PID35_POSITION                  equ 0003h
I3C2PID4_PID35_SIZE                      equ 0001h
I3C2PID4_PID35_LENGTH                    equ 0001h
I3C2PID4_PID35_MASK                      equ 0008h
I3C2PID4_PID36_POSN                      equ 0004h
I3C2PID4_PID36_POSITION                  equ 0004h
I3C2PID4_PID36_SIZE                      equ 0001h
I3C2PID4_PID36_LENGTH                    equ 0001h
I3C2PID4_PID36_MASK                      equ 0010h
I3C2PID4_PID37_POSN                      equ 0005h
I3C2PID4_PID37_POSITION                  equ 0005h
I3C2PID4_PID37_SIZE                      equ 0001h
I3C2PID4_PID37_LENGTH                    equ 0001h
I3C2PID4_PID37_MASK                      equ 0020h
I3C2PID4_PID38_POSN                      equ 0006h
I3C2PID4_PID38_POSITION                  equ 0006h
I3C2PID4_PID38_SIZE                      equ 0001h
I3C2PID4_PID38_LENGTH                    equ 0001h
I3C2PID4_PID38_MASK                      equ 0040h
I3C2PID4_PID39_POSN                      equ 0007h
I3C2PID4_PID39_POSITION                  equ 0007h
I3C2PID4_PID39_SIZE                      equ 0001h
I3C2PID4_PID39_LENGTH                    equ 0001h
I3C2PID4_PID39_MASK                      equ 0080h
I3C2PID4_PID_39_33_POSN                  equ 0001h
I3C2PID4_PID_39_33_POSITION              equ 0001h
I3C2PID4_PID_39_33_SIZE                  equ 0007h
I3C2PID4_PID_39_33_LENGTH                equ 0007h
I3C2PID4_PID_39_33_MASK                  equ 00FEh

// Register: I3C2PID5
#define I3C2PID5 I3C2PID5
I3C2PID5                                 equ 00DAh
// bitfield definitions
I3C2PID5_PID40_POSN                      equ 0000h
I3C2PID5_PID40_POSITION                  equ 0000h
I3C2PID5_PID40_SIZE                      equ 0001h
I3C2PID5_PID40_LENGTH                    equ 0001h
I3C2PID5_PID40_MASK                      equ 0001h
I3C2PID5_PID41_POSN                      equ 0001h
I3C2PID5_PID41_POSITION                  equ 0001h
I3C2PID5_PID41_SIZE                      equ 0001h
I3C2PID5_PID41_LENGTH                    equ 0001h
I3C2PID5_PID41_MASK                      equ 0002h
I3C2PID5_PID42_POSN                      equ 0002h
I3C2PID5_PID42_POSITION                  equ 0002h
I3C2PID5_PID42_SIZE                      equ 0001h
I3C2PID5_PID42_LENGTH                    equ 0001h
I3C2PID5_PID42_MASK                      equ 0004h
I3C2PID5_PID43_POSN                      equ 0003h
I3C2PID5_PID43_POSITION                  equ 0003h
I3C2PID5_PID43_SIZE                      equ 0001h
I3C2PID5_PID43_LENGTH                    equ 0001h
I3C2PID5_PID43_MASK                      equ 0008h
I3C2PID5_PID44_POSN                      equ 0004h
I3C2PID5_PID44_POSITION                  equ 0004h
I3C2PID5_PID44_SIZE                      equ 0001h
I3C2PID5_PID44_LENGTH                    equ 0001h
I3C2PID5_PID44_MASK                      equ 0010h
I3C2PID5_PID45_POSN                      equ 0005h
I3C2PID5_PID45_POSITION                  equ 0005h
I3C2PID5_PID45_SIZE                      equ 0001h
I3C2PID5_PID45_LENGTH                    equ 0001h
I3C2PID5_PID45_MASK                      equ 0020h
I3C2PID5_PID46_POSN                      equ 0006h
I3C2PID5_PID46_POSITION                  equ 0006h
I3C2PID5_PID46_SIZE                      equ 0001h
I3C2PID5_PID46_LENGTH                    equ 0001h
I3C2PID5_PID46_MASK                      equ 0040h
I3C2PID5_PID47_POSN                      equ 0007h
I3C2PID5_PID47_POSITION                  equ 0007h
I3C2PID5_PID47_SIZE                      equ 0001h
I3C2PID5_PID47_LENGTH                    equ 0001h
I3C2PID5_PID47_MASK                      equ 0080h
I3C2PID5_PID_47_40_POSN                  equ 0000h
I3C2PID5_PID_47_40_POSITION              equ 0000h
I3C2PID5_PID_47_40_SIZE                  equ 0008h
I3C2PID5_PID_47_40_LENGTH                equ 0008h
I3C2PID5_PID_47_40_MASK                  equ 00FFh

// Register: I3C2BCR
#define I3C2BCR I3C2BCR
I3C2BCR                                  equ 00DBh
// bitfield definitions
I3C2BCR_BCR0_POSN                        equ 0000h
I3C2BCR_BCR0_POSITION                    equ 0000h
I3C2BCR_BCR0_SIZE                        equ 0001h
I3C2BCR_BCR0_LENGTH                      equ 0001h
I3C2BCR_BCR0_MASK                        equ 0001h
I3C2BCR_BCR1_POSN                        equ 0001h
I3C2BCR_BCR1_POSITION                    equ 0001h
I3C2BCR_BCR1_SIZE                        equ 0001h
I3C2BCR_BCR1_LENGTH                      equ 0001h
I3C2BCR_BCR1_MASK                        equ 0002h
I3C2BCR_BCR2_POSN                        equ 0002h
I3C2BCR_BCR2_POSITION                    equ 0002h
I3C2BCR_BCR2_SIZE                        equ 0001h
I3C2BCR_BCR2_LENGTH                      equ 0001h
I3C2BCR_BCR2_MASK                        equ 0004h
I3C2BCR_BCR3_POSN                        equ 0003h
I3C2BCR_BCR3_POSITION                    equ 0003h
I3C2BCR_BCR3_SIZE                        equ 0001h
I3C2BCR_BCR3_LENGTH                      equ 0001h
I3C2BCR_BCR3_MASK                        equ 0008h
I3C2BCR_BCR4_POSN                        equ 0004h
I3C2BCR_BCR4_POSITION                    equ 0004h
I3C2BCR_BCR4_SIZE                        equ 0001h
I3C2BCR_BCR4_LENGTH                      equ 0001h
I3C2BCR_BCR4_MASK                        equ 0010h
I3C2BCR_BCR5_POSN                        equ 0005h
I3C2BCR_BCR5_POSITION                    equ 0005h
I3C2BCR_BCR5_SIZE                        equ 0001h
I3C2BCR_BCR5_LENGTH                      equ 0001h
I3C2BCR_BCR5_MASK                        equ 0020h
I3C2BCR_BCR6_POSN                        equ 0006h
I3C2BCR_BCR6_POSITION                    equ 0006h
I3C2BCR_BCR6_SIZE                        equ 0001h
I3C2BCR_BCR6_LENGTH                      equ 0001h
I3C2BCR_BCR6_MASK                        equ 0040h
I3C2BCR_BCR7_POSN                        equ 0007h
I3C2BCR_BCR7_POSITION                    equ 0007h
I3C2BCR_BCR7_SIZE                        equ 0001h
I3C2BCR_BCR7_LENGTH                      equ 0001h
I3C2BCR_BCR7_MASK                        equ 0080h
I3C2BCR_BCR_7_6_POSN                     equ 0006h
I3C2BCR_BCR_7_6_POSITION                 equ 0006h
I3C2BCR_BCR_7_6_SIZE                     equ 0002h
I3C2BCR_BCR_7_6_LENGTH                   equ 0002h
I3C2BCR_BCR_7_6_MASK                     equ 00C0h

// Register: I3C2DCR
#define I3C2DCR I3C2DCR
I3C2DCR                                  equ 00DCh
// bitfield definitions
I3C2DCR_DCR_POSN                         equ 0000h
I3C2DCR_DCR_POSITION                     equ 0000h
I3C2DCR_DCR_SIZE                         equ 0008h
I3C2DCR_DCR_LENGTH                       equ 0008h
I3C2DCR_DCR_MASK                         equ 00FFh

// Register: I3C2DSTAT0
#define I3C2DSTAT0 I3C2DSTAT0
I3C2DSTAT0                               equ 00DDh
// bitfield definitions
I3C2DSTAT0_INTPEND_POSN                  equ 0000h
I3C2DSTAT0_INTPEND_POSITION              equ 0000h
I3C2DSTAT0_INTPEND_SIZE                  equ 0004h
I3C2DSTAT0_INTPEND_LENGTH                equ 0004h
I3C2DSTAT0_INTPEND_MASK                  equ 000Fh
I3C2DSTAT0_PERR_POSN                     equ 0005h
I3C2DSTAT0_PERR_POSITION                 equ 0005h
I3C2DSTAT0_PERR_SIZE                     equ 0001h
I3C2DSTAT0_PERR_LENGTH                   equ 0001h
I3C2DSTAT0_PERR_MASK                     equ 0020h
I3C2DSTAT0_ACTMODE_POSN                  equ 0006h
I3C2DSTAT0_ACTMODE_POSITION              equ 0006h
I3C2DSTAT0_ACTMODE_SIZE                  equ 0002h
I3C2DSTAT0_ACTMODE_LENGTH                equ 0002h
I3C2DSTAT0_ACTMODE_MASK                  equ 00C0h
I3C2DSTAT0_INPEND0_POSN                  equ 0000h
I3C2DSTAT0_INPEND0_POSITION              equ 0000h
I3C2DSTAT0_INPEND0_SIZE                  equ 0001h
I3C2DSTAT0_INPEND0_LENGTH                equ 0001h
I3C2DSTAT0_INPEND0_MASK                  equ 0001h
I3C2DSTAT0_INTPEND1_POSN                 equ 0001h
I3C2DSTAT0_INTPEND1_POSITION             equ 0001h
I3C2DSTAT0_INTPEND1_SIZE                 equ 0001h
I3C2DSTAT0_INTPEND1_LENGTH               equ 0001h
I3C2DSTAT0_INTPEND1_MASK                 equ 0002h
I3C2DSTAT0_INTPEND2_POSN                 equ 0002h
I3C2DSTAT0_INTPEND2_POSITION             equ 0002h
I3C2DSTAT0_INTPEND2_SIZE                 equ 0001h
I3C2DSTAT0_INTPEND2_LENGTH               equ 0001h
I3C2DSTAT0_INTPEND2_MASK                 equ 0004h
I3C2DSTAT0_INTPEND3_POSN                 equ 0003h
I3C2DSTAT0_INTPEND3_POSITION             equ 0003h
I3C2DSTAT0_INTPEND3_SIZE                 equ 0001h
I3C2DSTAT0_INTPEND3_LENGTH               equ 0001h
I3C2DSTAT0_INTPEND3_MASK                 equ 0008h
I3C2DSTAT0_ACTMODE0_POSN                 equ 0006h
I3C2DSTAT0_ACTMODE0_POSITION             equ 0006h
I3C2DSTAT0_ACTMODE0_SIZE                 equ 0001h
I3C2DSTAT0_ACTMODE0_LENGTH               equ 0001h
I3C2DSTAT0_ACTMODE0_MASK                 equ 0040h
I3C2DSTAT0_ACTMODE1_POSN                 equ 0007h
I3C2DSTAT0_ACTMODE1_POSITION             equ 0007h
I3C2DSTAT0_ACTMODE1_SIZE                 equ 0001h
I3C2DSTAT0_ACTMODE1_LENGTH               equ 0001h
I3C2DSTAT0_ACTMODE1_MASK                 equ 0080h

// Register: I3C2DSTAT1
#define I3C2DSTAT1 I3C2DSTAT1
I3C2DSTAT1                               equ 00DEh
// bitfield definitions
I3C2DSTAT1_VRSV_POSN                     equ 0000h
I3C2DSTAT1_VRSV_POSITION                 equ 0000h
I3C2DSTAT1_VRSV_SIZE                     equ 0008h
I3C2DSTAT1_VRSV_LENGTH                   equ 0008h
I3C2DSTAT1_VRSV_MASK                     equ 00FFh
I3C2DSTAT1_VRSV0_POSN                    equ 0000h
I3C2DSTAT1_VRSV0_POSITION                equ 0000h
I3C2DSTAT1_VRSV0_SIZE                    equ 0001h
I3C2DSTAT1_VRSV0_LENGTH                  equ 0001h
I3C2DSTAT1_VRSV0_MASK                    equ 0001h
I3C2DSTAT1_VRSV1_POSN                    equ 0001h
I3C2DSTAT1_VRSV1_POSITION                equ 0001h
I3C2DSTAT1_VRSV1_SIZE                    equ 0001h
I3C2DSTAT1_VRSV1_LENGTH                  equ 0001h
I3C2DSTAT1_VRSV1_MASK                    equ 0002h
I3C2DSTAT1_VRSV2_POSN                    equ 0002h
I3C2DSTAT1_VRSV2_POSITION                equ 0002h
I3C2DSTAT1_VRSV2_SIZE                    equ 0001h
I3C2DSTAT1_VRSV2_LENGTH                  equ 0001h
I3C2DSTAT1_VRSV2_MASK                    equ 0004h
I3C2DSTAT1_VRSV3_POSN                    equ 0003h
I3C2DSTAT1_VRSV3_POSITION                equ 0003h
I3C2DSTAT1_VRSV3_SIZE                    equ 0001h
I3C2DSTAT1_VRSV3_LENGTH                  equ 0001h
I3C2DSTAT1_VRSV3_MASK                    equ 0008h
I3C2DSTAT1_VRSV4_POSN                    equ 0004h
I3C2DSTAT1_VRSV4_POSITION                equ 0004h
I3C2DSTAT1_VRSV4_SIZE                    equ 0001h
I3C2DSTAT1_VRSV4_LENGTH                  equ 0001h
I3C2DSTAT1_VRSV4_MASK                    equ 0010h
I3C2DSTAT1_VRSV5_POSN                    equ 0005h
I3C2DSTAT1_VRSV5_POSITION                equ 0005h
I3C2DSTAT1_VRSV5_SIZE                    equ 0001h
I3C2DSTAT1_VRSV5_LENGTH                  equ 0001h
I3C2DSTAT1_VRSV5_MASK                    equ 0020h
I3C2DSTAT1_VRSV6_POSN                    equ 0006h
I3C2DSTAT1_VRSV6_POSITION                equ 0006h
I3C2DSTAT1_VRSV6_SIZE                    equ 0001h
I3C2DSTAT1_VRSV6_LENGTH                  equ 0001h
I3C2DSTAT1_VRSV6_MASK                    equ 0040h
I3C2DSTAT1_VRSV7_POSN                    equ 0007h
I3C2DSTAT1_VRSV7_POSITION                equ 0007h
I3C2DSTAT1_VRSV7_SIZE                    equ 0001h
I3C2DSTAT1_VRSV7_LENGTH                  equ 0001h
I3C2DSTAT1_VRSV7_MASK                    equ 0080h

// Register: I3C2MWS
#define I3C2MWS I3C2MWS
I3C2MWS                                  equ 00DFh
// bitfield definitions
I3C2MWS_MWS0_POSN                        equ 0000h
I3C2MWS_MWS0_POSITION                    equ 0000h
I3C2MWS_MWS0_SIZE                        equ 0001h
I3C2MWS_MWS0_LENGTH                      equ 0001h
I3C2MWS_MWS0_MASK                        equ 0001h
I3C2MWS_MWS1_POSN                        equ 0001h
I3C2MWS_MWS1_POSITION                    equ 0001h
I3C2MWS_MWS1_SIZE                        equ 0001h
I3C2MWS_MWS1_LENGTH                      equ 0001h
I3C2MWS_MWS1_MASK                        equ 0002h
I3C2MWS_MWS2_POSN                        equ 0002h
I3C2MWS_MWS2_POSITION                    equ 0002h
I3C2MWS_MWS2_SIZE                        equ 0001h
I3C2MWS_MWS2_LENGTH                      equ 0001h
I3C2MWS_MWS2_MASK                        equ 0004h
I3C2MWS_MWS3_POSN                        equ 0003h
I3C2MWS_MWS3_POSITION                    equ 0003h
I3C2MWS_MWS3_SIZE                        equ 0001h
I3C2MWS_MWS3_LENGTH                      equ 0001h
I3C2MWS_MWS3_MASK                        equ 0008h
I3C2MWS_MWS4_POSN                        equ 0004h
I3C2MWS_MWS4_POSITION                    equ 0004h
I3C2MWS_MWS4_SIZE                        equ 0001h
I3C2MWS_MWS4_LENGTH                      equ 0001h
I3C2MWS_MWS4_MASK                        equ 0010h
I3C2MWS_MWS5_POSN                        equ 0005h
I3C2MWS_MWS5_POSITION                    equ 0005h
I3C2MWS_MWS5_SIZE                        equ 0001h
I3C2MWS_MWS5_LENGTH                      equ 0001h
I3C2MWS_MWS5_MASK                        equ 0020h
I3C2MWS_MWS6_POSN                        equ 0006h
I3C2MWS_MWS6_POSITION                    equ 0006h
I3C2MWS_MWS6_SIZE                        equ 0001h
I3C2MWS_MWS6_LENGTH                      equ 0001h
I3C2MWS_MWS6_MASK                        equ 0040h
I3C2MWS_MWS7_POSN                        equ 0007h
I3C2MWS_MWS7_POSITION                    equ 0007h
I3C2MWS_MWS7_SIZE                        equ 0001h
I3C2MWS_MWS7_LENGTH                      equ 0001h
I3C2MWS_MWS7_MASK                        equ 0080h
I3C2MWS_MWS_2_0_POSN                     equ 0000h
I3C2MWS_MWS_2_0_POSITION                 equ 0000h
I3C2MWS_MWS_2_0_SIZE                     equ 0003h
I3C2MWS_MWS_2_0_LENGTH                   equ 0003h
I3C2MWS_MWS_2_0_MASK                     equ 0007h
I3C2MWS_MWS_7_4_POSN                     equ 0004h
I3C2MWS_MWS_7_4_POSITION                 equ 0004h
I3C2MWS_MWS_7_4_SIZE                     equ 0004h
I3C2MWS_MWS_7_4_LENGTH                   equ 0004h
I3C2MWS_MWS_7_4_MASK                     equ 00F0h

// Register: I3C2MRS
#define I3C2MRS I3C2MRS
I3C2MRS                                  equ 00E0h
// bitfield definitions
I3C2MRS_MRS0_POSN                        equ 0000h
I3C2MRS_MRS0_POSITION                    equ 0000h
I3C2MRS_MRS0_SIZE                        equ 0001h
I3C2MRS_MRS0_LENGTH                      equ 0001h
I3C2MRS_MRS0_MASK                        equ 0001h
I3C2MRS_MRS1_POSN                        equ 0001h
I3C2MRS_MRS1_POSITION                    equ 0001h
I3C2MRS_MRS1_SIZE                        equ 0001h
I3C2MRS_MRS1_LENGTH                      equ 0001h
I3C2MRS_MRS1_MASK                        equ 0002h
I3C2MRS_MRS2_POSN                        equ 0002h
I3C2MRS_MRS2_POSITION                    equ 0002h
I3C2MRS_MRS2_SIZE                        equ 0001h
I3C2MRS_MRS2_LENGTH                      equ 0001h
I3C2MRS_MRS2_MASK                        equ 0004h
I3C2MRS_MRS3_POSN                        equ 0003h
I3C2MRS_MRS3_POSITION                    equ 0003h
I3C2MRS_MRS3_SIZE                        equ 0001h
I3C2MRS_MRS3_LENGTH                      equ 0001h
I3C2MRS_MRS3_MASK                        equ 0008h
I3C2MRS_MRS4_POSN                        equ 0004h
I3C2MRS_MRS4_POSITION                    equ 0004h
I3C2MRS_MRS4_SIZE                        equ 0001h
I3C2MRS_MRS4_LENGTH                      equ 0001h
I3C2MRS_MRS4_MASK                        equ 0010h
I3C2MRS_MRS5_POSN                        equ 0005h
I3C2MRS_MRS5_POSITION                    equ 0005h
I3C2MRS_MRS5_SIZE                        equ 0001h
I3C2MRS_MRS5_LENGTH                      equ 0001h
I3C2MRS_MRS5_MASK                        equ 0020h
I3C2MRS_MRS6_POSN                        equ 0006h
I3C2MRS_MRS6_POSITION                    equ 0006h
I3C2MRS_MRS6_SIZE                        equ 0001h
I3C2MRS_MRS6_LENGTH                      equ 0001h
I3C2MRS_MRS6_MASK                        equ 0040h
I3C2MRS_MRS7_POSN                        equ 0007h
I3C2MRS_MRS7_POSITION                    equ 0007h
I3C2MRS_MRS7_SIZE                        equ 0001h
I3C2MRS_MRS7_LENGTH                      equ 0001h
I3C2MRS_MRS7_MASK                        equ 0080h
I3C2MRS_MRS_2_0_POSN                     equ 0000h
I3C2MRS_MRS_2_0_POSITION                 equ 0000h
I3C2MRS_MRS_2_0_SIZE                     equ 0003h
I3C2MRS_MRS_2_0_LENGTH                   equ 0003h
I3C2MRS_MRS_2_0_MASK                     equ 0007h
I3C2MRS_MRS_5_3_POSN                     equ 0003h
I3C2MRS_MRS_5_3_POSITION                 equ 0003h
I3C2MRS_MRS_5_3_SIZE                     equ 0003h
I3C2MRS_MRS_5_3_LENGTH                   equ 0003h
I3C2MRS_MRS_5_3_MASK                     equ 0038h

// Register: I3C2MRT
#define I3C2MRT I3C2MRT
I3C2MRT                                  equ 00E1h

// Register: I3C2MRTL
#define I3C2MRTL I3C2MRTL
I3C2MRTL                                 equ 00E1h
// bitfield definitions
I3C2MRTL_MRTL_POSN                       equ 0000h
I3C2MRTL_MRTL_POSITION                   equ 0000h
I3C2MRTL_MRTL_SIZE                       equ 0008h
I3C2MRTL_MRTL_LENGTH                     equ 0008h
I3C2MRTL_MRTL_MASK                       equ 00FFh

// Register: I3C2MRTH
#define I3C2MRTH I3C2MRTH
I3C2MRTH                                 equ 00E2h
// bitfield definitions
I3C2MRTH_MRTH_POSN                       equ 0000h
I3C2MRTH_MRTH_POSITION                   equ 0000h
I3C2MRTH_MRTH_SIZE                       equ 0008h
I3C2MRTH_MRTH_LENGTH                     equ 0008h
I3C2MRTH_MRTH_MASK                       equ 00FFh

// Register: I3C2MRTU
#define I3C2MRTU I3C2MRTU
I3C2MRTU                                 equ 00E3h
// bitfield definitions
I3C2MRTU_MRTU_POSN                       equ 0000h
I3C2MRTU_MRTU_POSITION                   equ 0000h
I3C2MRTU_MRTU_SIZE                       equ 0008h
I3C2MRTU_MRTU_LENGTH                     equ 0008h
I3C2MRTU_MRTU_MASK                       equ 00FFh

// Register: I3C2RSTACT
#define I3C2RSTACT I3C2RSTACT
I3C2RSTACT                               equ 00E4h
// bitfield definitions
I3C2RSTACT_RSTACT_POSN                   equ 0000h
I3C2RSTACT_RSTACT_POSITION               equ 0000h
I3C2RSTACT_RSTACT_SIZE                   equ 0008h
I3C2RSTACT_RSTACT_LENGTH                 equ 0008h
I3C2RSTACT_RSTACT_MASK                   equ 00FFh

// Register: I3C2BUSCXT
#define I3C2BUSCXT I3C2BUSCXT
I3C2BUSCXT                               equ 00E5h
// bitfield definitions
I3C2BUSCXT_BUSCXT_POSN                   equ 0000h
I3C2BUSCXT_BUSCXT_POSITION               equ 0000h
I3C2BUSCXT_BUSCXT_SIZE                   equ 0008h
I3C2BUSCXT_BUSCXT_LENGTH                 equ 0008h
I3C2BUSCXT_BUSCXT_MASK                   equ 00FFh

// Register: I3C2CCC
#define I3C2CCC I3C2CCC
I3C2CCC                                  equ 00E6h
// bitfield definitions
I3C2CCC_CCC_POSN                         equ 0000h
I3C2CCC_CCC_POSITION                     equ 0000h
I3C2CCC_CCC_SIZE                         equ 0008h
I3C2CCC_CCC_LENGTH                       equ 0008h
I3C2CCC_CCC_MASK                         equ 00FFh

// Register: I3C2I2CCON
#define I3C2I2CCON I3C2I2CCON
I3C2I2CCON                               equ 00E7h
// bitfield definitions
I3C2I2CCON_SDAHT_POSN                    equ 0000h
I3C2I2CCON_SDAHT_POSITION                equ 0000h
I3C2I2CCON_SDAHT_SIZE                    equ 0002h
I3C2I2CCON_SDAHT_LENGTH                  equ 0002h
I3C2I2CCON_SDAHT_MASK                    equ 0003h
I3C2I2CCON_FLTEN_POSN                    equ 0002h
I3C2I2CCON_FLTEN_POSITION                equ 0002h
I3C2I2CCON_FLTEN_SIZE                    equ 0001h
I3C2I2CCON_FLTEN_LENGTH                  equ 0001h
I3C2I2CCON_FLTEN_MASK                    equ 0004h

// Register: I3C2CLK
#define I3C2CLK I3C2CLK
I3C2CLK                                  equ 00E8h
// bitfield definitions
I3C2CLK_CLK_POSN                         equ 0000h
I3C2CLK_CLK_POSITION                     equ 0000h
I3C2CLK_CLK_SIZE                         equ 0008h
I3C2CLK_CLK_LENGTH                       equ 0008h
I3C2CLK_CLK_MASK                         equ 00FFh
I3C2CLK_CLK0_POSN                        equ 0000h
I3C2CLK_CLK0_POSITION                    equ 0000h
I3C2CLK_CLK0_SIZE                        equ 0001h
I3C2CLK_CLK0_LENGTH                      equ 0001h
I3C2CLK_CLK0_MASK                        equ 0001h
I3C2CLK_CLK1_POSN                        equ 0001h
I3C2CLK_CLK1_POSITION                    equ 0001h
I3C2CLK_CLK1_SIZE                        equ 0001h
I3C2CLK_CLK1_LENGTH                      equ 0001h
I3C2CLK_CLK1_MASK                        equ 0002h
I3C2CLK_CLK2_POSN                        equ 0002h
I3C2CLK_CLK2_POSITION                    equ 0002h
I3C2CLK_CLK2_SIZE                        equ 0001h
I3C2CLK_CLK2_LENGTH                      equ 0001h
I3C2CLK_CLK2_MASK                        equ 0004h
I3C2CLK_CLK3_POSN                        equ 0003h
I3C2CLK_CLK3_POSITION                    equ 0003h
I3C2CLK_CLK3_SIZE                        equ 0001h
I3C2CLK_CLK3_LENGTH                      equ 0001h
I3C2CLK_CLK3_MASK                        equ 0008h

// Register: CLKRCON
#define CLKRCON CLKRCON
CLKRCON                                  equ 0100h
// bitfield definitions
CLKRCON_DIV_POSN                         equ 0000h
CLKRCON_DIV_POSITION                     equ 0000h
CLKRCON_DIV_SIZE                         equ 0003h
CLKRCON_DIV_LENGTH                       equ 0003h
CLKRCON_DIV_MASK                         equ 0007h
CLKRCON_DC_POSN                          equ 0003h
CLKRCON_DC_POSITION                      equ 0003h
CLKRCON_DC_SIZE                          equ 0002h
CLKRCON_DC_LENGTH                        equ 0002h
CLKRCON_DC_MASK                          equ 0018h
CLKRCON_EN_POSN                          equ 0007h
CLKRCON_EN_POSITION                      equ 0007h
CLKRCON_EN_SIZE                          equ 0001h
CLKRCON_EN_LENGTH                        equ 0001h
CLKRCON_EN_MASK                          equ 0080h
CLKRCON_CLKRDIV0_POSN                    equ 0000h
CLKRCON_CLKRDIV0_POSITION                equ 0000h
CLKRCON_CLKRDIV0_SIZE                    equ 0001h
CLKRCON_CLKRDIV0_LENGTH                  equ 0001h
CLKRCON_CLKRDIV0_MASK                    equ 0001h
CLKRCON_CLKRDIV1_POSN                    equ 0001h
CLKRCON_CLKRDIV1_POSITION                equ 0001h
CLKRCON_CLKRDIV1_SIZE                    equ 0001h
CLKRCON_CLKRDIV1_LENGTH                  equ 0001h
CLKRCON_CLKRDIV1_MASK                    equ 0002h
CLKRCON_CLKRDIV2_POSN                    equ 0002h
CLKRCON_CLKRDIV2_POSITION                equ 0002h
CLKRCON_CLKRDIV2_SIZE                    equ 0001h
CLKRCON_CLKRDIV2_LENGTH                  equ 0001h
CLKRCON_CLKRDIV2_MASK                    equ 0004h
CLKRCON_CLKRDC0_POSN                     equ 0003h
CLKRCON_CLKRDC0_POSITION                 equ 0003h
CLKRCON_CLKRDC0_SIZE                     equ 0001h
CLKRCON_CLKRDC0_LENGTH                   equ 0001h
CLKRCON_CLKRDC0_MASK                     equ 0008h
CLKRCON_CLKRDC1_POSN                     equ 0004h
CLKRCON_CLKRDC1_POSITION                 equ 0004h
CLKRCON_CLKRDC1_SIZE                     equ 0001h
CLKRCON_CLKRDC1_LENGTH                   equ 0001h
CLKRCON_CLKRDC1_MASK                     equ 0010h
CLKRCON_CLKREN_POSN                      equ 0007h
CLKRCON_CLKREN_POSITION                  equ 0007h
CLKRCON_CLKREN_SIZE                      equ 0001h
CLKRCON_CLKREN_LENGTH                    equ 0001h
CLKRCON_CLKREN_MASK                      equ 0080h
CLKRCON_DIV0_POSN                        equ 0000h
CLKRCON_DIV0_POSITION                    equ 0000h
CLKRCON_DIV0_SIZE                        equ 0001h
CLKRCON_DIV0_LENGTH                      equ 0001h
CLKRCON_DIV0_MASK                        equ 0001h
CLKRCON_DIV1_POSN                        equ 0001h
CLKRCON_DIV1_POSITION                    equ 0001h
CLKRCON_DIV1_SIZE                        equ 0001h
CLKRCON_DIV1_LENGTH                      equ 0001h
CLKRCON_DIV1_MASK                        equ 0002h
CLKRCON_DIV2_POSN                        equ 0002h
CLKRCON_DIV2_POSITION                    equ 0002h
CLKRCON_DIV2_SIZE                        equ 0001h
CLKRCON_DIV2_LENGTH                      equ 0001h
CLKRCON_DIV2_MASK                        equ 0004h
CLKRCON_DC0_POSN                         equ 0003h
CLKRCON_DC0_POSITION                     equ 0003h
CLKRCON_DC0_SIZE                         equ 0001h
CLKRCON_DC0_LENGTH                       equ 0001h
CLKRCON_DC0_MASK                         equ 0008h
CLKRCON_DC1_POSN                         equ 0004h
CLKRCON_DC1_POSITION                     equ 0004h
CLKRCON_DC1_SIZE                         equ 0001h
CLKRCON_DC1_LENGTH                       equ 0001h
CLKRCON_DC1_MASK                         equ 0010h

// Register: CLKRCLK
#define CLKRCLK CLKRCLK
CLKRCLK                                  equ 0101h
// bitfield definitions
CLKRCLK_CLK_POSN                         equ 0000h
CLKRCLK_CLK_POSITION                     equ 0000h
CLKRCLK_CLK_SIZE                         equ 0008h
CLKRCLK_CLK_LENGTH                       equ 0008h
CLKRCLK_CLK_MASK                         equ 00FFh
CLKRCLK_CLKRCLK0_POSN                    equ 0000h
CLKRCLK_CLKRCLK0_POSITION                equ 0000h
CLKRCLK_CLKRCLK0_SIZE                    equ 0001h
CLKRCLK_CLKRCLK0_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK0_MASK                    equ 0001h
CLKRCLK_CLKRCLK1_POSN                    equ 0001h
CLKRCLK_CLKRCLK1_POSITION                equ 0001h
CLKRCLK_CLKRCLK1_SIZE                    equ 0001h
CLKRCLK_CLKRCLK1_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK1_MASK                    equ 0002h
CLKRCLK_CLKRCLK2_POSN                    equ 0002h
CLKRCLK_CLKRCLK2_POSITION                equ 0002h
CLKRCLK_CLKRCLK2_SIZE                    equ 0001h
CLKRCLK_CLKRCLK2_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK2_MASK                    equ 0004h
CLKRCLK_CLKRCLK3_POSN                    equ 0003h
CLKRCLK_CLKRCLK3_POSITION                equ 0003h
CLKRCLK_CLKRCLK3_SIZE                    equ 0001h
CLKRCLK_CLKRCLK3_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK3_MASK                    equ 0008h
CLKRCLK_CLK0_POSN                        equ 0000h
CLKRCLK_CLK0_POSITION                    equ 0000h
CLKRCLK_CLK0_SIZE                        equ 0001h
CLKRCLK_CLK0_LENGTH                      equ 0001h
CLKRCLK_CLK0_MASK                        equ 0001h
CLKRCLK_CLK1_POSN                        equ 0001h
CLKRCLK_CLK1_POSITION                    equ 0001h
CLKRCLK_CLK1_SIZE                        equ 0001h
CLKRCLK_CLK1_LENGTH                      equ 0001h
CLKRCLK_CLK1_MASK                        equ 0002h
CLKRCLK_CLK2_POSN                        equ 0002h
CLKRCLK_CLK2_POSITION                    equ 0002h
CLKRCLK_CLK2_SIZE                        equ 0001h
CLKRCLK_CLK2_LENGTH                      equ 0001h
CLKRCLK_CLK2_MASK                        equ 0004h
CLKRCLK_CLK3_POSN                        equ 0003h
CLKRCLK_CLK3_POSITION                    equ 0003h
CLKRCLK_CLK3_SIZE                        equ 0001h
CLKRCLK_CLK3_LENGTH                      equ 0001h
CLKRCLK_CLK3_MASK                        equ 0008h

// Register: TMR0L
#define TMR0L TMR0L
TMR0L                                    equ 0103h
// bitfield definitions
TMR0L_TMR0L_POSN                         equ 0000h
TMR0L_TMR0L_POSITION                     equ 0000h
TMR0L_TMR0L_SIZE                         equ 0008h
TMR0L_TMR0L_LENGTH                       equ 0008h
TMR0L_TMR0L_MASK                         equ 00FFh
TMR0L_TMR0L0_POSN                        equ 0000h
TMR0L_TMR0L0_POSITION                    equ 0000h
TMR0L_TMR0L0_SIZE                        equ 0001h
TMR0L_TMR0L0_LENGTH                      equ 0001h
TMR0L_TMR0L0_MASK                        equ 0001h
TMR0L_TMR0L1_POSN                        equ 0001h
TMR0L_TMR0L1_POSITION                    equ 0001h
TMR0L_TMR0L1_SIZE                        equ 0001h
TMR0L_TMR0L1_LENGTH                      equ 0001h
TMR0L_TMR0L1_MASK                        equ 0002h
TMR0L_TMR0L2_POSN                        equ 0002h
TMR0L_TMR0L2_POSITION                    equ 0002h
TMR0L_TMR0L2_SIZE                        equ 0001h
TMR0L_TMR0L2_LENGTH                      equ 0001h
TMR0L_TMR0L2_MASK                        equ 0004h
TMR0L_TMR0L3_POSN                        equ 0003h
TMR0L_TMR0L3_POSITION                    equ 0003h
TMR0L_TMR0L3_SIZE                        equ 0001h
TMR0L_TMR0L3_LENGTH                      equ 0001h
TMR0L_TMR0L3_MASK                        equ 0008h
TMR0L_TMR0L4_POSN                        equ 0004h
TMR0L_TMR0L4_POSITION                    equ 0004h
TMR0L_TMR0L4_SIZE                        equ 0001h
TMR0L_TMR0L4_LENGTH                      equ 0001h
TMR0L_TMR0L4_MASK                        equ 0010h
TMR0L_TMR0L5_POSN                        equ 0005h
TMR0L_TMR0L5_POSITION                    equ 0005h
TMR0L_TMR0L5_SIZE                        equ 0001h
TMR0L_TMR0L5_LENGTH                      equ 0001h
TMR0L_TMR0L5_MASK                        equ 0020h
TMR0L_TMR0L6_POSN                        equ 0006h
TMR0L_TMR0L6_POSITION                    equ 0006h
TMR0L_TMR0L6_SIZE                        equ 0001h
TMR0L_TMR0L6_LENGTH                      equ 0001h
TMR0L_TMR0L6_MASK                        equ 0040h
TMR0L_TMR0L7_POSN                        equ 0007h
TMR0L_TMR0L7_POSITION                    equ 0007h
TMR0L_TMR0L7_SIZE                        equ 0001h
TMR0L_TMR0L7_LENGTH                      equ 0001h
TMR0L_TMR0L7_MASK                        equ 0080h

// Register: TMR0H
#define TMR0H TMR0H
TMR0H                                    equ 0104h
// bitfield definitions
TMR0H_TMR0H_POSN                         equ 0000h
TMR0H_TMR0H_POSITION                     equ 0000h
TMR0H_TMR0H_SIZE                         equ 0008h
TMR0H_TMR0H_LENGTH                       equ 0008h
TMR0H_TMR0H_MASK                         equ 00FFh
TMR0H_TMR0H0_POSN                        equ 0000h
TMR0H_TMR0H0_POSITION                    equ 0000h
TMR0H_TMR0H0_SIZE                        equ 0001h
TMR0H_TMR0H0_LENGTH                      equ 0001h
TMR0H_TMR0H0_MASK                        equ 0001h
TMR0H_TMR0H1_POSN                        equ 0001h
TMR0H_TMR0H1_POSITION                    equ 0001h
TMR0H_TMR0H1_SIZE                        equ 0001h
TMR0H_TMR0H1_LENGTH                      equ 0001h
TMR0H_TMR0H1_MASK                        equ 0002h
TMR0H_TMR0H2_POSN                        equ 0002h
TMR0H_TMR0H2_POSITION                    equ 0002h
TMR0H_TMR0H2_SIZE                        equ 0001h
TMR0H_TMR0H2_LENGTH                      equ 0001h
TMR0H_TMR0H2_MASK                        equ 0004h
TMR0H_TMR0H3_POSN                        equ 0003h
TMR0H_TMR0H3_POSITION                    equ 0003h
TMR0H_TMR0H3_SIZE                        equ 0001h
TMR0H_TMR0H3_LENGTH                      equ 0001h
TMR0H_TMR0H3_MASK                        equ 0008h
TMR0H_TMR0H4_POSN                        equ 0004h
TMR0H_TMR0H4_POSITION                    equ 0004h
TMR0H_TMR0H4_SIZE                        equ 0001h
TMR0H_TMR0H4_LENGTH                      equ 0001h
TMR0H_TMR0H4_MASK                        equ 0010h
TMR0H_TMR0H5_POSN                        equ 0005h
TMR0H_TMR0H5_POSITION                    equ 0005h
TMR0H_TMR0H5_SIZE                        equ 0001h
TMR0H_TMR0H5_LENGTH                      equ 0001h
TMR0H_TMR0H5_MASK                        equ 0020h
TMR0H_TMR0H6_POSN                        equ 0006h
TMR0H_TMR0H6_POSITION                    equ 0006h
TMR0H_TMR0H6_SIZE                        equ 0001h
TMR0H_TMR0H6_LENGTH                      equ 0001h
TMR0H_TMR0H6_MASK                        equ 0040h
TMR0H_TMR0H7_POSN                        equ 0007h
TMR0H_TMR0H7_POSITION                    equ 0007h
TMR0H_TMR0H7_SIZE                        equ 0001h
TMR0H_TMR0H7_LENGTH                      equ 0001h
TMR0H_TMR0H7_MASK                        equ 0080h
TMR0H_T0PR0_POSN                         equ 0000h
TMR0H_T0PR0_POSITION                     equ 0000h
TMR0H_T0PR0_SIZE                         equ 0001h
TMR0H_T0PR0_LENGTH                       equ 0001h
TMR0H_T0PR0_MASK                         equ 0001h
TMR0H_T0PR1_POSN                         equ 0001h
TMR0H_T0PR1_POSITION                     equ 0001h
TMR0H_T0PR1_SIZE                         equ 0001h
TMR0H_T0PR1_LENGTH                       equ 0001h
TMR0H_T0PR1_MASK                         equ 0002h
TMR0H_T0PR2_POSN                         equ 0002h
TMR0H_T0PR2_POSITION                     equ 0002h
TMR0H_T0PR2_SIZE                         equ 0001h
TMR0H_T0PR2_LENGTH                       equ 0001h
TMR0H_T0PR2_MASK                         equ 0004h
TMR0H_T0PR3_POSN                         equ 0003h
TMR0H_T0PR3_POSITION                     equ 0003h
TMR0H_T0PR3_SIZE                         equ 0001h
TMR0H_T0PR3_LENGTH                       equ 0001h
TMR0H_T0PR3_MASK                         equ 0008h
TMR0H_T0PR4_POSN                         equ 0004h
TMR0H_T0PR4_POSITION                     equ 0004h
TMR0H_T0PR4_SIZE                         equ 0001h
TMR0H_T0PR4_LENGTH                       equ 0001h
TMR0H_T0PR4_MASK                         equ 0010h
TMR0H_T0PR5_POSN                         equ 0005h
TMR0H_T0PR5_POSITION                     equ 0005h
TMR0H_T0PR5_SIZE                         equ 0001h
TMR0H_T0PR5_LENGTH                       equ 0001h
TMR0H_T0PR5_MASK                         equ 0020h
TMR0H_T0PR6_POSN                         equ 0006h
TMR0H_T0PR6_POSITION                     equ 0006h
TMR0H_T0PR6_SIZE                         equ 0001h
TMR0H_T0PR6_LENGTH                       equ 0001h
TMR0H_T0PR6_MASK                         equ 0040h
TMR0H_T0PR7_POSN                         equ 0007h
TMR0H_T0PR7_POSITION                     equ 0007h
TMR0H_T0PR7_SIZE                         equ 0001h
TMR0H_T0PR7_LENGTH                       equ 0001h
TMR0H_T0PR7_MASK                         equ 0080h
TMR0H_T0PR_POSN                          equ 0000h
TMR0H_T0PR_POSITION                      equ 0000h
TMR0H_T0PR_SIZE                          equ 0008h
TMR0H_T0PR_LENGTH                        equ 0008h
TMR0H_T0PR_MASK                          equ 00FFh

// Register: T0CON0
#define T0CON0 T0CON0
T0CON0                                   equ 0105h
// bitfield definitions
T0CON0_OUTPS_POSN                        equ 0000h
T0CON0_OUTPS_POSITION                    equ 0000h
T0CON0_OUTPS_SIZE                        equ 0004h
T0CON0_OUTPS_LENGTH                      equ 0004h
T0CON0_OUTPS_MASK                        equ 000Fh
T0CON0_MD16_POSN                         equ 0004h
T0CON0_MD16_POSITION                     equ 0004h
T0CON0_MD16_SIZE                         equ 0001h
T0CON0_MD16_LENGTH                       equ 0001h
T0CON0_MD16_MASK                         equ 0010h
T0CON0_OUT_POSN                          equ 0005h
T0CON0_OUT_POSITION                      equ 0005h
T0CON0_OUT_SIZE                          equ 0001h
T0CON0_OUT_LENGTH                        equ 0001h
T0CON0_OUT_MASK                          equ 0020h
T0CON0_EN_POSN                           equ 0007h
T0CON0_EN_POSITION                       equ 0007h
T0CON0_EN_SIZE                           equ 0001h
T0CON0_EN_LENGTH                         equ 0001h
T0CON0_EN_MASK                           equ 0080h
T0CON0_T0OUTPS_POSN                      equ 0000h
T0CON0_T0OUTPS_POSITION                  equ 0000h
T0CON0_T0OUTPS_SIZE                      equ 0004h
T0CON0_T0OUTPS_LENGTH                    equ 0004h
T0CON0_T0OUTPS_MASK                      equ 000Fh
T0CON0_T0MD16_POSN                       equ 0004h
T0CON0_T0MD16_POSITION                   equ 0004h
T0CON0_T0MD16_SIZE                       equ 0001h
T0CON0_T0MD16_LENGTH                     equ 0001h
T0CON0_T0MD16_MASK                       equ 0010h
T0CON0_T0OUT_POSN                        equ 0005h
T0CON0_T0OUT_POSITION                    equ 0005h
T0CON0_T0OUT_SIZE                        equ 0001h
T0CON0_T0OUT_LENGTH                      equ 0001h
T0CON0_T0OUT_MASK                        equ 0020h
T0CON0_T0EN_POSN                         equ 0007h
T0CON0_T0EN_POSITION                     equ 0007h
T0CON0_T0EN_SIZE                         equ 0001h
T0CON0_T0EN_LENGTH                       equ 0001h
T0CON0_T0EN_MASK                         equ 0080h
T0CON0_OUTPS0_POSN                       equ 0000h
T0CON0_OUTPS0_POSITION                   equ 0000h
T0CON0_OUTPS0_SIZE                       equ 0001h
T0CON0_OUTPS0_LENGTH                     equ 0001h
T0CON0_OUTPS0_MASK                       equ 0001h
T0CON0_OUTPS1_POSN                       equ 0001h
T0CON0_OUTPS1_POSITION                   equ 0001h
T0CON0_OUTPS1_SIZE                       equ 0001h
T0CON0_OUTPS1_LENGTH                     equ 0001h
T0CON0_OUTPS1_MASK                       equ 0002h
T0CON0_OUTPS2_POSN                       equ 0002h
T0CON0_OUTPS2_POSITION                   equ 0002h
T0CON0_OUTPS2_SIZE                       equ 0001h
T0CON0_OUTPS2_LENGTH                     equ 0001h
T0CON0_OUTPS2_MASK                       equ 0004h
T0CON0_OUTPS3_POSN                       equ 0003h
T0CON0_OUTPS3_POSITION                   equ 0003h
T0CON0_OUTPS3_SIZE                       equ 0001h
T0CON0_OUTPS3_LENGTH                     equ 0001h
T0CON0_OUTPS3_MASK                       equ 0008h
T0CON0_T016BIT_POSN                      equ 0004h
T0CON0_T016BIT_POSITION                  equ 0004h
T0CON0_T016BIT_SIZE                      equ 0001h
T0CON0_T016BIT_LENGTH                    equ 0001h
T0CON0_T016BIT_MASK                      equ 0010h
T0CON0_T0OUTPS0_POSN                     equ 0000h
T0CON0_T0OUTPS0_POSITION                 equ 0000h
T0CON0_T0OUTPS0_SIZE                     equ 0001h
T0CON0_T0OUTPS0_LENGTH                   equ 0001h
T0CON0_T0OUTPS0_MASK                     equ 0001h
T0CON0_T0OUTPS1_POSN                     equ 0001h
T0CON0_T0OUTPS1_POSITION                 equ 0001h
T0CON0_T0OUTPS1_SIZE                     equ 0001h
T0CON0_T0OUTPS1_LENGTH                   equ 0001h
T0CON0_T0OUTPS1_MASK                     equ 0002h
T0CON0_T0OUTPS2_POSN                     equ 0002h
T0CON0_T0OUTPS2_POSITION                 equ 0002h
T0CON0_T0OUTPS2_SIZE                     equ 0001h
T0CON0_T0OUTPS2_LENGTH                   equ 0001h
T0CON0_T0OUTPS2_MASK                     equ 0004h
T0CON0_T0OUTPS3_POSN                     equ 0003h
T0CON0_T0OUTPS3_POSITION                 equ 0003h
T0CON0_T0OUTPS3_SIZE                     equ 0001h
T0CON0_T0OUTPS3_LENGTH                   equ 0001h
T0CON0_T0OUTPS3_MASK                     equ 0008h

// Register: T0CON1
#define T0CON1 T0CON1
T0CON1                                   equ 0106h
// bitfield definitions
T0CON1_CKPS_POSN                         equ 0000h
T0CON1_CKPS_POSITION                     equ 0000h
T0CON1_CKPS_SIZE                         equ 0004h
T0CON1_CKPS_LENGTH                       equ 0004h
T0CON1_CKPS_MASK                         equ 000Fh
T0CON1_ASYNC_POSN                        equ 0004h
T0CON1_ASYNC_POSITION                    equ 0004h
T0CON1_ASYNC_SIZE                        equ 0001h
T0CON1_ASYNC_LENGTH                      equ 0001h
T0CON1_ASYNC_MASK                        equ 0010h
T0CON1_CS_POSN                           equ 0005h
T0CON1_CS_POSITION                       equ 0005h
T0CON1_CS_SIZE                           equ 0003h
T0CON1_CS_LENGTH                         equ 0003h
T0CON1_CS_MASK                           equ 00E0h
T0CON1_CKPS0_POSN                        equ 0000h
T0CON1_CKPS0_POSITION                    equ 0000h
T0CON1_CKPS0_SIZE                        equ 0001h
T0CON1_CKPS0_LENGTH                      equ 0001h
T0CON1_CKPS0_MASK                        equ 0001h
T0CON1_CKPS1_POSN                        equ 0001h
T0CON1_CKPS1_POSITION                    equ 0001h
T0CON1_CKPS1_SIZE                        equ 0001h
T0CON1_CKPS1_LENGTH                      equ 0001h
T0CON1_CKPS1_MASK                        equ 0002h
T0CON1_CKPS2_POSN                        equ 0002h
T0CON1_CKPS2_POSITION                    equ 0002h
T0CON1_CKPS2_SIZE                        equ 0001h
T0CON1_CKPS2_LENGTH                      equ 0001h
T0CON1_CKPS2_MASK                        equ 0004h
T0CON1_CKPS3_POSN                        equ 0003h
T0CON1_CKPS3_POSITION                    equ 0003h
T0CON1_CKPS3_SIZE                        equ 0001h
T0CON1_CKPS3_LENGTH                      equ 0001h
T0CON1_CKPS3_MASK                        equ 0008h
T0CON1_T0ASYNC_POSN                      equ 0004h
T0CON1_T0ASYNC_POSITION                  equ 0004h
T0CON1_T0ASYNC_SIZE                      equ 0001h
T0CON1_T0ASYNC_LENGTH                    equ 0001h
T0CON1_T0ASYNC_MASK                      equ 0010h
T0CON1_CS0_POSN                          equ 0005h
T0CON1_CS0_POSITION                      equ 0005h
T0CON1_CS0_SIZE                          equ 0001h
T0CON1_CS0_LENGTH                        equ 0001h
T0CON1_CS0_MASK                          equ 0020h
T0CON1_CS1_POSN                          equ 0006h
T0CON1_CS1_POSITION                      equ 0006h
T0CON1_CS1_SIZE                          equ 0001h
T0CON1_CS1_LENGTH                        equ 0001h
T0CON1_CS1_MASK                          equ 0040h
T0CON1_CS2_POSN                          equ 0007h
T0CON1_CS2_POSITION                      equ 0007h
T0CON1_CS2_SIZE                          equ 0001h
T0CON1_CS2_LENGTH                        equ 0001h
T0CON1_CS2_MASK                          equ 0080h
T0CON1_T0CKPS_POSN                       equ 0000h
T0CON1_T0CKPS_POSITION                   equ 0000h
T0CON1_T0CKPS_SIZE                       equ 0004h
T0CON1_T0CKPS_LENGTH                     equ 0004h
T0CON1_T0CKPS_MASK                       equ 000Fh
T0CON1_T0CS_POSN                         equ 0005h
T0CON1_T0CS_POSITION                     equ 0005h
T0CON1_T0CS_SIZE                         equ 0003h
T0CON1_T0CS_LENGTH                       equ 0003h
T0CON1_T0CS_MASK                         equ 00E0h
T0CON1_T0CKPS0_POSN                      equ 0000h
T0CON1_T0CKPS0_POSITION                  equ 0000h
T0CON1_T0CKPS0_SIZE                      equ 0001h
T0CON1_T0CKPS0_LENGTH                    equ 0001h
T0CON1_T0CKPS0_MASK                      equ 0001h
T0CON1_T0CKPS1_POSN                      equ 0001h
T0CON1_T0CKPS1_POSITION                  equ 0001h
T0CON1_T0CKPS1_SIZE                      equ 0001h
T0CON1_T0CKPS1_LENGTH                    equ 0001h
T0CON1_T0CKPS1_MASK                      equ 0002h
T0CON1_T0CKPS2_POSN                      equ 0002h
T0CON1_T0CKPS2_POSITION                  equ 0002h
T0CON1_T0CKPS2_SIZE                      equ 0001h
T0CON1_T0CKPS2_LENGTH                    equ 0001h
T0CON1_T0CKPS2_MASK                      equ 0004h
T0CON1_T0CKPS3_POSN                      equ 0003h
T0CON1_T0CKPS3_POSITION                  equ 0003h
T0CON1_T0CKPS3_SIZE                      equ 0001h
T0CON1_T0CKPS3_LENGTH                    equ 0001h
T0CON1_T0CKPS3_MASK                      equ 0008h
T0CON1_T0CS0_POSN                        equ 0005h
T0CON1_T0CS0_POSITION                    equ 0005h
T0CON1_T0CS0_SIZE                        equ 0001h
T0CON1_T0CS0_LENGTH                      equ 0001h
T0CON1_T0CS0_MASK                        equ 0020h
T0CON1_T0CS1_POSN                        equ 0006h
T0CON1_T0CS1_POSITION                    equ 0006h
T0CON1_T0CS1_SIZE                        equ 0001h
T0CON1_T0CS1_LENGTH                      equ 0001h
T0CON1_T0CS1_MASK                        equ 0040h
T0CON1_T0CS2_POSN                        equ 0007h
T0CON1_T0CS2_POSITION                    equ 0007h
T0CON1_T0CS2_SIZE                        equ 0001h
T0CON1_T0CS2_LENGTH                      equ 0001h
T0CON1_T0CS2_MASK                        equ 0080h

// Register: TMR1
#define TMR1 TMR1
TMR1                                     equ 0107h

// Register: TMR1L
#define TMR1L TMR1L
TMR1L                                    equ 0107h
// bitfield definitions
TMR1L_TMR1L_POSN                         equ 0000h
TMR1L_TMR1L_POSITION                     equ 0000h
TMR1L_TMR1L_SIZE                         equ 0008h
TMR1L_TMR1L_LENGTH                       equ 0008h
TMR1L_TMR1L_MASK                         equ 00FFh
TMR1L_TMR1L0_POSN                        equ 0000h
TMR1L_TMR1L0_POSITION                    equ 0000h
TMR1L_TMR1L0_SIZE                        equ 0001h
TMR1L_TMR1L0_LENGTH                      equ 0001h
TMR1L_TMR1L0_MASK                        equ 0001h
TMR1L_TMR1L1_POSN                        equ 0001h
TMR1L_TMR1L1_POSITION                    equ 0001h
TMR1L_TMR1L1_SIZE                        equ 0001h
TMR1L_TMR1L1_LENGTH                      equ 0001h
TMR1L_TMR1L1_MASK                        equ 0002h
TMR1L_TMR1L2_POSN                        equ 0002h
TMR1L_TMR1L2_POSITION                    equ 0002h
TMR1L_TMR1L2_SIZE                        equ 0001h
TMR1L_TMR1L2_LENGTH                      equ 0001h
TMR1L_TMR1L2_MASK                        equ 0004h
TMR1L_TMR1L3_POSN                        equ 0003h
TMR1L_TMR1L3_POSITION                    equ 0003h
TMR1L_TMR1L3_SIZE                        equ 0001h
TMR1L_TMR1L3_LENGTH                      equ 0001h
TMR1L_TMR1L3_MASK                        equ 0008h
TMR1L_TMR1L4_POSN                        equ 0004h
TMR1L_TMR1L4_POSITION                    equ 0004h
TMR1L_TMR1L4_SIZE                        equ 0001h
TMR1L_TMR1L4_LENGTH                      equ 0001h
TMR1L_TMR1L4_MASK                        equ 0010h
TMR1L_TMR1L5_POSN                        equ 0005h
TMR1L_TMR1L5_POSITION                    equ 0005h
TMR1L_TMR1L5_SIZE                        equ 0001h
TMR1L_TMR1L5_LENGTH                      equ 0001h
TMR1L_TMR1L5_MASK                        equ 0020h
TMR1L_TMR1L6_POSN                        equ 0006h
TMR1L_TMR1L6_POSITION                    equ 0006h
TMR1L_TMR1L6_SIZE                        equ 0001h
TMR1L_TMR1L6_LENGTH                      equ 0001h
TMR1L_TMR1L6_MASK                        equ 0040h
TMR1L_TMR1L7_POSN                        equ 0007h
TMR1L_TMR1L7_POSITION                    equ 0007h
TMR1L_TMR1L7_SIZE                        equ 0001h
TMR1L_TMR1L7_LENGTH                      equ 0001h
TMR1L_TMR1L7_MASK                        equ 0080h
TMR1L_TMR10_POSN                         equ 0000h
TMR1L_TMR10_POSITION                     equ 0000h
TMR1L_TMR10_SIZE                         equ 0001h
TMR1L_TMR10_LENGTH                       equ 0001h
TMR1L_TMR10_MASK                         equ 0001h
TMR1L_TMR11_POSN                         equ 0001h
TMR1L_TMR11_POSITION                     equ 0001h
TMR1L_TMR11_SIZE                         equ 0001h
TMR1L_TMR11_LENGTH                       equ 0001h
TMR1L_TMR11_MASK                         equ 0002h
TMR1L_TMR12_POSN                         equ 0002h
TMR1L_TMR12_POSITION                     equ 0002h
TMR1L_TMR12_SIZE                         equ 0001h
TMR1L_TMR12_LENGTH                       equ 0001h
TMR1L_TMR12_MASK                         equ 0004h
TMR1L_TMR13_POSN                         equ 0003h
TMR1L_TMR13_POSITION                     equ 0003h
TMR1L_TMR13_SIZE                         equ 0001h
TMR1L_TMR13_LENGTH                       equ 0001h
TMR1L_TMR13_MASK                         equ 0008h
TMR1L_TMR14_POSN                         equ 0004h
TMR1L_TMR14_POSITION                     equ 0004h
TMR1L_TMR14_SIZE                         equ 0001h
TMR1L_TMR14_LENGTH                       equ 0001h
TMR1L_TMR14_MASK                         equ 0010h
TMR1L_TMR15_POSN                         equ 0005h
TMR1L_TMR15_POSITION                     equ 0005h
TMR1L_TMR15_SIZE                         equ 0001h
TMR1L_TMR15_LENGTH                       equ 0001h
TMR1L_TMR15_MASK                         equ 0020h
TMR1L_TMR16_POSN                         equ 0006h
TMR1L_TMR16_POSITION                     equ 0006h
TMR1L_TMR16_SIZE                         equ 0001h
TMR1L_TMR16_LENGTH                       equ 0001h
TMR1L_TMR16_MASK                         equ 0040h
TMR1L_TMR17_POSN                         equ 0007h
TMR1L_TMR17_POSITION                     equ 0007h
TMR1L_TMR17_SIZE                         equ 0001h
TMR1L_TMR17_LENGTH                       equ 0001h
TMR1L_TMR17_MASK                         equ 0080h

// Register: TMR1H
#define TMR1H TMR1H
TMR1H                                    equ 0108h
// bitfield definitions
TMR1H_TMR1H_POSN                         equ 0000h
TMR1H_TMR1H_POSITION                     equ 0000h
TMR1H_TMR1H_SIZE                         equ 0008h
TMR1H_TMR1H_LENGTH                       equ 0008h
TMR1H_TMR1H_MASK                         equ 00FFh
TMR1H_TMR1H0_POSN                        equ 0000h
TMR1H_TMR1H0_POSITION                    equ 0000h
TMR1H_TMR1H0_SIZE                        equ 0001h
TMR1H_TMR1H0_LENGTH                      equ 0001h
TMR1H_TMR1H0_MASK                        equ 0001h
TMR1H_TMR1H1_POSN                        equ 0001h
TMR1H_TMR1H1_POSITION                    equ 0001h
TMR1H_TMR1H1_SIZE                        equ 0001h
TMR1H_TMR1H1_LENGTH                      equ 0001h
TMR1H_TMR1H1_MASK                        equ 0002h
TMR1H_TMR1H2_POSN                        equ 0002h
TMR1H_TMR1H2_POSITION                    equ 0002h
TMR1H_TMR1H2_SIZE                        equ 0001h
TMR1H_TMR1H2_LENGTH                      equ 0001h
TMR1H_TMR1H2_MASK                        equ 0004h
TMR1H_TMR1H3_POSN                        equ 0003h
TMR1H_TMR1H3_POSITION                    equ 0003h
TMR1H_TMR1H3_SIZE                        equ 0001h
TMR1H_TMR1H3_LENGTH                      equ 0001h
TMR1H_TMR1H3_MASK                        equ 0008h
TMR1H_TMR1H4_POSN                        equ 0004h
TMR1H_TMR1H4_POSITION                    equ 0004h
TMR1H_TMR1H4_SIZE                        equ 0001h
TMR1H_TMR1H4_LENGTH                      equ 0001h
TMR1H_TMR1H4_MASK                        equ 0010h
TMR1H_TMR1H5_POSN                        equ 0005h
TMR1H_TMR1H5_POSITION                    equ 0005h
TMR1H_TMR1H5_SIZE                        equ 0001h
TMR1H_TMR1H5_LENGTH                      equ 0001h
TMR1H_TMR1H5_MASK                        equ 0020h
TMR1H_TMR1H6_POSN                        equ 0006h
TMR1H_TMR1H6_POSITION                    equ 0006h
TMR1H_TMR1H6_SIZE                        equ 0001h
TMR1H_TMR1H6_LENGTH                      equ 0001h
TMR1H_TMR1H6_MASK                        equ 0040h
TMR1H_TMR1H7_POSN                        equ 0007h
TMR1H_TMR1H7_POSITION                    equ 0007h
TMR1H_TMR1H7_SIZE                        equ 0001h
TMR1H_TMR1H7_LENGTH                      equ 0001h
TMR1H_TMR1H7_MASK                        equ 0080h
TMR1H_TMR18_POSN                         equ 0000h
TMR1H_TMR18_POSITION                     equ 0000h
TMR1H_TMR18_SIZE                         equ 0001h
TMR1H_TMR18_LENGTH                       equ 0001h
TMR1H_TMR18_MASK                         equ 0001h
TMR1H_TMR19_POSN                         equ 0001h
TMR1H_TMR19_POSITION                     equ 0001h
TMR1H_TMR19_SIZE                         equ 0001h
TMR1H_TMR19_LENGTH                       equ 0001h
TMR1H_TMR19_MASK                         equ 0002h
TMR1H_TMR110_POSN                        equ 0002h
TMR1H_TMR110_POSITION                    equ 0002h
TMR1H_TMR110_SIZE                        equ 0001h
TMR1H_TMR110_LENGTH                      equ 0001h
TMR1H_TMR110_MASK                        equ 0004h
TMR1H_TMR111_POSN                        equ 0003h
TMR1H_TMR111_POSITION                    equ 0003h
TMR1H_TMR111_SIZE                        equ 0001h
TMR1H_TMR111_LENGTH                      equ 0001h
TMR1H_TMR111_MASK                        equ 0008h
TMR1H_TMR112_POSN                        equ 0004h
TMR1H_TMR112_POSITION                    equ 0004h
TMR1H_TMR112_SIZE                        equ 0001h
TMR1H_TMR112_LENGTH                      equ 0001h
TMR1H_TMR112_MASK                        equ 0010h
TMR1H_TMR113_POSN                        equ 0005h
TMR1H_TMR113_POSITION                    equ 0005h
TMR1H_TMR113_SIZE                        equ 0001h
TMR1H_TMR113_LENGTH                      equ 0001h
TMR1H_TMR113_MASK                        equ 0020h
TMR1H_TMR114_POSN                        equ 0006h
TMR1H_TMR114_POSITION                    equ 0006h
TMR1H_TMR114_SIZE                        equ 0001h
TMR1H_TMR114_LENGTH                      equ 0001h
TMR1H_TMR114_MASK                        equ 0040h
TMR1H_TMR115_POSN                        equ 0007h
TMR1H_TMR115_POSITION                    equ 0007h
TMR1H_TMR115_SIZE                        equ 0001h
TMR1H_TMR115_LENGTH                      equ 0001h
TMR1H_TMR115_MASK                        equ 0080h

// Register: T1CON
#define T1CON T1CON
T1CON                                    equ 0109h
// bitfield definitions
T1CON_ON_POSN                            equ 0000h
T1CON_ON_POSITION                        equ 0000h
T1CON_ON_SIZE                            equ 0001h
T1CON_ON_LENGTH                          equ 0001h
T1CON_ON_MASK                            equ 0001h
T1CON_RD16_POSN                          equ 0001h
T1CON_RD16_POSITION                      equ 0001h
T1CON_RD16_SIZE                          equ 0001h
T1CON_RD16_LENGTH                        equ 0001h
T1CON_RD16_MASK                          equ 0002h
T1CON_NOT_SYNC_POSN                      equ 0002h
T1CON_NOT_SYNC_POSITION                  equ 0002h
T1CON_NOT_SYNC_SIZE                      equ 0001h
T1CON_NOT_SYNC_LENGTH                    equ 0001h
T1CON_NOT_SYNC_MASK                      equ 0004h
T1CON_CKPS_POSN                          equ 0004h
T1CON_CKPS_POSITION                      equ 0004h
T1CON_CKPS_SIZE                          equ 0002h
T1CON_CKPS_LENGTH                        equ 0002h
T1CON_CKPS_MASK                          equ 0030h
T1CON_TMR1ON_POSN                        equ 0000h
T1CON_TMR1ON_POSITION                    equ 0000h
T1CON_TMR1ON_SIZE                        equ 0001h
T1CON_TMR1ON_LENGTH                      equ 0001h
T1CON_TMR1ON_MASK                        equ 0001h
T1CON_T1RD16_POSN                        equ 0001h
T1CON_T1RD16_POSITION                    equ 0001h
T1CON_T1RD16_SIZE                        equ 0001h
T1CON_T1RD16_LENGTH                      equ 0001h
T1CON_T1RD16_MASK                        equ 0002h
T1CON_NOT_T1SYNC_POSN                    equ 0002h
T1CON_NOT_T1SYNC_POSITION                equ 0002h
T1CON_NOT_T1SYNC_SIZE                    equ 0001h
T1CON_NOT_T1SYNC_LENGTH                  equ 0001h
T1CON_NOT_T1SYNC_MASK                    equ 0004h
T1CON_T1CKPS0_POSN                       equ 0004h
T1CON_T1CKPS0_POSITION                   equ 0004h
T1CON_T1CKPS0_SIZE                       equ 0001h
T1CON_T1CKPS0_LENGTH                     equ 0001h
T1CON_T1CKPS0_MASK                       equ 0010h
T1CON_T1CKPS1_POSN                       equ 0005h
T1CON_T1CKPS1_POSITION                   equ 0005h
T1CON_T1CKPS1_SIZE                       equ 0001h
T1CON_T1CKPS1_LENGTH                     equ 0001h
T1CON_T1CKPS1_MASK                       equ 0020h
T1CON_nSYNC_POSN                         equ 0002h
T1CON_nSYNC_POSITION                     equ 0002h
T1CON_nSYNC_SIZE                         equ 0001h
T1CON_nSYNC_LENGTH                       equ 0001h
T1CON_nSYNC_MASK                         equ 0004h
T1CON_CKPS0_POSN                         equ 0004h
T1CON_CKPS0_POSITION                     equ 0004h
T1CON_CKPS0_SIZE                         equ 0001h
T1CON_CKPS0_LENGTH                       equ 0001h
T1CON_CKPS0_MASK                         equ 0010h
T1CON_CKPS1_POSN                         equ 0005h
T1CON_CKPS1_POSITION                     equ 0005h
T1CON_CKPS1_SIZE                         equ 0001h
T1CON_CKPS1_LENGTH                       equ 0001h
T1CON_CKPS1_MASK                         equ 0020h
T1CON_RD161_POSN                         equ 0001h
T1CON_RD161_POSITION                     equ 0001h
T1CON_RD161_SIZE                         equ 0001h
T1CON_RD161_LENGTH                       equ 0001h
T1CON_RD161_MASK                         equ 0002h
T1CON_nT1SYNC_POSN                       equ 0002h
T1CON_nT1SYNC_POSITION                   equ 0002h
T1CON_nT1SYNC_SIZE                       equ 0001h
T1CON_nT1SYNC_LENGTH                     equ 0001h
T1CON_nT1SYNC_MASK                       equ 0004h

// Register: T1GCON
#define T1GCON T1GCON
T1GCON                                   equ 010Ah
// bitfield definitions
T1GCON_GVAL_POSN                         equ 0002h
T1GCON_GVAL_POSITION                     equ 0002h
T1GCON_GVAL_SIZE                         equ 0001h
T1GCON_GVAL_LENGTH                       equ 0001h
T1GCON_GVAL_MASK                         equ 0004h
T1GCON_GGO_POSN                          equ 0003h
T1GCON_GGO_POSITION                      equ 0003h
T1GCON_GGO_SIZE                          equ 0001h
T1GCON_GGO_LENGTH                        equ 0001h
T1GCON_GGO_MASK                          equ 0008h
T1GCON_GSPM_POSN                         equ 0004h
T1GCON_GSPM_POSITION                     equ 0004h
T1GCON_GSPM_SIZE                         equ 0001h
T1GCON_GSPM_LENGTH                       equ 0001h
T1GCON_GSPM_MASK                         equ 0010h
T1GCON_GTM_POSN                          equ 0005h
T1GCON_GTM_POSITION                      equ 0005h
T1GCON_GTM_SIZE                          equ 0001h
T1GCON_GTM_LENGTH                        equ 0001h
T1GCON_GTM_MASK                          equ 0020h
T1GCON_GPOL_POSN                         equ 0006h
T1GCON_GPOL_POSITION                     equ 0006h
T1GCON_GPOL_SIZE                         equ 0001h
T1GCON_GPOL_LENGTH                       equ 0001h
T1GCON_GPOL_MASK                         equ 0040h
T1GCON_GE_POSN                           equ 0007h
T1GCON_GE_POSITION                       equ 0007h
T1GCON_GE_SIZE                           equ 0001h
T1GCON_GE_LENGTH                         equ 0001h
T1GCON_GE_MASK                           equ 0080h
T1GCON_T1GVAL_POSN                       equ 0002h
T1GCON_T1GVAL_POSITION                   equ 0002h
T1GCON_T1GVAL_SIZE                       equ 0001h
T1GCON_T1GVAL_LENGTH                     equ 0001h
T1GCON_T1GVAL_MASK                       equ 0004h
T1GCON_T1GGO_POSN                        equ 0003h
T1GCON_T1GGO_POSITION                    equ 0003h
T1GCON_T1GGO_SIZE                        equ 0001h
T1GCON_T1GGO_LENGTH                      equ 0001h
T1GCON_T1GGO_MASK                        equ 0008h
T1GCON_T1GSPM_POSN                       equ 0004h
T1GCON_T1GSPM_POSITION                   equ 0004h
T1GCON_T1GSPM_SIZE                       equ 0001h
T1GCON_T1GSPM_LENGTH                     equ 0001h
T1GCON_T1GSPM_MASK                       equ 0010h
T1GCON_T1GTM_POSN                        equ 0005h
T1GCON_T1GTM_POSITION                    equ 0005h
T1GCON_T1GTM_SIZE                        equ 0001h
T1GCON_T1GTM_LENGTH                      equ 0001h
T1GCON_T1GTM_MASK                        equ 0020h
T1GCON_T1GPOL_POSN                       equ 0006h
T1GCON_T1GPOL_POSITION                   equ 0006h
T1GCON_T1GPOL_SIZE                       equ 0001h
T1GCON_T1GPOL_LENGTH                     equ 0001h
T1GCON_T1GPOL_MASK                       equ 0040h
T1GCON_T1GE_POSN                         equ 0007h
T1GCON_T1GE_POSITION                     equ 0007h
T1GCON_T1GE_SIZE                         equ 0001h
T1GCON_T1GE_LENGTH                       equ 0001h
T1GCON_T1GE_MASK                         equ 0080h
T1GCON_NOT_DONE_POSN                     equ 0003h
T1GCON_NOT_DONE_POSITION                 equ 0003h
T1GCON_NOT_DONE_SIZE                     equ 0001h
T1GCON_NOT_DONE_LENGTH                   equ 0001h
T1GCON_NOT_DONE_MASK                     equ 0008h
T1GCON_NOT_T1DONE_POSN                   equ 0003h
T1GCON_NOT_T1DONE_POSITION               equ 0003h
T1GCON_NOT_T1DONE_SIZE                   equ 0001h
T1GCON_NOT_T1DONE_LENGTH                 equ 0001h
T1GCON_NOT_T1DONE_MASK                   equ 0008h
T1GCON_GGO_NOT_DONE_POSN                 equ 0003h
T1GCON_GGO_NOT_DONE_POSITION             equ 0003h
T1GCON_GGO_NOT_DONE_SIZE                 equ 0001h
T1GCON_GGO_NOT_DONE_LENGTH               equ 0001h
T1GCON_GGO_NOT_DONE_MASK                 equ 0008h
T1GCON_GGO_nDONE_POSN                    equ 0003h
T1GCON_GGO_nDONE_POSITION                equ 0003h
T1GCON_GGO_nDONE_SIZE                    equ 0001h
T1GCON_GGO_nDONE_LENGTH                  equ 0001h
T1GCON_GGO_nDONE_MASK                    equ 0008h
T1GCON_T1GGO_NOT_DONE_POSN               equ 0003h
T1GCON_T1GGO_NOT_DONE_POSITION           equ 0003h
T1GCON_T1GGO_NOT_DONE_SIZE               equ 0001h
T1GCON_T1GGO_NOT_DONE_LENGTH             equ 0001h
T1GCON_T1GGO_NOT_DONE_MASK               equ 0008h
T1GCON_T1GGO_nDONE_POSN                  equ 0003h
T1GCON_T1GGO_nDONE_POSITION              equ 0003h
T1GCON_T1GGO_nDONE_SIZE                  equ 0001h
T1GCON_T1GGO_nDONE_LENGTH                equ 0001h
T1GCON_T1GGO_nDONE_MASK                  equ 0008h

// Register: T1GATE
#define T1GATE T1GATE
T1GATE                                   equ 010Bh
// bitfield definitions
T1GATE_GSS_POSN                          equ 0000h
T1GATE_GSS_POSITION                      equ 0000h
T1GATE_GSS_SIZE                          equ 0008h
T1GATE_GSS_LENGTH                        equ 0008h
T1GATE_GSS_MASK                          equ 00FFh
T1GATE_GSS0_POSN                         equ 0000h
T1GATE_GSS0_POSITION                     equ 0000h
T1GATE_GSS0_SIZE                         equ 0001h
T1GATE_GSS0_LENGTH                       equ 0001h
T1GATE_GSS0_MASK                         equ 0001h
T1GATE_GSS1_POSN                         equ 0001h
T1GATE_GSS1_POSITION                     equ 0001h
T1GATE_GSS1_SIZE                         equ 0001h
T1GATE_GSS1_LENGTH                       equ 0001h
T1GATE_GSS1_MASK                         equ 0002h
T1GATE_GSS2_POSN                         equ 0002h
T1GATE_GSS2_POSITION                     equ 0002h
T1GATE_GSS2_SIZE                         equ 0001h
T1GATE_GSS2_LENGTH                       equ 0001h
T1GATE_GSS2_MASK                         equ 0004h
T1GATE_GSS3_POSN                         equ 0003h
T1GATE_GSS3_POSITION                     equ 0003h
T1GATE_GSS3_SIZE                         equ 0001h
T1GATE_GSS3_LENGTH                       equ 0001h
T1GATE_GSS3_MASK                         equ 0008h
T1GATE_T1GSS0_POSN                       equ 0000h
T1GATE_T1GSS0_POSITION                   equ 0000h
T1GATE_T1GSS0_SIZE                       equ 0001h
T1GATE_T1GSS0_LENGTH                     equ 0001h
T1GATE_T1GSS0_MASK                       equ 0001h
T1GATE_T1GSS1_POSN                       equ 0001h
T1GATE_T1GSS1_POSITION                   equ 0001h
T1GATE_T1GSS1_SIZE                       equ 0001h
T1GATE_T1GSS1_LENGTH                     equ 0001h
T1GATE_T1GSS1_MASK                       equ 0002h
T1GATE_T1GSS2_POSN                       equ 0002h
T1GATE_T1GSS2_POSITION                   equ 0002h
T1GATE_T1GSS2_SIZE                       equ 0001h
T1GATE_T1GSS2_LENGTH                     equ 0001h
T1GATE_T1GSS2_MASK                       equ 0004h
T1GATE_T1GSS3_POSN                       equ 0003h
T1GATE_T1GSS3_POSITION                   equ 0003h
T1GATE_T1GSS3_SIZE                       equ 0001h
T1GATE_T1GSS3_LENGTH                     equ 0001h
T1GATE_T1GSS3_MASK                       equ 0008h

// Register: T1CLK
#define T1CLK T1CLK
T1CLK                                    equ 010Ch
// bitfield definitions
T1CLK_CS_POSN                            equ 0000h
T1CLK_CS_POSITION                        equ 0000h
T1CLK_CS_SIZE                            equ 0008h
T1CLK_CS_LENGTH                          equ 0008h
T1CLK_CS_MASK                            equ 00FFh
T1CLK_T1CS0_POSN                         equ 0000h
T1CLK_T1CS0_POSITION                     equ 0000h
T1CLK_T1CS0_SIZE                         equ 0001h
T1CLK_T1CS0_LENGTH                       equ 0001h
T1CLK_T1CS0_MASK                         equ 0001h
T1CLK_T1CS1_POSN                         equ 0001h
T1CLK_T1CS1_POSITION                     equ 0001h
T1CLK_T1CS1_SIZE                         equ 0001h
T1CLK_T1CS1_LENGTH                       equ 0001h
T1CLK_T1CS1_MASK                         equ 0002h
T1CLK_T1CS2_POSN                         equ 0002h
T1CLK_T1CS2_POSITION                     equ 0002h
T1CLK_T1CS2_SIZE                         equ 0001h
T1CLK_T1CS2_LENGTH                       equ 0001h
T1CLK_T1CS2_MASK                         equ 0004h
T1CLK_T1CS3_POSN                         equ 0003h
T1CLK_T1CS3_POSITION                     equ 0003h
T1CLK_T1CS3_SIZE                         equ 0001h
T1CLK_T1CS3_LENGTH                       equ 0001h
T1CLK_T1CS3_MASK                         equ 0008h
T1CLK_CS0_POSN                           equ 0000h
T1CLK_CS0_POSITION                       equ 0000h
T1CLK_CS0_SIZE                           equ 0001h
T1CLK_CS0_LENGTH                         equ 0001h
T1CLK_CS0_MASK                           equ 0001h
T1CLK_CS1_POSN                           equ 0001h
T1CLK_CS1_POSITION                       equ 0001h
T1CLK_CS1_SIZE                           equ 0001h
T1CLK_CS1_LENGTH                         equ 0001h
T1CLK_CS1_MASK                           equ 0002h
T1CLK_CS2_POSN                           equ 0002h
T1CLK_CS2_POSITION                       equ 0002h
T1CLK_CS2_SIZE                           equ 0001h
T1CLK_CS2_LENGTH                         equ 0001h
T1CLK_CS2_MASK                           equ 0004h
T1CLK_CS3_POSN                           equ 0003h
T1CLK_CS3_POSITION                       equ 0003h
T1CLK_CS3_SIZE                           equ 0001h
T1CLK_CS3_LENGTH                         equ 0001h
T1CLK_CS3_MASK                           equ 0008h

// Register: T2TMR
#define T2TMR T2TMR
T2TMR                                    equ 0119h
// bitfield definitions
T2TMR_TMR2_POSN                          equ 0000h
T2TMR_TMR2_POSITION                      equ 0000h
T2TMR_TMR2_SIZE                          equ 0008h
T2TMR_TMR2_LENGTH                        equ 0008h
T2TMR_TMR2_MASK                          equ 00FFh

// Register: T2PR
#define T2PR T2PR
T2PR                                     equ 011Ah
// bitfield definitions
T2PR_PR2_POSN                            equ 0000h
T2PR_PR2_POSITION                        equ 0000h
T2PR_PR2_SIZE                            equ 0008h
T2PR_PR2_LENGTH                          equ 0008h
T2PR_PR2_MASK                            equ 00FFh

// Register: T2CON
#define T2CON T2CON
T2CON                                    equ 011Bh
// bitfield definitions
T2CON_OUTPS_POSN                         equ 0000h
T2CON_OUTPS_POSITION                     equ 0000h
T2CON_OUTPS_SIZE                         equ 0004h
T2CON_OUTPS_LENGTH                       equ 0004h
T2CON_OUTPS_MASK                         equ 000Fh
T2CON_CKPS_POSN                          equ 0004h
T2CON_CKPS_POSITION                      equ 0004h
T2CON_CKPS_SIZE                          equ 0003h
T2CON_CKPS_LENGTH                        equ 0003h
T2CON_CKPS_MASK                          equ 0070h
T2CON_ON_POSN                            equ 0007h
T2CON_ON_POSITION                        equ 0007h
T2CON_ON_SIZE                            equ 0001h
T2CON_ON_LENGTH                          equ 0001h
T2CON_ON_MASK                            equ 0080h
T2CON_T2OUTPS_POSN                       equ 0000h
T2CON_T2OUTPS_POSITION                   equ 0000h
T2CON_T2OUTPS_SIZE                       equ 0004h
T2CON_T2OUTPS_LENGTH                     equ 0004h
T2CON_T2OUTPS_MASK                       equ 000Fh
T2CON_T2CKPS_POSN                        equ 0004h
T2CON_T2CKPS_POSITION                    equ 0004h
T2CON_T2CKPS_SIZE                        equ 0003h
T2CON_T2CKPS_LENGTH                      equ 0003h
T2CON_T2CKPS_MASK                        equ 0070h
T2CON_T2ON_POSN                          equ 0007h
T2CON_T2ON_POSITION                      equ 0007h
T2CON_T2ON_SIZE                          equ 0001h
T2CON_T2ON_LENGTH                        equ 0001h
T2CON_T2ON_MASK                          equ 0080h
T2CON_T2OUTPS0_POSN                      equ 0000h
T2CON_T2OUTPS0_POSITION                  equ 0000h
T2CON_T2OUTPS0_SIZE                      equ 0001h
T2CON_T2OUTPS0_LENGTH                    equ 0001h
T2CON_T2OUTPS0_MASK                      equ 0001h
T2CON_T2OUTPS1_POSN                      equ 0001h
T2CON_T2OUTPS1_POSITION                  equ 0001h
T2CON_T2OUTPS1_SIZE                      equ 0001h
T2CON_T2OUTPS1_LENGTH                    equ 0001h
T2CON_T2OUTPS1_MASK                      equ 0002h
T2CON_T2OUTPS2_POSN                      equ 0002h
T2CON_T2OUTPS2_POSITION                  equ 0002h
T2CON_T2OUTPS2_SIZE                      equ 0001h
T2CON_T2OUTPS2_LENGTH                    equ 0001h
T2CON_T2OUTPS2_MASK                      equ 0004h
T2CON_T2OUTPS3_POSN                      equ 0003h
T2CON_T2OUTPS3_POSITION                  equ 0003h
T2CON_T2OUTPS3_SIZE                      equ 0001h
T2CON_T2OUTPS3_LENGTH                    equ 0001h
T2CON_T2OUTPS3_MASK                      equ 0008h
T2CON_T2CKPS0_POSN                       equ 0004h
T2CON_T2CKPS0_POSITION                   equ 0004h
T2CON_T2CKPS0_SIZE                       equ 0001h
T2CON_T2CKPS0_LENGTH                     equ 0001h
T2CON_T2CKPS0_MASK                       equ 0010h
T2CON_T2CKPS1_POSN                       equ 0005h
T2CON_T2CKPS1_POSITION                   equ 0005h
T2CON_T2CKPS1_SIZE                       equ 0001h
T2CON_T2CKPS1_LENGTH                     equ 0001h
T2CON_T2CKPS1_MASK                       equ 0020h
T2CON_T2CKPS2_POSN                       equ 0006h
T2CON_T2CKPS2_POSITION                   equ 0006h
T2CON_T2CKPS2_SIZE                       equ 0001h
T2CON_T2CKPS2_LENGTH                     equ 0001h
T2CON_T2CKPS2_MASK                       equ 0040h
T2CON_OUTPS0_POSN                        equ 0000h
T2CON_OUTPS0_POSITION                    equ 0000h
T2CON_OUTPS0_SIZE                        equ 0001h
T2CON_OUTPS0_LENGTH                      equ 0001h
T2CON_OUTPS0_MASK                        equ 0001h
T2CON_OUTPS1_POSN                        equ 0001h
T2CON_OUTPS1_POSITION                    equ 0001h
T2CON_OUTPS1_SIZE                        equ 0001h
T2CON_OUTPS1_LENGTH                      equ 0001h
T2CON_OUTPS1_MASK                        equ 0002h
T2CON_OUTPS2_POSN                        equ 0002h
T2CON_OUTPS2_POSITION                    equ 0002h
T2CON_OUTPS2_SIZE                        equ 0001h
T2CON_OUTPS2_LENGTH                      equ 0001h
T2CON_OUTPS2_MASK                        equ 0004h
T2CON_OUTPS3_POSN                        equ 0003h
T2CON_OUTPS3_POSITION                    equ 0003h
T2CON_OUTPS3_SIZE                        equ 0001h
T2CON_OUTPS3_LENGTH                      equ 0001h
T2CON_OUTPS3_MASK                        equ 0008h
T2CON_CKPS0_POSN                         equ 0004h
T2CON_CKPS0_POSITION                     equ 0004h
T2CON_CKPS0_SIZE                         equ 0001h
T2CON_CKPS0_LENGTH                       equ 0001h
T2CON_CKPS0_MASK                         equ 0010h
T2CON_CKPS1_POSN                         equ 0005h
T2CON_CKPS1_POSITION                     equ 0005h
T2CON_CKPS1_SIZE                         equ 0001h
T2CON_CKPS1_LENGTH                       equ 0001h
T2CON_CKPS1_MASK                         equ 0020h
T2CON_CKPS2_POSN                         equ 0006h
T2CON_CKPS2_POSITION                     equ 0006h
T2CON_CKPS2_SIZE                         equ 0001h
T2CON_CKPS2_LENGTH                       equ 0001h
T2CON_CKPS2_MASK                         equ 0040h
T2CON_TMR2ON_POSN                        equ 0007h
T2CON_TMR2ON_POSITION                    equ 0007h
T2CON_TMR2ON_SIZE                        equ 0001h
T2CON_TMR2ON_LENGTH                      equ 0001h
T2CON_TMR2ON_MASK                        equ 0080h

// Register: T2HLT
#define T2HLT T2HLT
T2HLT                                    equ 011Ch
// bitfield definitions
T2HLT_MODE_POSN                          equ 0000h
T2HLT_MODE_POSITION                      equ 0000h
T2HLT_MODE_SIZE                          equ 0005h
T2HLT_MODE_LENGTH                        equ 0005h
T2HLT_MODE_MASK                          equ 001Fh
T2HLT_CKSYNC_POSN                        equ 0005h
T2HLT_CKSYNC_POSITION                    equ 0005h
T2HLT_CKSYNC_SIZE                        equ 0001h
T2HLT_CKSYNC_LENGTH                      equ 0001h
T2HLT_CKSYNC_MASK                        equ 0020h
T2HLT_CKPOL_POSN                         equ 0006h
T2HLT_CKPOL_POSITION                     equ 0006h
T2HLT_CKPOL_SIZE                         equ 0001h
T2HLT_CKPOL_LENGTH                       equ 0001h
T2HLT_CKPOL_MASK                         equ 0040h
T2HLT_PSYNC_POSN                         equ 0007h
T2HLT_PSYNC_POSITION                     equ 0007h
T2HLT_PSYNC_SIZE                         equ 0001h
T2HLT_PSYNC_LENGTH                       equ 0001h
T2HLT_PSYNC_MASK                         equ 0080h
T2HLT_MODE0_POSN                         equ 0000h
T2HLT_MODE0_POSITION                     equ 0000h
T2HLT_MODE0_SIZE                         equ 0001h
T2HLT_MODE0_LENGTH                       equ 0001h
T2HLT_MODE0_MASK                         equ 0001h
T2HLT_MODE1_POSN                         equ 0001h
T2HLT_MODE1_POSITION                     equ 0001h
T2HLT_MODE1_SIZE                         equ 0001h
T2HLT_MODE1_LENGTH                       equ 0001h
T2HLT_MODE1_MASK                         equ 0002h
T2HLT_MODE2_POSN                         equ 0002h
T2HLT_MODE2_POSITION                     equ 0002h
T2HLT_MODE2_SIZE                         equ 0001h
T2HLT_MODE2_LENGTH                       equ 0001h
T2HLT_MODE2_MASK                         equ 0004h
T2HLT_MODE3_POSN                         equ 0003h
T2HLT_MODE3_POSITION                     equ 0003h
T2HLT_MODE3_SIZE                         equ 0001h
T2HLT_MODE3_LENGTH                       equ 0001h
T2HLT_MODE3_MASK                         equ 0008h
T2HLT_MODE4_POSN                         equ 0004h
T2HLT_MODE4_POSITION                     equ 0004h
T2HLT_MODE4_SIZE                         equ 0001h
T2HLT_MODE4_LENGTH                       equ 0001h
T2HLT_MODE4_MASK                         equ 0010h
T2HLT_T2MODE_POSN                        equ 0000h
T2HLT_T2MODE_POSITION                    equ 0000h
T2HLT_T2MODE_SIZE                        equ 0005h
T2HLT_T2MODE_LENGTH                      equ 0005h
T2HLT_T2MODE_MASK                        equ 001Fh
T2HLT_T2CKSYNC_POSN                      equ 0005h
T2HLT_T2CKSYNC_POSITION                  equ 0005h
T2HLT_T2CKSYNC_SIZE                      equ 0001h
T2HLT_T2CKSYNC_LENGTH                    equ 0001h
T2HLT_T2CKSYNC_MASK                      equ 0020h
T2HLT_T2CKPOL_POSN                       equ 0006h
T2HLT_T2CKPOL_POSITION                   equ 0006h
T2HLT_T2CKPOL_SIZE                       equ 0001h
T2HLT_T2CKPOL_LENGTH                     equ 0001h
T2HLT_T2CKPOL_MASK                       equ 0040h
T2HLT_T2PSYNC_POSN                       equ 0007h
T2HLT_T2PSYNC_POSITION                   equ 0007h
T2HLT_T2PSYNC_SIZE                       equ 0001h
T2HLT_T2PSYNC_LENGTH                     equ 0001h
T2HLT_T2PSYNC_MASK                       equ 0080h
T2HLT_T2MODE0_POSN                       equ 0000h
T2HLT_T2MODE0_POSITION                   equ 0000h
T2HLT_T2MODE0_SIZE                       equ 0001h
T2HLT_T2MODE0_LENGTH                     equ 0001h
T2HLT_T2MODE0_MASK                       equ 0001h
T2HLT_T2MODE1_POSN                       equ 0001h
T2HLT_T2MODE1_POSITION                   equ 0001h
T2HLT_T2MODE1_SIZE                       equ 0001h
T2HLT_T2MODE1_LENGTH                     equ 0001h
T2HLT_T2MODE1_MASK                       equ 0002h
T2HLT_T2MODE2_POSN                       equ 0002h
T2HLT_T2MODE2_POSITION                   equ 0002h
T2HLT_T2MODE2_SIZE                       equ 0001h
T2HLT_T2MODE2_LENGTH                     equ 0001h
T2HLT_T2MODE2_MASK                       equ 0004h
T2HLT_T2MODE3_POSN                       equ 0003h
T2HLT_T2MODE3_POSITION                   equ 0003h
T2HLT_T2MODE3_SIZE                       equ 0001h
T2HLT_T2MODE3_LENGTH                     equ 0001h
T2HLT_T2MODE3_MASK                       equ 0008h
T2HLT_T2MODE4_POSN                       equ 0004h
T2HLT_T2MODE4_POSITION                   equ 0004h
T2HLT_T2MODE4_SIZE                       equ 0001h
T2HLT_T2MODE4_LENGTH                     equ 0001h
T2HLT_T2MODE4_MASK                       equ 0010h

// Register: T2CLKCON
#define T2CLKCON T2CLKCON
T2CLKCON                                 equ 011Dh
// bitfield definitions
T2CLKCON_CS_POSN                         equ 0000h
T2CLKCON_CS_POSITION                     equ 0000h
T2CLKCON_CS_SIZE                         equ 0008h
T2CLKCON_CS_LENGTH                       equ 0008h
T2CLKCON_CS_MASK                         equ 00FFh
T2CLKCON_CS0_POSN                        equ 0000h
T2CLKCON_CS0_POSITION                    equ 0000h
T2CLKCON_CS0_SIZE                        equ 0001h
T2CLKCON_CS0_LENGTH                      equ 0001h
T2CLKCON_CS0_MASK                        equ 0001h
T2CLKCON_CS1_POSN                        equ 0001h
T2CLKCON_CS1_POSITION                    equ 0001h
T2CLKCON_CS1_SIZE                        equ 0001h
T2CLKCON_CS1_LENGTH                      equ 0001h
T2CLKCON_CS1_MASK                        equ 0002h
T2CLKCON_CS2_POSN                        equ 0002h
T2CLKCON_CS2_POSITION                    equ 0002h
T2CLKCON_CS2_SIZE                        equ 0001h
T2CLKCON_CS2_LENGTH                      equ 0001h
T2CLKCON_CS2_MASK                        equ 0004h
T2CLKCON_CS3_POSN                        equ 0003h
T2CLKCON_CS3_POSITION                    equ 0003h
T2CLKCON_CS3_SIZE                        equ 0001h
T2CLKCON_CS3_LENGTH                      equ 0001h
T2CLKCON_CS3_MASK                        equ 0008h
T2CLKCON_T2CS_POSN                       equ 0000h
T2CLKCON_T2CS_POSITION                   equ 0000h
T2CLKCON_T2CS_SIZE                       equ 0008h
T2CLKCON_T2CS_LENGTH                     equ 0008h
T2CLKCON_T2CS_MASK                       equ 00FFh
T2CLKCON_T2CS0_POSN                      equ 0000h
T2CLKCON_T2CS0_POSITION                  equ 0000h
T2CLKCON_T2CS0_SIZE                      equ 0001h
T2CLKCON_T2CS0_LENGTH                    equ 0001h
T2CLKCON_T2CS0_MASK                      equ 0001h
T2CLKCON_T2CS1_POSN                      equ 0001h
T2CLKCON_T2CS1_POSITION                  equ 0001h
T2CLKCON_T2CS1_SIZE                      equ 0001h
T2CLKCON_T2CS1_LENGTH                    equ 0001h
T2CLKCON_T2CS1_MASK                      equ 0002h
T2CLKCON_T2CS2_POSN                      equ 0002h
T2CLKCON_T2CS2_POSITION                  equ 0002h
T2CLKCON_T2CS2_SIZE                      equ 0001h
T2CLKCON_T2CS2_LENGTH                    equ 0001h
T2CLKCON_T2CS2_MASK                      equ 0004h
T2CLKCON_T2CS3_POSN                      equ 0003h
T2CLKCON_T2CS3_POSITION                  equ 0003h
T2CLKCON_T2CS3_SIZE                      equ 0001h
T2CLKCON_T2CS3_LENGTH                    equ 0001h
T2CLKCON_T2CS3_MASK                      equ 0008h

// Register: T2RST
#define T2RST T2RST
T2RST                                    equ 011Eh
// bitfield definitions
T2RST_RSEL_POSN                          equ 0000h
T2RST_RSEL_POSITION                      equ 0000h
T2RST_RSEL_SIZE                          equ 0008h
T2RST_RSEL_LENGTH                        equ 0008h
T2RST_RSEL_MASK                          equ 00FFh
T2RST_RSEL0_POSN                         equ 0000h
T2RST_RSEL0_POSITION                     equ 0000h
T2RST_RSEL0_SIZE                         equ 0001h
T2RST_RSEL0_LENGTH                       equ 0001h
T2RST_RSEL0_MASK                         equ 0001h
T2RST_RSEL1_POSN                         equ 0001h
T2RST_RSEL1_POSITION                     equ 0001h
T2RST_RSEL1_SIZE                         equ 0001h
T2RST_RSEL1_LENGTH                       equ 0001h
T2RST_RSEL1_MASK                         equ 0002h
T2RST_RSEL2_POSN                         equ 0002h
T2RST_RSEL2_POSITION                     equ 0002h
T2RST_RSEL2_SIZE                         equ 0001h
T2RST_RSEL2_LENGTH                       equ 0001h
T2RST_RSEL2_MASK                         equ 0004h
T2RST_RSEL3_POSN                         equ 0003h
T2RST_RSEL3_POSITION                     equ 0003h
T2RST_RSEL3_SIZE                         equ 0001h
T2RST_RSEL3_LENGTH                       equ 0001h
T2RST_RSEL3_MASK                         equ 0008h
T2RST_RSEL4_POSN                         equ 0004h
T2RST_RSEL4_POSITION                     equ 0004h
T2RST_RSEL4_SIZE                         equ 0001h
T2RST_RSEL4_LENGTH                       equ 0001h
T2RST_RSEL4_MASK                         equ 0010h
T2RST_T2RSEL_POSN                        equ 0000h
T2RST_T2RSEL_POSITION                    equ 0000h
T2RST_T2RSEL_SIZE                        equ 0008h
T2RST_T2RSEL_LENGTH                      equ 0008h
T2RST_T2RSEL_MASK                        equ 00FFh
T2RST_T2RSEL0_POSN                       equ 0000h
T2RST_T2RSEL0_POSITION                   equ 0000h
T2RST_T2RSEL0_SIZE                       equ 0001h
T2RST_T2RSEL0_LENGTH                     equ 0001h
T2RST_T2RSEL0_MASK                       equ 0001h
T2RST_T2RSEL1_POSN                       equ 0001h
T2RST_T2RSEL1_POSITION                   equ 0001h
T2RST_T2RSEL1_SIZE                       equ 0001h
T2RST_T2RSEL1_LENGTH                     equ 0001h
T2RST_T2RSEL1_MASK                       equ 0002h
T2RST_T2RSEL2_POSN                       equ 0002h
T2RST_T2RSEL2_POSITION                   equ 0002h
T2RST_T2RSEL2_SIZE                       equ 0001h
T2RST_T2RSEL2_LENGTH                     equ 0001h
T2RST_T2RSEL2_MASK                       equ 0004h
T2RST_T2RSEL3_POSN                       equ 0003h
T2RST_T2RSEL3_POSITION                   equ 0003h
T2RST_T2RSEL3_SIZE                       equ 0001h
T2RST_T2RSEL3_LENGTH                     equ 0001h
T2RST_T2RSEL3_MASK                       equ 0008h
T2RST_T2RSEL4_POSN                       equ 0004h
T2RST_T2RSEL4_POSITION                   equ 0004h
T2RST_T2RSEL4_SIZE                       equ 0001h
T2RST_T2RSEL4_LENGTH                     equ 0001h
T2RST_T2RSEL4_MASK                       equ 0010h

// Register: T4TMR
#define T4TMR T4TMR
T4TMR                                    equ 011Fh
// bitfield definitions
T4TMR_TMR4_POSN                          equ 0000h
T4TMR_TMR4_POSITION                      equ 0000h
T4TMR_TMR4_SIZE                          equ 0008h
T4TMR_TMR4_LENGTH                        equ 0008h
T4TMR_TMR4_MASK                          equ 00FFh

// Register: T4PR
#define T4PR T4PR
T4PR                                     equ 0120h
// bitfield definitions
T4PR_PR4_POSN                            equ 0000h
T4PR_PR4_POSITION                        equ 0000h
T4PR_PR4_SIZE                            equ 0008h
T4PR_PR4_LENGTH                          equ 0008h
T4PR_PR4_MASK                            equ 00FFh

// Register: T4CON
#define T4CON T4CON
T4CON                                    equ 0121h
// bitfield definitions
T4CON_OUTPS_POSN                         equ 0000h
T4CON_OUTPS_POSITION                     equ 0000h
T4CON_OUTPS_SIZE                         equ 0004h
T4CON_OUTPS_LENGTH                       equ 0004h
T4CON_OUTPS_MASK                         equ 000Fh
T4CON_CKPS_POSN                          equ 0004h
T4CON_CKPS_POSITION                      equ 0004h
T4CON_CKPS_SIZE                          equ 0003h
T4CON_CKPS_LENGTH                        equ 0003h
T4CON_CKPS_MASK                          equ 0070h
T4CON_ON_POSN                            equ 0007h
T4CON_ON_POSITION                        equ 0007h
T4CON_ON_SIZE                            equ 0001h
T4CON_ON_LENGTH                          equ 0001h
T4CON_ON_MASK                            equ 0080h
T4CON_T4OUTPS_POSN                       equ 0000h
T4CON_T4OUTPS_POSITION                   equ 0000h
T4CON_T4OUTPS_SIZE                       equ 0004h
T4CON_T4OUTPS_LENGTH                     equ 0004h
T4CON_T4OUTPS_MASK                       equ 000Fh
T4CON_T4CKPS_POSN                        equ 0004h
T4CON_T4CKPS_POSITION                    equ 0004h
T4CON_T4CKPS_SIZE                        equ 0003h
T4CON_T4CKPS_LENGTH                      equ 0003h
T4CON_T4CKPS_MASK                        equ 0070h
T4CON_T4ON_POSN                          equ 0007h
T4CON_T4ON_POSITION                      equ 0007h
T4CON_T4ON_SIZE                          equ 0001h
T4CON_T4ON_LENGTH                        equ 0001h
T4CON_T4ON_MASK                          equ 0080h
T4CON_T4OUTPS0_POSN                      equ 0000h
T4CON_T4OUTPS0_POSITION                  equ 0000h
T4CON_T4OUTPS0_SIZE                      equ 0001h
T4CON_T4OUTPS0_LENGTH                    equ 0001h
T4CON_T4OUTPS0_MASK                      equ 0001h
T4CON_T4OUTPS1_POSN                      equ 0001h
T4CON_T4OUTPS1_POSITION                  equ 0001h
T4CON_T4OUTPS1_SIZE                      equ 0001h
T4CON_T4OUTPS1_LENGTH                    equ 0001h
T4CON_T4OUTPS1_MASK                      equ 0002h
T4CON_T4OUTPS2_POSN                      equ 0002h
T4CON_T4OUTPS2_POSITION                  equ 0002h
T4CON_T4OUTPS2_SIZE                      equ 0001h
T4CON_T4OUTPS2_LENGTH                    equ 0001h
T4CON_T4OUTPS2_MASK                      equ 0004h
T4CON_T4OUTPS3_POSN                      equ 0003h
T4CON_T4OUTPS3_POSITION                  equ 0003h
T4CON_T4OUTPS3_SIZE                      equ 0001h
T4CON_T4OUTPS3_LENGTH                    equ 0001h
T4CON_T4OUTPS3_MASK                      equ 0008h
T4CON_T4CKPS0_POSN                       equ 0004h
T4CON_T4CKPS0_POSITION                   equ 0004h
T4CON_T4CKPS0_SIZE                       equ 0001h
T4CON_T4CKPS0_LENGTH                     equ 0001h
T4CON_T4CKPS0_MASK                       equ 0010h
T4CON_T4CKPS1_POSN                       equ 0005h
T4CON_T4CKPS1_POSITION                   equ 0005h
T4CON_T4CKPS1_SIZE                       equ 0001h
T4CON_T4CKPS1_LENGTH                     equ 0001h
T4CON_T4CKPS1_MASK                       equ 0020h
T4CON_T4CKPS2_POSN                       equ 0006h
T4CON_T4CKPS2_POSITION                   equ 0006h
T4CON_T4CKPS2_SIZE                       equ 0001h
T4CON_T4CKPS2_LENGTH                     equ 0001h
T4CON_T4CKPS2_MASK                       equ 0040h
T4CON_OUTPS0_POSN                        equ 0000h
T4CON_OUTPS0_POSITION                    equ 0000h
T4CON_OUTPS0_SIZE                        equ 0001h
T4CON_OUTPS0_LENGTH                      equ 0001h
T4CON_OUTPS0_MASK                        equ 0001h
T4CON_OUTPS1_POSN                        equ 0001h
T4CON_OUTPS1_POSITION                    equ 0001h
T4CON_OUTPS1_SIZE                        equ 0001h
T4CON_OUTPS1_LENGTH                      equ 0001h
T4CON_OUTPS1_MASK                        equ 0002h
T4CON_OUTPS2_POSN                        equ 0002h
T4CON_OUTPS2_POSITION                    equ 0002h
T4CON_OUTPS2_SIZE                        equ 0001h
T4CON_OUTPS2_LENGTH                      equ 0001h
T4CON_OUTPS2_MASK                        equ 0004h
T4CON_OUTPS3_POSN                        equ 0003h
T4CON_OUTPS3_POSITION                    equ 0003h
T4CON_OUTPS3_SIZE                        equ 0001h
T4CON_OUTPS3_LENGTH                      equ 0001h
T4CON_OUTPS3_MASK                        equ 0008h
T4CON_CKPS0_POSN                         equ 0004h
T4CON_CKPS0_POSITION                     equ 0004h
T4CON_CKPS0_SIZE                         equ 0001h
T4CON_CKPS0_LENGTH                       equ 0001h
T4CON_CKPS0_MASK                         equ 0010h
T4CON_CKPS1_POSN                         equ 0005h
T4CON_CKPS1_POSITION                     equ 0005h
T4CON_CKPS1_SIZE                         equ 0001h
T4CON_CKPS1_LENGTH                       equ 0001h
T4CON_CKPS1_MASK                         equ 0020h
T4CON_CKPS2_POSN                         equ 0006h
T4CON_CKPS2_POSITION                     equ 0006h
T4CON_CKPS2_SIZE                         equ 0001h
T4CON_CKPS2_LENGTH                       equ 0001h
T4CON_CKPS2_MASK                         equ 0040h
T4CON_TMR4ON_POSN                        equ 0007h
T4CON_TMR4ON_POSITION                    equ 0007h
T4CON_TMR4ON_SIZE                        equ 0001h
T4CON_TMR4ON_LENGTH                      equ 0001h
T4CON_TMR4ON_MASK                        equ 0080h

// Register: T4HLT
#define T4HLT T4HLT
T4HLT                                    equ 0122h
// bitfield definitions
T4HLT_MODE_POSN                          equ 0000h
T4HLT_MODE_POSITION                      equ 0000h
T4HLT_MODE_SIZE                          equ 0005h
T4HLT_MODE_LENGTH                        equ 0005h
T4HLT_MODE_MASK                          equ 001Fh
T4HLT_CKSYNC_POSN                        equ 0005h
T4HLT_CKSYNC_POSITION                    equ 0005h
T4HLT_CKSYNC_SIZE                        equ 0001h
T4HLT_CKSYNC_LENGTH                      equ 0001h
T4HLT_CKSYNC_MASK                        equ 0020h
T4HLT_CKPOL_POSN                         equ 0006h
T4HLT_CKPOL_POSITION                     equ 0006h
T4HLT_CKPOL_SIZE                         equ 0001h
T4HLT_CKPOL_LENGTH                       equ 0001h
T4HLT_CKPOL_MASK                         equ 0040h
T4HLT_PSYNC_POSN                         equ 0007h
T4HLT_PSYNC_POSITION                     equ 0007h
T4HLT_PSYNC_SIZE                         equ 0001h
T4HLT_PSYNC_LENGTH                       equ 0001h
T4HLT_PSYNC_MASK                         equ 0080h
T4HLT_MODE0_POSN                         equ 0000h
T4HLT_MODE0_POSITION                     equ 0000h
T4HLT_MODE0_SIZE                         equ 0001h
T4HLT_MODE0_LENGTH                       equ 0001h
T4HLT_MODE0_MASK                         equ 0001h
T4HLT_MODE1_POSN                         equ 0001h
T4HLT_MODE1_POSITION                     equ 0001h
T4HLT_MODE1_SIZE                         equ 0001h
T4HLT_MODE1_LENGTH                       equ 0001h
T4HLT_MODE1_MASK                         equ 0002h
T4HLT_MODE2_POSN                         equ 0002h
T4HLT_MODE2_POSITION                     equ 0002h
T4HLT_MODE2_SIZE                         equ 0001h
T4HLT_MODE2_LENGTH                       equ 0001h
T4HLT_MODE2_MASK                         equ 0004h
T4HLT_MODE3_POSN                         equ 0003h
T4HLT_MODE3_POSITION                     equ 0003h
T4HLT_MODE3_SIZE                         equ 0001h
T4HLT_MODE3_LENGTH                       equ 0001h
T4HLT_MODE3_MASK                         equ 0008h
T4HLT_MODE4_POSN                         equ 0004h
T4HLT_MODE4_POSITION                     equ 0004h
T4HLT_MODE4_SIZE                         equ 0001h
T4HLT_MODE4_LENGTH                       equ 0001h
T4HLT_MODE4_MASK                         equ 0010h
T4HLT_T4MODE_POSN                        equ 0000h
T4HLT_T4MODE_POSITION                    equ 0000h
T4HLT_T4MODE_SIZE                        equ 0005h
T4HLT_T4MODE_LENGTH                      equ 0005h
T4HLT_T4MODE_MASK                        equ 001Fh
T4HLT_T4CKSYNC_POSN                      equ 0005h
T4HLT_T4CKSYNC_POSITION                  equ 0005h
T4HLT_T4CKSYNC_SIZE                      equ 0001h
T4HLT_T4CKSYNC_LENGTH                    equ 0001h
T4HLT_T4CKSYNC_MASK                      equ 0020h
T4HLT_T4CKPOL_POSN                       equ 0006h
T4HLT_T4CKPOL_POSITION                   equ 0006h
T4HLT_T4CKPOL_SIZE                       equ 0001h
T4HLT_T4CKPOL_LENGTH                     equ 0001h
T4HLT_T4CKPOL_MASK                       equ 0040h
T4HLT_T4PSYNC_POSN                       equ 0007h
T4HLT_T4PSYNC_POSITION                   equ 0007h
T4HLT_T4PSYNC_SIZE                       equ 0001h
T4HLT_T4PSYNC_LENGTH                     equ 0001h
T4HLT_T4PSYNC_MASK                       equ 0080h
T4HLT_T4MODE0_POSN                       equ 0000h
T4HLT_T4MODE0_POSITION                   equ 0000h
T4HLT_T4MODE0_SIZE                       equ 0001h
T4HLT_T4MODE0_LENGTH                     equ 0001h
T4HLT_T4MODE0_MASK                       equ 0001h
T4HLT_T4MODE1_POSN                       equ 0001h
T4HLT_T4MODE1_POSITION                   equ 0001h
T4HLT_T4MODE1_SIZE                       equ 0001h
T4HLT_T4MODE1_LENGTH                     equ 0001h
T4HLT_T4MODE1_MASK                       equ 0002h
T4HLT_T4MODE2_POSN                       equ 0002h
T4HLT_T4MODE2_POSITION                   equ 0002h
T4HLT_T4MODE2_SIZE                       equ 0001h
T4HLT_T4MODE2_LENGTH                     equ 0001h
T4HLT_T4MODE2_MASK                       equ 0004h
T4HLT_T4MODE3_POSN                       equ 0003h
T4HLT_T4MODE3_POSITION                   equ 0003h
T4HLT_T4MODE3_SIZE                       equ 0001h
T4HLT_T4MODE3_LENGTH                     equ 0001h
T4HLT_T4MODE3_MASK                       equ 0008h
T4HLT_T4MODE4_POSN                       equ 0004h
T4HLT_T4MODE4_POSITION                   equ 0004h
T4HLT_T4MODE4_SIZE                       equ 0001h
T4HLT_T4MODE4_LENGTH                     equ 0001h
T4HLT_T4MODE4_MASK                       equ 0010h

// Register: T4CLKCON
#define T4CLKCON T4CLKCON
T4CLKCON                                 equ 0123h
// bitfield definitions
T4CLKCON_CS_POSN                         equ 0000h
T4CLKCON_CS_POSITION                     equ 0000h
T4CLKCON_CS_SIZE                         equ 0008h
T4CLKCON_CS_LENGTH                       equ 0008h
T4CLKCON_CS_MASK                         equ 00FFh
T4CLKCON_CS0_POSN                        equ 0000h
T4CLKCON_CS0_POSITION                    equ 0000h
T4CLKCON_CS0_SIZE                        equ 0001h
T4CLKCON_CS0_LENGTH                      equ 0001h
T4CLKCON_CS0_MASK                        equ 0001h
T4CLKCON_CS1_POSN                        equ 0001h
T4CLKCON_CS1_POSITION                    equ 0001h
T4CLKCON_CS1_SIZE                        equ 0001h
T4CLKCON_CS1_LENGTH                      equ 0001h
T4CLKCON_CS1_MASK                        equ 0002h
T4CLKCON_CS2_POSN                        equ 0002h
T4CLKCON_CS2_POSITION                    equ 0002h
T4CLKCON_CS2_SIZE                        equ 0001h
T4CLKCON_CS2_LENGTH                      equ 0001h
T4CLKCON_CS2_MASK                        equ 0004h
T4CLKCON_CS3_POSN                        equ 0003h
T4CLKCON_CS3_POSITION                    equ 0003h
T4CLKCON_CS3_SIZE                        equ 0001h
T4CLKCON_CS3_LENGTH                      equ 0001h
T4CLKCON_CS3_MASK                        equ 0008h
T4CLKCON_T4CS_POSN                       equ 0000h
T4CLKCON_T4CS_POSITION                   equ 0000h
T4CLKCON_T4CS_SIZE                       equ 0008h
T4CLKCON_T4CS_LENGTH                     equ 0008h
T4CLKCON_T4CS_MASK                       equ 00FFh
T4CLKCON_T4CS0_POSN                      equ 0000h
T4CLKCON_T4CS0_POSITION                  equ 0000h
T4CLKCON_T4CS0_SIZE                      equ 0001h
T4CLKCON_T4CS0_LENGTH                    equ 0001h
T4CLKCON_T4CS0_MASK                      equ 0001h
T4CLKCON_T4CS1_POSN                      equ 0001h
T4CLKCON_T4CS1_POSITION                  equ 0001h
T4CLKCON_T4CS1_SIZE                      equ 0001h
T4CLKCON_T4CS1_LENGTH                    equ 0001h
T4CLKCON_T4CS1_MASK                      equ 0002h
T4CLKCON_T4CS2_POSN                      equ 0002h
T4CLKCON_T4CS2_POSITION                  equ 0002h
T4CLKCON_T4CS2_SIZE                      equ 0001h
T4CLKCON_T4CS2_LENGTH                    equ 0001h
T4CLKCON_T4CS2_MASK                      equ 0004h
T4CLKCON_T4CS3_POSN                      equ 0003h
T4CLKCON_T4CS3_POSITION                  equ 0003h
T4CLKCON_T4CS3_SIZE                      equ 0001h
T4CLKCON_T4CS3_LENGTH                    equ 0001h
T4CLKCON_T4CS3_MASK                      equ 0008h

// Register: T4RST
#define T4RST T4RST
T4RST                                    equ 0124h
// bitfield definitions
T4RST_RSEL_POSN                          equ 0000h
T4RST_RSEL_POSITION                      equ 0000h
T4RST_RSEL_SIZE                          equ 0008h
T4RST_RSEL_LENGTH                        equ 0008h
T4RST_RSEL_MASK                          equ 00FFh
T4RST_RSEL0_POSN                         equ 0000h
T4RST_RSEL0_POSITION                     equ 0000h
T4RST_RSEL0_SIZE                         equ 0001h
T4RST_RSEL0_LENGTH                       equ 0001h
T4RST_RSEL0_MASK                         equ 0001h
T4RST_RSEL1_POSN                         equ 0001h
T4RST_RSEL1_POSITION                     equ 0001h
T4RST_RSEL1_SIZE                         equ 0001h
T4RST_RSEL1_LENGTH                       equ 0001h
T4RST_RSEL1_MASK                         equ 0002h
T4RST_RSEL2_POSN                         equ 0002h
T4RST_RSEL2_POSITION                     equ 0002h
T4RST_RSEL2_SIZE                         equ 0001h
T4RST_RSEL2_LENGTH                       equ 0001h
T4RST_RSEL2_MASK                         equ 0004h
T4RST_RSEL3_POSN                         equ 0003h
T4RST_RSEL3_POSITION                     equ 0003h
T4RST_RSEL3_SIZE                         equ 0001h
T4RST_RSEL3_LENGTH                       equ 0001h
T4RST_RSEL3_MASK                         equ 0008h
T4RST_RSEL4_POSN                         equ 0004h
T4RST_RSEL4_POSITION                     equ 0004h
T4RST_RSEL4_SIZE                         equ 0001h
T4RST_RSEL4_LENGTH                       equ 0001h
T4RST_RSEL4_MASK                         equ 0010h
T4RST_T4RSEL_POSN                        equ 0000h
T4RST_T4RSEL_POSITION                    equ 0000h
T4RST_T4RSEL_SIZE                        equ 0008h
T4RST_T4RSEL_LENGTH                      equ 0008h
T4RST_T4RSEL_MASK                        equ 00FFh
T4RST_T4RSEL0_POSN                       equ 0000h
T4RST_T4RSEL0_POSITION                   equ 0000h
T4RST_T4RSEL0_SIZE                       equ 0001h
T4RST_T4RSEL0_LENGTH                     equ 0001h
T4RST_T4RSEL0_MASK                       equ 0001h
T4RST_T4RSEL1_POSN                       equ 0001h
T4RST_T4RSEL1_POSITION                   equ 0001h
T4RST_T4RSEL1_SIZE                       equ 0001h
T4RST_T4RSEL1_LENGTH                     equ 0001h
T4RST_T4RSEL1_MASK                       equ 0002h
T4RST_T4RSEL2_POSN                       equ 0002h
T4RST_T4RSEL2_POSITION                   equ 0002h
T4RST_T4RSEL2_SIZE                       equ 0001h
T4RST_T4RSEL2_LENGTH                     equ 0001h
T4RST_T4RSEL2_MASK                       equ 0004h
T4RST_T4RSEL3_POSN                       equ 0003h
T4RST_T4RSEL3_POSITION                   equ 0003h
T4RST_T4RSEL3_SIZE                       equ 0001h
T4RST_T4RSEL3_LENGTH                     equ 0001h
T4RST_T4RSEL3_MASK                       equ 0008h
T4RST_T4RSEL4_POSN                       equ 0004h
T4RST_T4RSEL4_POSITION                   equ 0004h
T4RST_T4RSEL4_SIZE                       equ 0001h
T4RST_T4RSEL4_LENGTH                     equ 0001h
T4RST_T4RSEL4_MASK                       equ 0010h

// Register: TUCHAIN
#define TUCHAIN TUCHAIN
TUCHAIN                                  equ 012Bh
// bitfield definitions
TUCHAIN_CH16AB_POSN                      equ 0000h
TUCHAIN_CH16AB_POSITION                  equ 0000h
TUCHAIN_CH16AB_SIZE                      equ 0001h
TUCHAIN_CH16AB_LENGTH                    equ 0001h
TUCHAIN_CH16AB_MASK                      equ 0001h

// Register: TU16ACON0
#define TU16ACON0 TU16ACON0
TU16ACON0                                equ 012Ch
// bitfield definitions
TU16ACON0_CIE_POSN                       equ 0000h
TU16ACON0_CIE_POSITION                   equ 0000h
TU16ACON0_CIE_SIZE                       equ 0001h
TU16ACON0_CIE_LENGTH                     equ 0001h
TU16ACON0_CIE_MASK                       equ 0001h
TU16ACON0_ZIE_POSN                       equ 0001h
TU16ACON0_ZIE_POSITION                   equ 0001h
TU16ACON0_ZIE_SIZE                       equ 0001h
TU16ACON0_ZIE_LENGTH                     equ 0001h
TU16ACON0_ZIE_MASK                       equ 0002h
TU16ACON0_PRIE_POSN                      equ 0002h
TU16ACON0_PRIE_POSITION                  equ 0002h
TU16ACON0_PRIE_SIZE                      equ 0001h
TU16ACON0_PRIE_LENGTH                    equ 0001h
TU16ACON0_PRIE_MASK                      equ 0004h
TU16ACON0_RDSEL_POSN                     equ 0003h
TU16ACON0_RDSEL_POSITION                 equ 0003h
TU16ACON0_RDSEL_SIZE                     equ 0001h
TU16ACON0_RDSEL_LENGTH                   equ 0001h
TU16ACON0_RDSEL_MASK                     equ 0008h
TU16ACON0_OPOL_POSN                      equ 0004h
TU16ACON0_OPOL_POSITION                  equ 0004h
TU16ACON0_OPOL_SIZE                      equ 0001h
TU16ACON0_OPOL_LENGTH                    equ 0001h
TU16ACON0_OPOL_MASK                      equ 0010h
TU16ACON0_OM_POSN                        equ 0005h
TU16ACON0_OM_POSITION                    equ 0005h
TU16ACON0_OM_SIZE                        equ 0001h
TU16ACON0_OM_LENGTH                      equ 0001h
TU16ACON0_OM_MASK                        equ 0020h
TU16ACON0_CPOL_POSN                      equ 0006h
TU16ACON0_CPOL_POSITION                  equ 0006h
TU16ACON0_CPOL_SIZE                      equ 0001h
TU16ACON0_CPOL_LENGTH                    equ 0001h
TU16ACON0_CPOL_MASK                      equ 0040h
TU16ACON0_ON_POSN                        equ 0007h
TU16ACON0_ON_POSITION                    equ 0007h
TU16ACON0_ON_SIZE                        equ 0001h
TU16ACON0_ON_LENGTH                      equ 0001h
TU16ACON0_ON_MASK                        equ 0080h
TU16ACON0_TU16ACIE_POSN                  equ 0000h
TU16ACON0_TU16ACIE_POSITION              equ 0000h
TU16ACON0_TU16ACIE_SIZE                  equ 0001h
TU16ACON0_TU16ACIE_LENGTH                equ 0001h
TU16ACON0_TU16ACIE_MASK                  equ 0001h
TU16ACON0_TU16AZIE_POSN                  equ 0001h
TU16ACON0_TU16AZIE_POSITION              equ 0001h
TU16ACON0_TU16AZIE_SIZE                  equ 0001h
TU16ACON0_TU16AZIE_LENGTH                equ 0001h
TU16ACON0_TU16AZIE_MASK                  equ 0002h
TU16ACON0_TU16APRIE_POSN                 equ 0002h
TU16ACON0_TU16APRIE_POSITION             equ 0002h
TU16ACON0_TU16APRIE_SIZE                 equ 0001h
TU16ACON0_TU16APRIE_LENGTH               equ 0001h
TU16ACON0_TU16APRIE_MASK                 equ 0004h
TU16ACON0_TU16ARDSEL_POSN                equ 0003h
TU16ACON0_TU16ARDSEL_POSITION            equ 0003h
TU16ACON0_TU16ARDSEL_SIZE                equ 0001h
TU16ACON0_TU16ARDSEL_LENGTH              equ 0001h
TU16ACON0_TU16ARDSEL_MASK                equ 0008h
TU16ACON0_TU16AOPOL_POSN                 equ 0004h
TU16ACON0_TU16AOPOL_POSITION             equ 0004h
TU16ACON0_TU16AOPOL_SIZE                 equ 0001h
TU16ACON0_TU16AOPOL_LENGTH               equ 0001h
TU16ACON0_TU16AOPOL_MASK                 equ 0010h
TU16ACON0_TU16AOM_POSN                   equ 0005h
TU16ACON0_TU16AOM_POSITION               equ 0005h
TU16ACON0_TU16AOM_SIZE                   equ 0001h
TU16ACON0_TU16AOM_LENGTH                 equ 0001h
TU16ACON0_TU16AOM_MASK                   equ 0020h
TU16ACON0_TU16ACPOL_POSN                 equ 0006h
TU16ACON0_TU16ACPOL_POSITION             equ 0006h
TU16ACON0_TU16ACPOL_SIZE                 equ 0001h
TU16ACON0_TU16ACPOL_LENGTH               equ 0001h
TU16ACON0_TU16ACPOL_MASK                 equ 0040h
TU16ACON0_TU16AON_POSN                   equ 0007h
TU16ACON0_TU16AON_POSITION               equ 0007h
TU16ACON0_TU16AON_SIZE                   equ 0001h
TU16ACON0_TU16AON_LENGTH                 equ 0001h
TU16ACON0_TU16AON_MASK                   equ 0080h

// Register: TU16ACON1
#define TU16ACON1 TU16ACON1
TU16ACON1                                equ 012Dh
// bitfield definitions
TU16ACON1_CIF_POSN                       equ 0000h
TU16ACON1_CIF_POSITION                   equ 0000h
TU16ACON1_CIF_SIZE                       equ 0001h
TU16ACON1_CIF_LENGTH                     equ 0001h
TU16ACON1_CIF_MASK                       equ 0001h
TU16ACON1_ZIF_POSN                       equ 0001h
TU16ACON1_ZIF_POSITION                   equ 0001h
TU16ACON1_ZIF_SIZE                       equ 0001h
TU16ACON1_ZIF_LENGTH                     equ 0001h
TU16ACON1_ZIF_MASK                       equ 0002h
TU16ACON1_PRIF_POSN                      equ 0002h
TU16ACON1_PRIF_POSITION                  equ 0002h
TU16ACON1_PRIF_SIZE                      equ 0001h
TU16ACON1_PRIF_LENGTH                    equ 0001h
TU16ACON1_PRIF_MASK                      equ 0004h
TU16ACON1_CAPT_POSN                      equ 0003h
TU16ACON1_CAPT_POSITION                  equ 0003h
TU16ACON1_CAPT_SIZE                      equ 0001h
TU16ACON1_CAPT_LENGTH                    equ 0001h
TU16ACON1_CAPT_MASK                      equ 0008h
TU16ACON1_LIMIT_POSN                     equ 0004h
TU16ACON1_LIMIT_POSITION                 equ 0004h
TU16ACON1_LIMIT_SIZE                     equ 0001h
TU16ACON1_LIMIT_LENGTH                   equ 0001h
TU16ACON1_LIMIT_MASK                     equ 0010h
TU16ACON1_CLR_POSN                       equ 0005h
TU16ACON1_CLR_POSITION                   equ 0005h
TU16ACON1_CLR_SIZE                       equ 0001h
TU16ACON1_CLR_LENGTH                     equ 0001h
TU16ACON1_CLR_MASK                       equ 0020h
TU16ACON1_OSEN_POSN                      equ 0006h
TU16ACON1_OSEN_POSITION                  equ 0006h
TU16ACON1_OSEN_SIZE                      equ 0001h
TU16ACON1_OSEN_LENGTH                    equ 0001h
TU16ACON1_OSEN_MASK                      equ 0040h
TU16ACON1_RUN_POSN                       equ 0007h
TU16ACON1_RUN_POSITION                   equ 0007h
TU16ACON1_RUN_SIZE                       equ 0001h
TU16ACON1_RUN_LENGTH                     equ 0001h
TU16ACON1_RUN_MASK                       equ 0080h
TU16ACON1_TU16ACIF_POSN                  equ 0000h
TU16ACON1_TU16ACIF_POSITION              equ 0000h
TU16ACON1_TU16ACIF_SIZE                  equ 0001h
TU16ACON1_TU16ACIF_LENGTH                equ 0001h
TU16ACON1_TU16ACIF_MASK                  equ 0001h
TU16ACON1_TU16AZIF_POSN                  equ 0001h
TU16ACON1_TU16AZIF_POSITION              equ 0001h
TU16ACON1_TU16AZIF_SIZE                  equ 0001h
TU16ACON1_TU16AZIF_LENGTH                equ 0001h
TU16ACON1_TU16AZIF_MASK                  equ 0002h
TU16ACON1_TU16APRIF_POSN                 equ 0002h
TU16ACON1_TU16APRIF_POSITION             equ 0002h
TU16ACON1_TU16APRIF_SIZE                 equ 0001h
TU16ACON1_TU16APRIF_LENGTH               equ 0001h
TU16ACON1_TU16APRIF_MASK                 equ 0004h
TU16ACON1_TU16ACAPT_POSN                 equ 0003h
TU16ACON1_TU16ACAPT_POSITION             equ 0003h
TU16ACON1_TU16ACAPT_SIZE                 equ 0001h
TU16ACON1_TU16ACAPT_LENGTH               equ 0001h
TU16ACON1_TU16ACAPT_MASK                 equ 0008h
TU16ACON1_TU16ALIMIT_POSN                equ 0004h
TU16ACON1_TU16ALIMIT_POSITION            equ 0004h
TU16ACON1_TU16ALIMIT_SIZE                equ 0001h
TU16ACON1_TU16ALIMIT_LENGTH              equ 0001h
TU16ACON1_TU16ALIMIT_MASK                equ 0010h
TU16ACON1_TU16ACLR_POSN                  equ 0005h
TU16ACON1_TU16ACLR_POSITION              equ 0005h
TU16ACON1_TU16ACLR_SIZE                  equ 0001h
TU16ACON1_TU16ACLR_LENGTH                equ 0001h
TU16ACON1_TU16ACLR_MASK                  equ 0020h
TU16ACON1_TMRAOSEN_POSN                  equ 0006h
TU16ACON1_TMRAOSEN_POSITION              equ 0006h
TU16ACON1_TMRAOSEN_SIZE                  equ 0001h
TU16ACON1_TMRAOSEN_LENGTH                equ 0001h
TU16ACON1_TMRAOSEN_MASK                  equ 0040h
TU16ACON1_TU16ARUN_POSN                  equ 0007h
TU16ACON1_TU16ARUN_POSITION              equ 0007h
TU16ACON1_TU16ARUN_SIZE                  equ 0001h
TU16ACON1_TU16ARUN_LENGTH                equ 0001h
TU16ACON1_TU16ARUN_MASK                  equ 0080h

// Register: TU16AHLT
#define TU16AHLT TU16AHLT
TU16AHLT                                 equ 012Eh
// bitfield definitions
TU16AHLT_STOP_POSN                       equ 0000h
TU16AHLT_STOP_POSITION                   equ 0000h
TU16AHLT_STOP_SIZE                       equ 0002h
TU16AHLT_STOP_LENGTH                     equ 0002h
TU16AHLT_STOP_MASK                       equ 0003h
TU16AHLT_RESET_POSN                      equ 0002h
TU16AHLT_RESET_POSITION                  equ 0002h
TU16AHLT_RESET_SIZE                      equ 0002h
TU16AHLT_RESET_LENGTH                    equ 0002h
TU16AHLT_RESET_MASK                      equ 000Ch
TU16AHLT_START_POSN                      equ 0004h
TU16AHLT_START_POSITION                  equ 0004h
TU16AHLT_START_SIZE                      equ 0002h
TU16AHLT_START_LENGTH                    equ 0002h
TU16AHLT_START_MASK                      equ 0030h
TU16AHLT_CSYNC_POSN                      equ 0006h
TU16AHLT_CSYNC_POSITION                  equ 0006h
TU16AHLT_CSYNC_SIZE                      equ 0001h
TU16AHLT_CSYNC_LENGTH                    equ 0001h
TU16AHLT_CSYNC_MASK                      equ 0040h
TU16AHLT_EPOL_POSN                       equ 0007h
TU16AHLT_EPOL_POSITION                   equ 0007h
TU16AHLT_EPOL_SIZE                       equ 0001h
TU16AHLT_EPOL_LENGTH                     equ 0001h
TU16AHLT_EPOL_MASK                       equ 0080h
TU16AHLT_STOP0_POSN                      equ 0000h
TU16AHLT_STOP0_POSITION                  equ 0000h
TU16AHLT_STOP0_SIZE                      equ 0001h
TU16AHLT_STOP0_LENGTH                    equ 0001h
TU16AHLT_STOP0_MASK                      equ 0001h
TU16AHLT_STOP1_POSN                      equ 0001h
TU16AHLT_STOP1_POSITION                  equ 0001h
TU16AHLT_STOP1_SIZE                      equ 0001h
TU16AHLT_STOP1_LENGTH                    equ 0001h
TU16AHLT_STOP1_MASK                      equ 0002h
TU16AHLT_RESET0_POSN                     equ 0002h
TU16AHLT_RESET0_POSITION                 equ 0002h
TU16AHLT_RESET0_SIZE                     equ 0001h
TU16AHLT_RESET0_LENGTH                   equ 0001h
TU16AHLT_RESET0_MASK                     equ 0004h
TU16AHLT_RESET1_POSN                     equ 0003h
TU16AHLT_RESET1_POSITION                 equ 0003h
TU16AHLT_RESET1_SIZE                     equ 0001h
TU16AHLT_RESET1_LENGTH                   equ 0001h
TU16AHLT_RESET1_MASK                     equ 0008h
TU16AHLT_START0_POSN                     equ 0004h
TU16AHLT_START0_POSITION                 equ 0004h
TU16AHLT_START0_SIZE                     equ 0001h
TU16AHLT_START0_LENGTH                   equ 0001h
TU16AHLT_START0_MASK                     equ 0010h
TU16AHLT_START1_POSN                     equ 0005h
TU16AHLT_START1_POSITION                 equ 0005h
TU16AHLT_START1_SIZE                     equ 0001h
TU16AHLT_START1_LENGTH                   equ 0001h
TU16AHLT_START1_MASK                     equ 0020h
TU16AHLT_TU16ASTOP_POSN                  equ 0000h
TU16AHLT_TU16ASTOP_POSITION              equ 0000h
TU16AHLT_TU16ASTOP_SIZE                  equ 0002h
TU16AHLT_TU16ASTOP_LENGTH                equ 0002h
TU16AHLT_TU16ASTOP_MASK                  equ 0003h
TU16AHLT_TU16ARESET_POSN                 equ 0002h
TU16AHLT_TU16ARESET_POSITION             equ 0002h
TU16AHLT_TU16ARESET_SIZE                 equ 0002h
TU16AHLT_TU16ARESET_LENGTH               equ 0002h
TU16AHLT_TU16ARESET_MASK                 equ 000Ch
TU16AHLT_TU16ASTART_POSN                 equ 0004h
TU16AHLT_TU16ASTART_POSITION             equ 0004h
TU16AHLT_TU16ASTART_SIZE                 equ 0002h
TU16AHLT_TU16ASTART_LENGTH               equ 0002h
TU16AHLT_TU16ASTART_MASK                 equ 0030h
TU16AHLT_TU16ACSYNC_POSN                 equ 0006h
TU16AHLT_TU16ACSYNC_POSITION             equ 0006h
TU16AHLT_TU16ACSYNC_SIZE                 equ 0001h
TU16AHLT_TU16ACSYNC_LENGTH               equ 0001h
TU16AHLT_TU16ACSYNC_MASK                 equ 0040h
TU16AHLT_TU16AEPOL_POSN                  equ 0007h
TU16AHLT_TU16AEPOL_POSITION              equ 0007h
TU16AHLT_TU16AEPOL_SIZE                  equ 0001h
TU16AHLT_TU16AEPOL_LENGTH                equ 0001h
TU16AHLT_TU16AEPOL_MASK                  equ 0080h
TU16AHLT_TU16ASTOP0_POSN                 equ 0000h
TU16AHLT_TU16ASTOP0_POSITION             equ 0000h
TU16AHLT_TU16ASTOP0_SIZE                 equ 0001h
TU16AHLT_TU16ASTOP0_LENGTH               equ 0001h
TU16AHLT_TU16ASTOP0_MASK                 equ 0001h
TU16AHLT_TU16ASTOP1_POSN                 equ 0001h
TU16AHLT_TU16ASTOP1_POSITION             equ 0001h
TU16AHLT_TU16ASTOP1_SIZE                 equ 0001h
TU16AHLT_TU16ASTOP1_LENGTH               equ 0001h
TU16AHLT_TU16ASTOP1_MASK                 equ 0002h
TU16AHLT_TU16ARESET0_POSN                equ 0002h
TU16AHLT_TU16ARESET0_POSITION            equ 0002h
TU16AHLT_TU16ARESET0_SIZE                equ 0001h
TU16AHLT_TU16ARESET0_LENGTH              equ 0001h
TU16AHLT_TU16ARESET0_MASK                equ 0004h
TU16AHLT_TU16ARESET1_POSN                equ 0003h
TU16AHLT_TU16ARESET1_POSITION            equ 0003h
TU16AHLT_TU16ARESET1_SIZE                equ 0001h
TU16AHLT_TU16ARESET1_LENGTH              equ 0001h
TU16AHLT_TU16ARESET1_MASK                equ 0008h
TU16AHLT_TU16ASTART0_POSN                equ 0004h
TU16AHLT_TU16ASTART0_POSITION            equ 0004h
TU16AHLT_TU16ASTART0_SIZE                equ 0001h
TU16AHLT_TU16ASTART0_LENGTH              equ 0001h
TU16AHLT_TU16ASTART0_MASK                equ 0010h
TU16AHLT_TU16ASTART1_POSN                equ 0005h
TU16AHLT_TU16ASTART1_POSITION            equ 0005h
TU16AHLT_TU16ASTART1_SIZE                equ 0001h
TU16AHLT_TU16ASTART1_LENGTH              equ 0001h
TU16AHLT_TU16ASTART1_MASK                equ 0020h

// Register: TU16APS
#define TU16APS TU16APS
TU16APS                                  equ 012Fh
// bitfield definitions
TU16APS_PS_POSN                          equ 0000h
TU16APS_PS_POSITION                      equ 0000h
TU16APS_PS_SIZE                          equ 0008h
TU16APS_PS_LENGTH                        equ 0008h
TU16APS_PS_MASK                          equ 00FFh
TU16APS_PS0_POSN                         equ 0000h
TU16APS_PS0_POSITION                     equ 0000h
TU16APS_PS0_SIZE                         equ 0001h
TU16APS_PS0_LENGTH                       equ 0001h
TU16APS_PS0_MASK                         equ 0001h
TU16APS_PS1_POSN                         equ 0001h
TU16APS_PS1_POSITION                     equ 0001h
TU16APS_PS1_SIZE                         equ 0001h
TU16APS_PS1_LENGTH                       equ 0001h
TU16APS_PS1_MASK                         equ 0002h
TU16APS_PS2_POSN                         equ 0002h
TU16APS_PS2_POSITION                     equ 0002h
TU16APS_PS2_SIZE                         equ 0001h
TU16APS_PS2_LENGTH                       equ 0001h
TU16APS_PS2_MASK                         equ 0004h
TU16APS_PS3_POSN                         equ 0003h
TU16APS_PS3_POSITION                     equ 0003h
TU16APS_PS3_SIZE                         equ 0001h
TU16APS_PS3_LENGTH                       equ 0001h
TU16APS_PS3_MASK                         equ 0008h
TU16APS_PS4_POSN                         equ 0004h
TU16APS_PS4_POSITION                     equ 0004h
TU16APS_PS4_SIZE                         equ 0001h
TU16APS_PS4_LENGTH                       equ 0001h
TU16APS_PS4_MASK                         equ 0010h
TU16APS_PS5_POSN                         equ 0005h
TU16APS_PS5_POSITION                     equ 0005h
TU16APS_PS5_SIZE                         equ 0001h
TU16APS_PS5_LENGTH                       equ 0001h
TU16APS_PS5_MASK                         equ 0020h
TU16APS_PS6_POSN                         equ 0006h
TU16APS_PS6_POSITION                     equ 0006h
TU16APS_PS6_SIZE                         equ 0001h
TU16APS_PS6_LENGTH                       equ 0001h
TU16APS_PS6_MASK                         equ 0040h
TU16APS_PS7_POSN                         equ 0007h
TU16APS_PS7_POSITION                     equ 0007h
TU16APS_PS7_SIZE                         equ 0001h
TU16APS_PS7_LENGTH                       equ 0001h
TU16APS_PS7_MASK                         equ 0080h
TU16APS_TU16APS0_POSN                    equ 0000h
TU16APS_TU16APS0_POSITION                equ 0000h
TU16APS_TU16APS0_SIZE                    equ 0001h
TU16APS_TU16APS0_LENGTH                  equ 0001h
TU16APS_TU16APS0_MASK                    equ 0001h
TU16APS_TU16APS1_POSN                    equ 0001h
TU16APS_TU16APS1_POSITION                equ 0001h
TU16APS_TU16APS1_SIZE                    equ 0001h
TU16APS_TU16APS1_LENGTH                  equ 0001h
TU16APS_TU16APS1_MASK                    equ 0002h
TU16APS_TU16APS2_POSN                    equ 0002h
TU16APS_TU16APS2_POSITION                equ 0002h
TU16APS_TU16APS2_SIZE                    equ 0001h
TU16APS_TU16APS2_LENGTH                  equ 0001h
TU16APS_TU16APS2_MASK                    equ 0004h
TU16APS_TU16APS3_POSN                    equ 0003h
TU16APS_TU16APS3_POSITION                equ 0003h
TU16APS_TU16APS3_SIZE                    equ 0001h
TU16APS_TU16APS3_LENGTH                  equ 0001h
TU16APS_TU16APS3_MASK                    equ 0008h
TU16APS_TU16APS4_POSN                    equ 0004h
TU16APS_TU16APS4_POSITION                equ 0004h
TU16APS_TU16APS4_SIZE                    equ 0001h
TU16APS_TU16APS4_LENGTH                  equ 0001h
TU16APS_TU16APS4_MASK                    equ 0010h
TU16APS_TU16APS5_POSN                    equ 0005h
TU16APS_TU16APS5_POSITION                equ 0005h
TU16APS_TU16APS5_SIZE                    equ 0001h
TU16APS_TU16APS5_LENGTH                  equ 0001h
TU16APS_TU16APS5_MASK                    equ 0020h
TU16APS_TU16APS6_POSN                    equ 0006h
TU16APS_TU16APS6_POSITION                equ 0006h
TU16APS_TU16APS6_SIZE                    equ 0001h
TU16APS_TU16APS6_LENGTH                  equ 0001h
TU16APS_TU16APS6_MASK                    equ 0040h
TU16APS_TU16APS7_POSN                    equ 0007h
TU16APS_TU16APS7_POSITION                equ 0007h
TU16APS_TU16APS7_SIZE                    equ 0001h
TU16APS_TU16APS7_LENGTH                  equ 0001h
TU16APS_TU16APS7_MASK                    equ 0080h
TU16APS_TU16APS_POSN                     equ 0000h
TU16APS_TU16APS_POSITION                 equ 0000h
TU16APS_TU16APS_SIZE                     equ 0008h
TU16APS_TU16APS_LENGTH                   equ 0008h
TU16APS_TU16APS_MASK                     equ 00FFh

// Register: TU16ATMR
#define TU16ATMR TU16ATMR
TU16ATMR                                 equ 0130h

// Register: TU16ATMRL
#define TU16ATMRL TU16ATMRL
TU16ATMRL                                equ 0130h
// bitfield definitions
TU16ATMRL_TMRL_POSN                      equ 0000h
TU16ATMRL_TMRL_POSITION                  equ 0000h
TU16ATMRL_TMRL_SIZE                      equ 0008h
TU16ATMRL_TMRL_LENGTH                    equ 0008h
TU16ATMRL_TMRL_MASK                      equ 00FFh
TU16ATMRL_TMRL0_POSN                     equ 0000h
TU16ATMRL_TMRL0_POSITION                 equ 0000h
TU16ATMRL_TMRL0_SIZE                     equ 0001h
TU16ATMRL_TMRL0_LENGTH                   equ 0001h
TU16ATMRL_TMRL0_MASK                     equ 0001h
TU16ATMRL_TMRL1_POSN                     equ 0001h
TU16ATMRL_TMRL1_POSITION                 equ 0001h
TU16ATMRL_TMRL1_SIZE                     equ 0001h
TU16ATMRL_TMRL1_LENGTH                   equ 0001h
TU16ATMRL_TMRL1_MASK                     equ 0002h
TU16ATMRL_TMRL2_POSN                     equ 0002h
TU16ATMRL_TMRL2_POSITION                 equ 0002h
TU16ATMRL_TMRL2_SIZE                     equ 0001h
TU16ATMRL_TMRL2_LENGTH                   equ 0001h
TU16ATMRL_TMRL2_MASK                     equ 0004h
TU16ATMRL_TMRL3_POSN                     equ 0003h
TU16ATMRL_TMRL3_POSITION                 equ 0003h
TU16ATMRL_TMRL3_SIZE                     equ 0001h
TU16ATMRL_TMRL3_LENGTH                   equ 0001h
TU16ATMRL_TMRL3_MASK                     equ 0008h
TU16ATMRL_TMRL4_POSN                     equ 0004h
TU16ATMRL_TMRL4_POSITION                 equ 0004h
TU16ATMRL_TMRL4_SIZE                     equ 0001h
TU16ATMRL_TMRL4_LENGTH                   equ 0001h
TU16ATMRL_TMRL4_MASK                     equ 0010h
TU16ATMRL_TMRL5_POSN                     equ 0005h
TU16ATMRL_TMRL5_POSITION                 equ 0005h
TU16ATMRL_TMRL5_SIZE                     equ 0001h
TU16ATMRL_TMRL5_LENGTH                   equ 0001h
TU16ATMRL_TMRL5_MASK                     equ 0020h
TU16ATMRL_TMRL6_POSN                     equ 0006h
TU16ATMRL_TMRL6_POSITION                 equ 0006h
TU16ATMRL_TMRL6_SIZE                     equ 0001h
TU16ATMRL_TMRL6_LENGTH                   equ 0001h
TU16ATMRL_TMRL6_MASK                     equ 0040h
TU16ATMRL_TMRL7_POSN                     equ 0007h
TU16ATMRL_TMRL7_POSITION                 equ 0007h
TU16ATMRL_TMRL7_SIZE                     equ 0001h
TU16ATMRL_TMRL7_LENGTH                   equ 0001h
TU16ATMRL_TMRL7_MASK                     equ 0080h
TU16ATMRL_TU16ATMRL0_POSN                equ 0000h
TU16ATMRL_TU16ATMRL0_POSITION            equ 0000h
TU16ATMRL_TU16ATMRL0_SIZE                equ 0001h
TU16ATMRL_TU16ATMRL0_LENGTH              equ 0001h
TU16ATMRL_TU16ATMRL0_MASK                equ 0001h
TU16ATMRL_TU16ATMRL1_POSN                equ 0001h
TU16ATMRL_TU16ATMRL1_POSITION            equ 0001h
TU16ATMRL_TU16ATMRL1_SIZE                equ 0001h
TU16ATMRL_TU16ATMRL1_LENGTH              equ 0001h
TU16ATMRL_TU16ATMRL1_MASK                equ 0002h
TU16ATMRL_TU16ATMRL2_POSN                equ 0002h
TU16ATMRL_TU16ATMRL2_POSITION            equ 0002h
TU16ATMRL_TU16ATMRL2_SIZE                equ 0001h
TU16ATMRL_TU16ATMRL2_LENGTH              equ 0001h
TU16ATMRL_TU16ATMRL2_MASK                equ 0004h
TU16ATMRL_TU16ATMRL3_POSN                equ 0003h
TU16ATMRL_TU16ATMRL3_POSITION            equ 0003h
TU16ATMRL_TU16ATMRL3_SIZE                equ 0001h
TU16ATMRL_TU16ATMRL3_LENGTH              equ 0001h
TU16ATMRL_TU16ATMRL3_MASK                equ 0008h
TU16ATMRL_TU16ATMRL4_POSN                equ 0004h
TU16ATMRL_TU16ATMRL4_POSITION            equ 0004h
TU16ATMRL_TU16ATMRL4_SIZE                equ 0001h
TU16ATMRL_TU16ATMRL4_LENGTH              equ 0001h
TU16ATMRL_TU16ATMRL4_MASK                equ 0010h
TU16ATMRL_TU16ATMRL5_POSN                equ 0005h
TU16ATMRL_TU16ATMRL5_POSITION            equ 0005h
TU16ATMRL_TU16ATMRL5_SIZE                equ 0001h
TU16ATMRL_TU16ATMRL5_LENGTH              equ 0001h
TU16ATMRL_TU16ATMRL5_MASK                equ 0020h
TU16ATMRL_TU16ATMRL6_POSN                equ 0006h
TU16ATMRL_TU16ATMRL6_POSITION            equ 0006h
TU16ATMRL_TU16ATMRL6_SIZE                equ 0001h
TU16ATMRL_TU16ATMRL6_LENGTH              equ 0001h
TU16ATMRL_TU16ATMRL6_MASK                equ 0040h
TU16ATMRL_TU16ATMRL7_POSN                equ 0007h
TU16ATMRL_TU16ATMRL7_POSITION            equ 0007h
TU16ATMRL_TU16ATMRL7_SIZE                equ 0001h
TU16ATMRL_TU16ATMRL7_LENGTH              equ 0001h
TU16ATMRL_TU16ATMRL7_MASK                equ 0080h
TU16ATMRL_TU16ATMR0_POSN                 equ 0000h
TU16ATMRL_TU16ATMR0_POSITION             equ 0000h
TU16ATMRL_TU16ATMR0_SIZE                 equ 0001h
TU16ATMRL_TU16ATMR0_LENGTH               equ 0001h
TU16ATMRL_TU16ATMR0_MASK                 equ 0001h
TU16ATMRL_TU16ATMR1_POSN                 equ 0001h
TU16ATMRL_TU16ATMR1_POSITION             equ 0001h
TU16ATMRL_TU16ATMR1_SIZE                 equ 0001h
TU16ATMRL_TU16ATMR1_LENGTH               equ 0001h
TU16ATMRL_TU16ATMR1_MASK                 equ 0002h
TU16ATMRL_TU16ATMR2_POSN                 equ 0002h
TU16ATMRL_TU16ATMR2_POSITION             equ 0002h
TU16ATMRL_TU16ATMR2_SIZE                 equ 0001h
TU16ATMRL_TU16ATMR2_LENGTH               equ 0001h
TU16ATMRL_TU16ATMR2_MASK                 equ 0004h
TU16ATMRL_TU16ATMR3_POSN                 equ 0003h
TU16ATMRL_TU16ATMR3_POSITION             equ 0003h
TU16ATMRL_TU16ATMR3_SIZE                 equ 0001h
TU16ATMRL_TU16ATMR3_LENGTH               equ 0001h
TU16ATMRL_TU16ATMR3_MASK                 equ 0008h
TU16ATMRL_TU16ATMR4_POSN                 equ 0004h
TU16ATMRL_TU16ATMR4_POSITION             equ 0004h
TU16ATMRL_TU16ATMR4_SIZE                 equ 0001h
TU16ATMRL_TU16ATMR4_LENGTH               equ 0001h
TU16ATMRL_TU16ATMR4_MASK                 equ 0010h
TU16ATMRL_TU16ATMR5_POSN                 equ 0005h
TU16ATMRL_TU16ATMR5_POSITION             equ 0005h
TU16ATMRL_TU16ATMR5_SIZE                 equ 0001h
TU16ATMRL_TU16ATMR5_LENGTH               equ 0001h
TU16ATMRL_TU16ATMR5_MASK                 equ 0020h
TU16ATMRL_TU16ATMR6_POSN                 equ 0006h
TU16ATMRL_TU16ATMR6_POSITION             equ 0006h
TU16ATMRL_TU16ATMR6_SIZE                 equ 0001h
TU16ATMRL_TU16ATMR6_LENGTH               equ 0001h
TU16ATMRL_TU16ATMR6_MASK                 equ 0040h
TU16ATMRL_TU16ATMR7_POSN                 equ 0007h
TU16ATMRL_TU16ATMR7_POSITION             equ 0007h
TU16ATMRL_TU16ATMR7_SIZE                 equ 0001h
TU16ATMRL_TU16ATMR7_LENGTH               equ 0001h
TU16ATMRL_TU16ATMR7_MASK                 equ 0080h

// Register: TU16ACRL
#define TU16ACRL TU16ACRL
TU16ACRL                                 equ 0130h
// bitfield definitions
TU16ACRL_CRL_POSN                        equ 0000h
TU16ACRL_CRL_POSITION                    equ 0000h
TU16ACRL_CRL_SIZE                        equ 0008h
TU16ACRL_CRL_LENGTH                      equ 0008h
TU16ACRL_CRL_MASK                        equ 00FFh
TU16ACRL_CRL0_POSN                       equ 0000h
TU16ACRL_CRL0_POSITION                   equ 0000h
TU16ACRL_CRL0_SIZE                       equ 0001h
TU16ACRL_CRL0_LENGTH                     equ 0001h
TU16ACRL_CRL0_MASK                       equ 0001h
TU16ACRL_CRL1_POSN                       equ 0001h
TU16ACRL_CRL1_POSITION                   equ 0001h
TU16ACRL_CRL1_SIZE                       equ 0001h
TU16ACRL_CRL1_LENGTH                     equ 0001h
TU16ACRL_CRL1_MASK                       equ 0002h
TU16ACRL_CRL2_POSN                       equ 0002h
TU16ACRL_CRL2_POSITION                   equ 0002h
TU16ACRL_CRL2_SIZE                       equ 0001h
TU16ACRL_CRL2_LENGTH                     equ 0001h
TU16ACRL_CRL2_MASK                       equ 0004h
TU16ACRL_CRL3_POSN                       equ 0003h
TU16ACRL_CRL3_POSITION                   equ 0003h
TU16ACRL_CRL3_SIZE                       equ 0001h
TU16ACRL_CRL3_LENGTH                     equ 0001h
TU16ACRL_CRL3_MASK                       equ 0008h
TU16ACRL_CRL4_POSN                       equ 0004h
TU16ACRL_CRL4_POSITION                   equ 0004h
TU16ACRL_CRL4_SIZE                       equ 0001h
TU16ACRL_CRL4_LENGTH                     equ 0001h
TU16ACRL_CRL4_MASK                       equ 0010h
TU16ACRL_CRL5_POSN                       equ 0005h
TU16ACRL_CRL5_POSITION                   equ 0005h
TU16ACRL_CRL5_SIZE                       equ 0001h
TU16ACRL_CRL5_LENGTH                     equ 0001h
TU16ACRL_CRL5_MASK                       equ 0020h
TU16ACRL_CRL6_POSN                       equ 0006h
TU16ACRL_CRL6_POSITION                   equ 0006h
TU16ACRL_CRL6_SIZE                       equ 0001h
TU16ACRL_CRL6_LENGTH                     equ 0001h
TU16ACRL_CRL6_MASK                       equ 0040h
TU16ACRL_CRL7_POSN                       equ 0007h
TU16ACRL_CRL7_POSITION                   equ 0007h
TU16ACRL_CRL7_SIZE                       equ 0001h
TU16ACRL_CRL7_LENGTH                     equ 0001h
TU16ACRL_CRL7_MASK                       equ 0080h
TU16ACRL_TU16ACRL0_POSN                  equ 0000h
TU16ACRL_TU16ACRL0_POSITION              equ 0000h
TU16ACRL_TU16ACRL0_SIZE                  equ 0001h
TU16ACRL_TU16ACRL0_LENGTH                equ 0001h
TU16ACRL_TU16ACRL0_MASK                  equ 0001h
TU16ACRL_TU16ACRL1_POSN                  equ 0001h
TU16ACRL_TU16ACRL1_POSITION              equ 0001h
TU16ACRL_TU16ACRL1_SIZE                  equ 0001h
TU16ACRL_TU16ACRL1_LENGTH                equ 0001h
TU16ACRL_TU16ACRL1_MASK                  equ 0002h
TU16ACRL_TU16ACRL2_POSN                  equ 0002h
TU16ACRL_TU16ACRL2_POSITION              equ 0002h
TU16ACRL_TU16ACRL2_SIZE                  equ 0001h
TU16ACRL_TU16ACRL2_LENGTH                equ 0001h
TU16ACRL_TU16ACRL2_MASK                  equ 0004h
TU16ACRL_TU16ACRL3_POSN                  equ 0003h
TU16ACRL_TU16ACRL3_POSITION              equ 0003h
TU16ACRL_TU16ACRL3_SIZE                  equ 0001h
TU16ACRL_TU16ACRL3_LENGTH                equ 0001h
TU16ACRL_TU16ACRL3_MASK                  equ 0008h
TU16ACRL_TU16ACRL4_POSN                  equ 0004h
TU16ACRL_TU16ACRL4_POSITION              equ 0004h
TU16ACRL_TU16ACRL4_SIZE                  equ 0001h
TU16ACRL_TU16ACRL4_LENGTH                equ 0001h
TU16ACRL_TU16ACRL4_MASK                  equ 0010h
TU16ACRL_TU16ACRL5_POSN                  equ 0005h
TU16ACRL_TU16ACRL5_POSITION              equ 0005h
TU16ACRL_TU16ACRL5_SIZE                  equ 0001h
TU16ACRL_TU16ACRL5_LENGTH                equ 0001h
TU16ACRL_TU16ACRL5_MASK                  equ 0020h
TU16ACRL_TU16ACRL6_POSN                  equ 0006h
TU16ACRL_TU16ACRL6_POSITION              equ 0006h
TU16ACRL_TU16ACRL6_SIZE                  equ 0001h
TU16ACRL_TU16ACRL6_LENGTH                equ 0001h
TU16ACRL_TU16ACRL6_MASK                  equ 0040h
TU16ACRL_TU16ACRL7_POSN                  equ 0007h
TU16ACRL_TU16ACRL7_POSITION              equ 0007h
TU16ACRL_TU16ACRL7_SIZE                  equ 0001h
TU16ACRL_TU16ACRL7_LENGTH                equ 0001h
TU16ACRL_TU16ACRL7_MASK                  equ 0080h
TU16ACRL_TU16ACR0_POSN                   equ 0000h
TU16ACRL_TU16ACR0_POSITION               equ 0000h
TU16ACRL_TU16ACR0_SIZE                   equ 0001h
TU16ACRL_TU16ACR0_LENGTH                 equ 0001h
TU16ACRL_TU16ACR0_MASK                   equ 0001h
TU16ACRL_TU16ACR1_POSN                   equ 0001h
TU16ACRL_TU16ACR1_POSITION               equ 0001h
TU16ACRL_TU16ACR1_SIZE                   equ 0001h
TU16ACRL_TU16ACR1_LENGTH                 equ 0001h
TU16ACRL_TU16ACR1_MASK                   equ 0002h
TU16ACRL_TU16ACR2_POSN                   equ 0002h
TU16ACRL_TU16ACR2_POSITION               equ 0002h
TU16ACRL_TU16ACR2_SIZE                   equ 0001h
TU16ACRL_TU16ACR2_LENGTH                 equ 0001h
TU16ACRL_TU16ACR2_MASK                   equ 0004h
TU16ACRL_TU16ACR3_POSN                   equ 0003h
TU16ACRL_TU16ACR3_POSITION               equ 0003h
TU16ACRL_TU16ACR3_SIZE                   equ 0001h
TU16ACRL_TU16ACR3_LENGTH                 equ 0001h
TU16ACRL_TU16ACR3_MASK                   equ 0008h
TU16ACRL_TU16ACR4_POSN                   equ 0004h
TU16ACRL_TU16ACR4_POSITION               equ 0004h
TU16ACRL_TU16ACR4_SIZE                   equ 0001h
TU16ACRL_TU16ACR4_LENGTH                 equ 0001h
TU16ACRL_TU16ACR4_MASK                   equ 0010h
TU16ACRL_TU16ACR5_POSN                   equ 0005h
TU16ACRL_TU16ACR5_POSITION               equ 0005h
TU16ACRL_TU16ACR5_SIZE                   equ 0001h
TU16ACRL_TU16ACR5_LENGTH                 equ 0001h
TU16ACRL_TU16ACR5_MASK                   equ 0020h
TU16ACRL_TU16ACR6_POSN                   equ 0006h
TU16ACRL_TU16ACR6_POSITION               equ 0006h
TU16ACRL_TU16ACR6_SIZE                   equ 0001h
TU16ACRL_TU16ACR6_LENGTH                 equ 0001h
TU16ACRL_TU16ACR6_MASK                   equ 0040h
TU16ACRL_TU16ACR7_POSN                   equ 0007h
TU16ACRL_TU16ACR7_POSITION               equ 0007h
TU16ACRL_TU16ACR7_SIZE                   equ 0001h
TU16ACRL_TU16ACR7_LENGTH                 equ 0001h
TU16ACRL_TU16ACR7_MASK                   equ 0080h

// Register: TU16ATMRH
#define TU16ATMRH TU16ATMRH
TU16ATMRH                                equ 0131h
// bitfield definitions
TU16ATMRH_TMRH_POSN                      equ 0000h
TU16ATMRH_TMRH_POSITION                  equ 0000h
TU16ATMRH_TMRH_SIZE                      equ 0008h
TU16ATMRH_TMRH_LENGTH                    equ 0008h
TU16ATMRH_TMRH_MASK                      equ 00FFh
TU16ATMRH_TMRH0_POSN                     equ 0000h
TU16ATMRH_TMRH0_POSITION                 equ 0000h
TU16ATMRH_TMRH0_SIZE                     equ 0001h
TU16ATMRH_TMRH0_LENGTH                   equ 0001h
TU16ATMRH_TMRH0_MASK                     equ 0001h
TU16ATMRH_TMRH1_POSN                     equ 0001h
TU16ATMRH_TMRH1_POSITION                 equ 0001h
TU16ATMRH_TMRH1_SIZE                     equ 0001h
TU16ATMRH_TMRH1_LENGTH                   equ 0001h
TU16ATMRH_TMRH1_MASK                     equ 0002h
TU16ATMRH_TMRH2_POSN                     equ 0002h
TU16ATMRH_TMRH2_POSITION                 equ 0002h
TU16ATMRH_TMRH2_SIZE                     equ 0001h
TU16ATMRH_TMRH2_LENGTH                   equ 0001h
TU16ATMRH_TMRH2_MASK                     equ 0004h
TU16ATMRH_TMRH3_POSN                     equ 0003h
TU16ATMRH_TMRH3_POSITION                 equ 0003h
TU16ATMRH_TMRH3_SIZE                     equ 0001h
TU16ATMRH_TMRH3_LENGTH                   equ 0001h
TU16ATMRH_TMRH3_MASK                     equ 0008h
TU16ATMRH_TMRH4_POSN                     equ 0004h
TU16ATMRH_TMRH4_POSITION                 equ 0004h
TU16ATMRH_TMRH4_SIZE                     equ 0001h
TU16ATMRH_TMRH4_LENGTH                   equ 0001h
TU16ATMRH_TMRH4_MASK                     equ 0010h
TU16ATMRH_TMRH5_POSN                     equ 0005h
TU16ATMRH_TMRH5_POSITION                 equ 0005h
TU16ATMRH_TMRH5_SIZE                     equ 0001h
TU16ATMRH_TMRH5_LENGTH                   equ 0001h
TU16ATMRH_TMRH5_MASK                     equ 0020h
TU16ATMRH_TMRH6_POSN                     equ 0006h
TU16ATMRH_TMRH6_POSITION                 equ 0006h
TU16ATMRH_TMRH6_SIZE                     equ 0001h
TU16ATMRH_TMRH6_LENGTH                   equ 0001h
TU16ATMRH_TMRH6_MASK                     equ 0040h
TU16ATMRH_TMRH7_POSN                     equ 0007h
TU16ATMRH_TMRH7_POSITION                 equ 0007h
TU16ATMRH_TMRH7_SIZE                     equ 0001h
TU16ATMRH_TMRH7_LENGTH                   equ 0001h
TU16ATMRH_TMRH7_MASK                     equ 0080h
TU16ATMRH_TU16ATMRH0_POSN                equ 0000h
TU16ATMRH_TU16ATMRH0_POSITION            equ 0000h
TU16ATMRH_TU16ATMRH0_SIZE                equ 0001h
TU16ATMRH_TU16ATMRH0_LENGTH              equ 0001h
TU16ATMRH_TU16ATMRH0_MASK                equ 0001h
TU16ATMRH_TU16ATMRH1_POSN                equ 0001h
TU16ATMRH_TU16ATMRH1_POSITION            equ 0001h
TU16ATMRH_TU16ATMRH1_SIZE                equ 0001h
TU16ATMRH_TU16ATMRH1_LENGTH              equ 0001h
TU16ATMRH_TU16ATMRH1_MASK                equ 0002h
TU16ATMRH_TU16ATMRH2_POSN                equ 0002h
TU16ATMRH_TU16ATMRH2_POSITION            equ 0002h
TU16ATMRH_TU16ATMRH2_SIZE                equ 0001h
TU16ATMRH_TU16ATMRH2_LENGTH              equ 0001h
TU16ATMRH_TU16ATMRH2_MASK                equ 0004h
TU16ATMRH_TU16ATMRH3_POSN                equ 0003h
TU16ATMRH_TU16ATMRH3_POSITION            equ 0003h
TU16ATMRH_TU16ATMRH3_SIZE                equ 0001h
TU16ATMRH_TU16ATMRH3_LENGTH              equ 0001h
TU16ATMRH_TU16ATMRH3_MASK                equ 0008h
TU16ATMRH_TU16ATMRH4_POSN                equ 0004h
TU16ATMRH_TU16ATMRH4_POSITION            equ 0004h
TU16ATMRH_TU16ATMRH4_SIZE                equ 0001h
TU16ATMRH_TU16ATMRH4_LENGTH              equ 0001h
TU16ATMRH_TU16ATMRH4_MASK                equ 0010h
TU16ATMRH_TU16ATMRH5_POSN                equ 0005h
TU16ATMRH_TU16ATMRH5_POSITION            equ 0005h
TU16ATMRH_TU16ATMRH5_SIZE                equ 0001h
TU16ATMRH_TU16ATMRH5_LENGTH              equ 0001h
TU16ATMRH_TU16ATMRH5_MASK                equ 0020h
TU16ATMRH_TU16ATMRH6_POSN                equ 0006h
TU16ATMRH_TU16ATMRH6_POSITION            equ 0006h
TU16ATMRH_TU16ATMRH6_SIZE                equ 0001h
TU16ATMRH_TU16ATMRH6_LENGTH              equ 0001h
TU16ATMRH_TU16ATMRH6_MASK                equ 0040h
TU16ATMRH_TU16ATMRH7_POSN                equ 0007h
TU16ATMRH_TU16ATMRH7_POSITION            equ 0007h
TU16ATMRH_TU16ATMRH7_SIZE                equ 0001h
TU16ATMRH_TU16ATMRH7_LENGTH              equ 0001h
TU16ATMRH_TU16ATMRH7_MASK                equ 0080h
TU16ATMRH_TU16ATMR8_POSN                 equ 0000h
TU16ATMRH_TU16ATMR8_POSITION             equ 0000h
TU16ATMRH_TU16ATMR8_SIZE                 equ 0001h
TU16ATMRH_TU16ATMR8_LENGTH               equ 0001h
TU16ATMRH_TU16ATMR8_MASK                 equ 0001h
TU16ATMRH_TU16ATMR9_POSN                 equ 0001h
TU16ATMRH_TU16ATMR9_POSITION             equ 0001h
TU16ATMRH_TU16ATMR9_SIZE                 equ 0001h
TU16ATMRH_TU16ATMR9_LENGTH               equ 0001h
TU16ATMRH_TU16ATMR9_MASK                 equ 0002h
TU16ATMRH_TU16ATMR10_POSN                equ 0002h
TU16ATMRH_TU16ATMR10_POSITION            equ 0002h
TU16ATMRH_TU16ATMR10_SIZE                equ 0001h
TU16ATMRH_TU16ATMR10_LENGTH              equ 0001h
TU16ATMRH_TU16ATMR10_MASK                equ 0004h
TU16ATMRH_TU16ATMR11_POSN                equ 0003h
TU16ATMRH_TU16ATMR11_POSITION            equ 0003h
TU16ATMRH_TU16ATMR11_SIZE                equ 0001h
TU16ATMRH_TU16ATMR11_LENGTH              equ 0001h
TU16ATMRH_TU16ATMR11_MASK                equ 0008h
TU16ATMRH_TU16ATMR12_POSN                equ 0004h
TU16ATMRH_TU16ATMR12_POSITION            equ 0004h
TU16ATMRH_TU16ATMR12_SIZE                equ 0001h
TU16ATMRH_TU16ATMR12_LENGTH              equ 0001h
TU16ATMRH_TU16ATMR12_MASK                equ 0010h
TU16ATMRH_TU16ATMR13_POSN                equ 0005h
TU16ATMRH_TU16ATMR13_POSITION            equ 0005h
TU16ATMRH_TU16ATMR13_SIZE                equ 0001h
TU16ATMRH_TU16ATMR13_LENGTH              equ 0001h
TU16ATMRH_TU16ATMR13_MASK                equ 0020h
TU16ATMRH_TU16ATMR14_POSN                equ 0006h
TU16ATMRH_TU16ATMR14_POSITION            equ 0006h
TU16ATMRH_TU16ATMR14_SIZE                equ 0001h
TU16ATMRH_TU16ATMR14_LENGTH              equ 0001h
TU16ATMRH_TU16ATMR14_MASK                equ 0040h
TU16ATMRH_TU16ATMR15_POSN                equ 0007h
TU16ATMRH_TU16ATMR15_POSITION            equ 0007h
TU16ATMRH_TU16ATMR15_SIZE                equ 0001h
TU16ATMRH_TU16ATMR15_LENGTH              equ 0001h
TU16ATMRH_TU16ATMR15_MASK                equ 0080h

// Register: TU16ACRH
#define TU16ACRH TU16ACRH
TU16ACRH                                 equ 0131h
// bitfield definitions
TU16ACRH_CRH_POSN                        equ 0000h
TU16ACRH_CRH_POSITION                    equ 0000h
TU16ACRH_CRH_SIZE                        equ 0008h
TU16ACRH_CRH_LENGTH                      equ 0008h
TU16ACRH_CRH_MASK                        equ 00FFh
TU16ACRH_CRH0_POSN                       equ 0000h
TU16ACRH_CRH0_POSITION                   equ 0000h
TU16ACRH_CRH0_SIZE                       equ 0001h
TU16ACRH_CRH0_LENGTH                     equ 0001h
TU16ACRH_CRH0_MASK                       equ 0001h
TU16ACRH_CRH1_POSN                       equ 0001h
TU16ACRH_CRH1_POSITION                   equ 0001h
TU16ACRH_CRH1_SIZE                       equ 0001h
TU16ACRH_CRH1_LENGTH                     equ 0001h
TU16ACRH_CRH1_MASK                       equ 0002h
TU16ACRH_CRH2_POSN                       equ 0002h
TU16ACRH_CRH2_POSITION                   equ 0002h
TU16ACRH_CRH2_SIZE                       equ 0001h
TU16ACRH_CRH2_LENGTH                     equ 0001h
TU16ACRH_CRH2_MASK                       equ 0004h
TU16ACRH_CRH3_POSN                       equ 0003h
TU16ACRH_CRH3_POSITION                   equ 0003h
TU16ACRH_CRH3_SIZE                       equ 0001h
TU16ACRH_CRH3_LENGTH                     equ 0001h
TU16ACRH_CRH3_MASK                       equ 0008h
TU16ACRH_CRH4_POSN                       equ 0004h
TU16ACRH_CRH4_POSITION                   equ 0004h
TU16ACRH_CRH4_SIZE                       equ 0001h
TU16ACRH_CRH4_LENGTH                     equ 0001h
TU16ACRH_CRH4_MASK                       equ 0010h
TU16ACRH_CRH5_POSN                       equ 0005h
TU16ACRH_CRH5_POSITION                   equ 0005h
TU16ACRH_CRH5_SIZE                       equ 0001h
TU16ACRH_CRH5_LENGTH                     equ 0001h
TU16ACRH_CRH5_MASK                       equ 0020h
TU16ACRH_CRH6_POSN                       equ 0006h
TU16ACRH_CRH6_POSITION                   equ 0006h
TU16ACRH_CRH6_SIZE                       equ 0001h
TU16ACRH_CRH6_LENGTH                     equ 0001h
TU16ACRH_CRH6_MASK                       equ 0040h
TU16ACRH_CRH7_POSN                       equ 0007h
TU16ACRH_CRH7_POSITION                   equ 0007h
TU16ACRH_CRH7_SIZE                       equ 0001h
TU16ACRH_CRH7_LENGTH                     equ 0001h
TU16ACRH_CRH7_MASK                       equ 0080h
TU16ACRH_TU16ACRH0_POSN                  equ 0000h
TU16ACRH_TU16ACRH0_POSITION              equ 0000h
TU16ACRH_TU16ACRH0_SIZE                  equ 0001h
TU16ACRH_TU16ACRH0_LENGTH                equ 0001h
TU16ACRH_TU16ACRH0_MASK                  equ 0001h
TU16ACRH_TU16ACRH1_POSN                  equ 0001h
TU16ACRH_TU16ACRH1_POSITION              equ 0001h
TU16ACRH_TU16ACRH1_SIZE                  equ 0001h
TU16ACRH_TU16ACRH1_LENGTH                equ 0001h
TU16ACRH_TU16ACRH1_MASK                  equ 0002h
TU16ACRH_TU16ACRH2_POSN                  equ 0002h
TU16ACRH_TU16ACRH2_POSITION              equ 0002h
TU16ACRH_TU16ACRH2_SIZE                  equ 0001h
TU16ACRH_TU16ACRH2_LENGTH                equ 0001h
TU16ACRH_TU16ACRH2_MASK                  equ 0004h
TU16ACRH_TU16ACRH3_POSN                  equ 0003h
TU16ACRH_TU16ACRH3_POSITION              equ 0003h
TU16ACRH_TU16ACRH3_SIZE                  equ 0001h
TU16ACRH_TU16ACRH3_LENGTH                equ 0001h
TU16ACRH_TU16ACRH3_MASK                  equ 0008h
TU16ACRH_TU16ACRH4_POSN                  equ 0004h
TU16ACRH_TU16ACRH4_POSITION              equ 0004h
TU16ACRH_TU16ACRH4_SIZE                  equ 0001h
TU16ACRH_TU16ACRH4_LENGTH                equ 0001h
TU16ACRH_TU16ACRH4_MASK                  equ 0010h
TU16ACRH_TU16ACRH5_POSN                  equ 0005h
TU16ACRH_TU16ACRH5_POSITION              equ 0005h
TU16ACRH_TU16ACRH5_SIZE                  equ 0001h
TU16ACRH_TU16ACRH5_LENGTH                equ 0001h
TU16ACRH_TU16ACRH5_MASK                  equ 0020h
TU16ACRH_TU16ACRH6_POSN                  equ 0006h
TU16ACRH_TU16ACRH6_POSITION              equ 0006h
TU16ACRH_TU16ACRH6_SIZE                  equ 0001h
TU16ACRH_TU16ACRH6_LENGTH                equ 0001h
TU16ACRH_TU16ACRH6_MASK                  equ 0040h
TU16ACRH_TU16ACRH7_POSN                  equ 0007h
TU16ACRH_TU16ACRH7_POSITION              equ 0007h
TU16ACRH_TU16ACRH7_SIZE                  equ 0001h
TU16ACRH_TU16ACRH7_LENGTH                equ 0001h
TU16ACRH_TU16ACRH7_MASK                  equ 0080h
TU16ACRH_TU16ACR8_POSN                   equ 0000h
TU16ACRH_TU16ACR8_POSITION               equ 0000h
TU16ACRH_TU16ACR8_SIZE                   equ 0001h
TU16ACRH_TU16ACR8_LENGTH                 equ 0001h
TU16ACRH_TU16ACR8_MASK                   equ 0001h
TU16ACRH_TU16ACR9_POSN                   equ 0001h
TU16ACRH_TU16ACR9_POSITION               equ 0001h
TU16ACRH_TU16ACR9_SIZE                   equ 0001h
TU16ACRH_TU16ACR9_LENGTH                 equ 0001h
TU16ACRH_TU16ACR9_MASK                   equ 0002h
TU16ACRH_TU16ACR10_POSN                  equ 0002h
TU16ACRH_TU16ACR10_POSITION              equ 0002h
TU16ACRH_TU16ACR10_SIZE                  equ 0001h
TU16ACRH_TU16ACR10_LENGTH                equ 0001h
TU16ACRH_TU16ACR10_MASK                  equ 0004h
TU16ACRH_TU16ACR11_POSN                  equ 0003h
TU16ACRH_TU16ACR11_POSITION              equ 0003h
TU16ACRH_TU16ACR11_SIZE                  equ 0001h
TU16ACRH_TU16ACR11_LENGTH                equ 0001h
TU16ACRH_TU16ACR11_MASK                  equ 0008h
TU16ACRH_TU16ACR12_POSN                  equ 0004h
TU16ACRH_TU16ACR12_POSITION              equ 0004h
TU16ACRH_TU16ACR12_SIZE                  equ 0001h
TU16ACRH_TU16ACR12_LENGTH                equ 0001h
TU16ACRH_TU16ACR12_MASK                  equ 0010h
TU16ACRH_TU16ACR13_POSN                  equ 0005h
TU16ACRH_TU16ACR13_POSITION              equ 0005h
TU16ACRH_TU16ACR13_SIZE                  equ 0001h
TU16ACRH_TU16ACR13_LENGTH                equ 0001h
TU16ACRH_TU16ACR13_MASK                  equ 0020h
TU16ACRH_TU16ACR14_POSN                  equ 0006h
TU16ACRH_TU16ACR14_POSITION              equ 0006h
TU16ACRH_TU16ACR14_SIZE                  equ 0001h
TU16ACRH_TU16ACR14_LENGTH                equ 0001h
TU16ACRH_TU16ACR14_MASK                  equ 0040h
TU16ACRH_TU16ACR15_POSN                  equ 0007h
TU16ACRH_TU16ACR15_POSITION              equ 0007h
TU16ACRH_TU16ACR15_SIZE                  equ 0001h
TU16ACRH_TU16ACR15_LENGTH                equ 0001h
TU16ACRH_TU16ACR15_MASK                  equ 0080h

// Register: TU16ATMRT
#define TU16ATMRT TU16ATMRT
TU16ATMRT                                equ 0133h
// bitfield definitions
TU16ATMRT_TMRT_POSN                      equ 0000h
TU16ATMRT_TMRT_POSITION                  equ 0000h
TU16ATMRT_TMRT_SIZE                      equ 0008h
TU16ATMRT_TMRT_LENGTH                    equ 0008h
TU16ATMRT_TMRT_MASK                      equ 00FFh
TU16ATMRT_TMRT0_POSN                     equ 0000h
TU16ATMRT_TMRT0_POSITION                 equ 0000h
TU16ATMRT_TMRT0_SIZE                     equ 0001h
TU16ATMRT_TMRT0_LENGTH                   equ 0001h
TU16ATMRT_TMRT0_MASK                     equ 0001h
TU16ATMRT_TMRT1_POSN                     equ 0001h
TU16ATMRT_TMRT1_POSITION                 equ 0001h
TU16ATMRT_TMRT1_SIZE                     equ 0001h
TU16ATMRT_TMRT1_LENGTH                   equ 0001h
TU16ATMRT_TMRT1_MASK                     equ 0002h
TU16ATMRT_TMRT2_POSN                     equ 0002h
TU16ATMRT_TMRT2_POSITION                 equ 0002h
TU16ATMRT_TMRT2_SIZE                     equ 0001h
TU16ATMRT_TMRT2_LENGTH                   equ 0001h
TU16ATMRT_TMRT2_MASK                     equ 0004h
TU16ATMRT_TMRT3_POSN                     equ 0003h
TU16ATMRT_TMRT3_POSITION                 equ 0003h
TU16ATMRT_TMRT3_SIZE                     equ 0001h
TU16ATMRT_TMRT3_LENGTH                   equ 0001h
TU16ATMRT_TMRT3_MASK                     equ 0008h
TU16ATMRT_TMRT4_POSN                     equ 0004h
TU16ATMRT_TMRT4_POSITION                 equ 0004h
TU16ATMRT_TMRT4_SIZE                     equ 0001h
TU16ATMRT_TMRT4_LENGTH                   equ 0001h
TU16ATMRT_TMRT4_MASK                     equ 0010h
TU16ATMRT_TMRT5_POSN                     equ 0005h
TU16ATMRT_TMRT5_POSITION                 equ 0005h
TU16ATMRT_TMRT5_SIZE                     equ 0001h
TU16ATMRT_TMRT5_LENGTH                   equ 0001h
TU16ATMRT_TMRT5_MASK                     equ 0020h
TU16ATMRT_TMRT6_POSN                     equ 0006h
TU16ATMRT_TMRT6_POSITION                 equ 0006h
TU16ATMRT_TMRT6_SIZE                     equ 0001h
TU16ATMRT_TMRT6_LENGTH                   equ 0001h
TU16ATMRT_TMRT6_MASK                     equ 0040h
TU16ATMRT_TMRT7_POSN                     equ 0007h
TU16ATMRT_TMRT7_POSITION                 equ 0007h
TU16ATMRT_TMRT7_SIZE                     equ 0001h
TU16ATMRT_TMRT7_LENGTH                   equ 0001h
TU16ATMRT_TMRT7_MASK                     equ 0080h
TU16ATMRT_TU16ATMRT0_POSN                equ 0000h
TU16ATMRT_TU16ATMRT0_POSITION            equ 0000h
TU16ATMRT_TU16ATMRT0_SIZE                equ 0001h
TU16ATMRT_TU16ATMRT0_LENGTH              equ 0001h
TU16ATMRT_TU16ATMRT0_MASK                equ 0001h
TU16ATMRT_TU16ATMRT1_POSN                equ 0001h
TU16ATMRT_TU16ATMRT1_POSITION            equ 0001h
TU16ATMRT_TU16ATMRT1_SIZE                equ 0001h
TU16ATMRT_TU16ATMRT1_LENGTH              equ 0001h
TU16ATMRT_TU16ATMRT1_MASK                equ 0002h
TU16ATMRT_TU16ATMRT2_POSN                equ 0002h
TU16ATMRT_TU16ATMRT2_POSITION            equ 0002h
TU16ATMRT_TU16ATMRT2_SIZE                equ 0001h
TU16ATMRT_TU16ATMRT2_LENGTH              equ 0001h
TU16ATMRT_TU16ATMRT2_MASK                equ 0004h
TU16ATMRT_TU16ATMRT3_POSN                equ 0003h
TU16ATMRT_TU16ATMRT3_POSITION            equ 0003h
TU16ATMRT_TU16ATMRT3_SIZE                equ 0001h
TU16ATMRT_TU16ATMRT3_LENGTH              equ 0001h
TU16ATMRT_TU16ATMRT3_MASK                equ 0008h
TU16ATMRT_TU16ATMRT4_POSN                equ 0004h
TU16ATMRT_TU16ATMRT4_POSITION            equ 0004h
TU16ATMRT_TU16ATMRT4_SIZE                equ 0001h
TU16ATMRT_TU16ATMRT4_LENGTH              equ 0001h
TU16ATMRT_TU16ATMRT4_MASK                equ 0010h
TU16ATMRT_TU16ATMRT5_POSN                equ 0005h
TU16ATMRT_TU16ATMRT5_POSITION            equ 0005h
TU16ATMRT_TU16ATMRT5_SIZE                equ 0001h
TU16ATMRT_TU16ATMRT5_LENGTH              equ 0001h
TU16ATMRT_TU16ATMRT5_MASK                equ 0020h
TU16ATMRT_TU16ATMRT6_POSN                equ 0006h
TU16ATMRT_TU16ATMRT6_POSITION            equ 0006h
TU16ATMRT_TU16ATMRT6_SIZE                equ 0001h
TU16ATMRT_TU16ATMRT6_LENGTH              equ 0001h
TU16ATMRT_TU16ATMRT6_MASK                equ 0040h
TU16ATMRT_TU16ATMRT7_POSN                equ 0007h
TU16ATMRT_TU16ATMRT7_POSITION            equ 0007h
TU16ATMRT_TU16ATMRT7_SIZE                equ 0001h
TU16ATMRT_TU16ATMRT7_LENGTH              equ 0001h
TU16ATMRT_TU16ATMRT7_MASK                equ 0080h
TU16ATMRT_TU16ATMR24_POSN                equ 0000h
TU16ATMRT_TU16ATMR24_POSITION            equ 0000h
TU16ATMRT_TU16ATMR24_SIZE                equ 0001h
TU16ATMRT_TU16ATMR24_LENGTH              equ 0001h
TU16ATMRT_TU16ATMR24_MASK                equ 0001h
TU16ATMRT_TU16ATMR25_POSN                equ 0001h
TU16ATMRT_TU16ATMR25_POSITION            equ 0001h
TU16ATMRT_TU16ATMR25_SIZE                equ 0001h
TU16ATMRT_TU16ATMR25_LENGTH              equ 0001h
TU16ATMRT_TU16ATMR25_MASK                equ 0002h
TU16ATMRT_TU16ATMR26_POSN                equ 0002h
TU16ATMRT_TU16ATMR26_POSITION            equ 0002h
TU16ATMRT_TU16ATMR26_SIZE                equ 0001h
TU16ATMRT_TU16ATMR26_LENGTH              equ 0001h
TU16ATMRT_TU16ATMR26_MASK                equ 0004h
TU16ATMRT_TU16ATMR27_POSN                equ 0003h
TU16ATMRT_TU16ATMR27_POSITION            equ 0003h
TU16ATMRT_TU16ATMR27_SIZE                equ 0001h
TU16ATMRT_TU16ATMR27_LENGTH              equ 0001h
TU16ATMRT_TU16ATMR27_MASK                equ 0008h
TU16ATMRT_TU16ATMR28_POSN                equ 0004h
TU16ATMRT_TU16ATMR28_POSITION            equ 0004h
TU16ATMRT_TU16ATMR28_SIZE                equ 0001h
TU16ATMRT_TU16ATMR28_LENGTH              equ 0001h
TU16ATMRT_TU16ATMR28_MASK                equ 0010h
TU16ATMRT_TU16ATMR29_POSN                equ 0005h
TU16ATMRT_TU16ATMR29_POSITION            equ 0005h
TU16ATMRT_TU16ATMR29_SIZE                equ 0001h
TU16ATMRT_TU16ATMR29_LENGTH              equ 0001h
TU16ATMRT_TU16ATMR29_MASK                equ 0020h
TU16ATMRT_TU16ATMR30_POSN                equ 0006h
TU16ATMRT_TU16ATMR30_POSITION            equ 0006h
TU16ATMRT_TU16ATMR30_SIZE                equ 0001h
TU16ATMRT_TU16ATMR30_LENGTH              equ 0001h
TU16ATMRT_TU16ATMR30_MASK                equ 0040h
TU16ATMRT_TU16ATMR31_POSN                equ 0007h
TU16ATMRT_TU16ATMR31_POSITION            equ 0007h
TU16ATMRT_TU16ATMR31_SIZE                equ 0001h
TU16ATMRT_TU16ATMR31_LENGTH              equ 0001h
TU16ATMRT_TU16ATMR31_MASK                equ 0080h

// Register: TU16ACRT
#define TU16ACRT TU16ACRT
TU16ACRT                                 equ 0133h
// bitfield definitions
TU16ACRT_CRT_POSN                        equ 0000h
TU16ACRT_CRT_POSITION                    equ 0000h
TU16ACRT_CRT_SIZE                        equ 0008h
TU16ACRT_CRT_LENGTH                      equ 0008h
TU16ACRT_CRT_MASK                        equ 00FFh
TU16ACRT_CRT0_POSN                       equ 0000h
TU16ACRT_CRT0_POSITION                   equ 0000h
TU16ACRT_CRT0_SIZE                       equ 0001h
TU16ACRT_CRT0_LENGTH                     equ 0001h
TU16ACRT_CRT0_MASK                       equ 0001h
TU16ACRT_CRT1_POSN                       equ 0001h
TU16ACRT_CRT1_POSITION                   equ 0001h
TU16ACRT_CRT1_SIZE                       equ 0001h
TU16ACRT_CRT1_LENGTH                     equ 0001h
TU16ACRT_CRT1_MASK                       equ 0002h
TU16ACRT_CRT2_POSN                       equ 0002h
TU16ACRT_CRT2_POSITION                   equ 0002h
TU16ACRT_CRT2_SIZE                       equ 0001h
TU16ACRT_CRT2_LENGTH                     equ 0001h
TU16ACRT_CRT2_MASK                       equ 0004h
TU16ACRT_CRT3_POSN                       equ 0003h
TU16ACRT_CRT3_POSITION                   equ 0003h
TU16ACRT_CRT3_SIZE                       equ 0001h
TU16ACRT_CRT3_LENGTH                     equ 0001h
TU16ACRT_CRT3_MASK                       equ 0008h
TU16ACRT_CRT4_POSN                       equ 0004h
TU16ACRT_CRT4_POSITION                   equ 0004h
TU16ACRT_CRT4_SIZE                       equ 0001h
TU16ACRT_CRT4_LENGTH                     equ 0001h
TU16ACRT_CRT4_MASK                       equ 0010h
TU16ACRT_CRT5_POSN                       equ 0005h
TU16ACRT_CRT5_POSITION                   equ 0005h
TU16ACRT_CRT5_SIZE                       equ 0001h
TU16ACRT_CRT5_LENGTH                     equ 0001h
TU16ACRT_CRT5_MASK                       equ 0020h
TU16ACRT_CRT6_POSN                       equ 0006h
TU16ACRT_CRT6_POSITION                   equ 0006h
TU16ACRT_CRT6_SIZE                       equ 0001h
TU16ACRT_CRT6_LENGTH                     equ 0001h
TU16ACRT_CRT6_MASK                       equ 0040h
TU16ACRT_CRT7_POSN                       equ 0007h
TU16ACRT_CRT7_POSITION                   equ 0007h
TU16ACRT_CRT7_SIZE                       equ 0001h
TU16ACRT_CRT7_LENGTH                     equ 0001h
TU16ACRT_CRT7_MASK                       equ 0080h
TU16ACRT_TU16ACRT0_POSN                  equ 0000h
TU16ACRT_TU16ACRT0_POSITION              equ 0000h
TU16ACRT_TU16ACRT0_SIZE                  equ 0001h
TU16ACRT_TU16ACRT0_LENGTH                equ 0001h
TU16ACRT_TU16ACRT0_MASK                  equ 0001h
TU16ACRT_TU16ACRT1_POSN                  equ 0001h
TU16ACRT_TU16ACRT1_POSITION              equ 0001h
TU16ACRT_TU16ACRT1_SIZE                  equ 0001h
TU16ACRT_TU16ACRT1_LENGTH                equ 0001h
TU16ACRT_TU16ACRT1_MASK                  equ 0002h
TU16ACRT_TU16ACRT2_POSN                  equ 0002h
TU16ACRT_TU16ACRT2_POSITION              equ 0002h
TU16ACRT_TU16ACRT2_SIZE                  equ 0001h
TU16ACRT_TU16ACRT2_LENGTH                equ 0001h
TU16ACRT_TU16ACRT2_MASK                  equ 0004h
TU16ACRT_TU16ACRT3_POSN                  equ 0003h
TU16ACRT_TU16ACRT3_POSITION              equ 0003h
TU16ACRT_TU16ACRT3_SIZE                  equ 0001h
TU16ACRT_TU16ACRT3_LENGTH                equ 0001h
TU16ACRT_TU16ACRT3_MASK                  equ 0008h
TU16ACRT_TU16ACRT4_POSN                  equ 0004h
TU16ACRT_TU16ACRT4_POSITION              equ 0004h
TU16ACRT_TU16ACRT4_SIZE                  equ 0001h
TU16ACRT_TU16ACRT4_LENGTH                equ 0001h
TU16ACRT_TU16ACRT4_MASK                  equ 0010h
TU16ACRT_TU16ACRT5_POSN                  equ 0005h
TU16ACRT_TU16ACRT5_POSITION              equ 0005h
TU16ACRT_TU16ACRT5_SIZE                  equ 0001h
TU16ACRT_TU16ACRT5_LENGTH                equ 0001h
TU16ACRT_TU16ACRT5_MASK                  equ 0020h
TU16ACRT_TU16ACRT6_POSN                  equ 0006h
TU16ACRT_TU16ACRT6_POSITION              equ 0006h
TU16ACRT_TU16ACRT6_SIZE                  equ 0001h
TU16ACRT_TU16ACRT6_LENGTH                equ 0001h
TU16ACRT_TU16ACRT6_MASK                  equ 0040h
TU16ACRT_TU16ACRT7_POSN                  equ 0007h
TU16ACRT_TU16ACRT7_POSITION              equ 0007h
TU16ACRT_TU16ACRT7_SIZE                  equ 0001h
TU16ACRT_TU16ACRT7_LENGTH                equ 0001h
TU16ACRT_TU16ACRT7_MASK                  equ 0080h
TU16ACRT_TU16ACR24_POSN                  equ 0000h
TU16ACRT_TU16ACR24_POSITION              equ 0000h
TU16ACRT_TU16ACR24_SIZE                  equ 0001h
TU16ACRT_TU16ACR24_LENGTH                equ 0001h
TU16ACRT_TU16ACR24_MASK                  equ 0001h
TU16ACRT_TU16ACR25_POSN                  equ 0001h
TU16ACRT_TU16ACR25_POSITION              equ 0001h
TU16ACRT_TU16ACR25_SIZE                  equ 0001h
TU16ACRT_TU16ACR25_LENGTH                equ 0001h
TU16ACRT_TU16ACR25_MASK                  equ 0002h
TU16ACRT_TU16ACR26_POSN                  equ 0002h
TU16ACRT_TU16ACR26_POSITION              equ 0002h
TU16ACRT_TU16ACR26_SIZE                  equ 0001h
TU16ACRT_TU16ACR26_LENGTH                equ 0001h
TU16ACRT_TU16ACR26_MASK                  equ 0004h
TU16ACRT_TU16ACR27_POSN                  equ 0003h
TU16ACRT_TU16ACR27_POSITION              equ 0003h
TU16ACRT_TU16ACR27_SIZE                  equ 0001h
TU16ACRT_TU16ACR27_LENGTH                equ 0001h
TU16ACRT_TU16ACR27_MASK                  equ 0008h
TU16ACRT_TU16ACR28_POSN                  equ 0004h
TU16ACRT_TU16ACR28_POSITION              equ 0004h
TU16ACRT_TU16ACR28_SIZE                  equ 0001h
TU16ACRT_TU16ACR28_LENGTH                equ 0001h
TU16ACRT_TU16ACR28_MASK                  equ 0010h
TU16ACRT_TU16ACR29_POSN                  equ 0005h
TU16ACRT_TU16ACR29_POSITION              equ 0005h
TU16ACRT_TU16ACR29_SIZE                  equ 0001h
TU16ACRT_TU16ACR29_LENGTH                equ 0001h
TU16ACRT_TU16ACR29_MASK                  equ 0020h
TU16ACRT_TU16ACR30_POSN                  equ 0006h
TU16ACRT_TU16ACR30_POSITION              equ 0006h
TU16ACRT_TU16ACR30_SIZE                  equ 0001h
TU16ACRT_TU16ACR30_LENGTH                equ 0001h
TU16ACRT_TU16ACR30_MASK                  equ 0040h
TU16ACRT_TU16ACR31_POSN                  equ 0007h
TU16ACRT_TU16ACR31_POSITION              equ 0007h
TU16ACRT_TU16ACR31_SIZE                  equ 0001h
TU16ACRT_TU16ACR31_LENGTH                equ 0001h
TU16ACRT_TU16ACR31_MASK                  equ 0080h

// Register: TU16APR
#define TU16APR TU16APR
TU16APR                                  equ 0134h

// Register: TU16APRL
#define TU16APRL TU16APRL
TU16APRL                                 equ 0134h
// bitfield definitions
TU16APRL_PRL_POSN                        equ 0000h
TU16APRL_PRL_POSITION                    equ 0000h
TU16APRL_PRL_SIZE                        equ 0008h
TU16APRL_PRL_LENGTH                      equ 0008h
TU16APRL_PRL_MASK                        equ 00FFh
TU16APRL_PRL0_POSN                       equ 0000h
TU16APRL_PRL0_POSITION                   equ 0000h
TU16APRL_PRL0_SIZE                       equ 0001h
TU16APRL_PRL0_LENGTH                     equ 0001h
TU16APRL_PRL0_MASK                       equ 0001h
TU16APRL_PRL1_POSN                       equ 0001h
TU16APRL_PRL1_POSITION                   equ 0001h
TU16APRL_PRL1_SIZE                       equ 0001h
TU16APRL_PRL1_LENGTH                     equ 0001h
TU16APRL_PRL1_MASK                       equ 0002h
TU16APRL_PRL2_POSN                       equ 0002h
TU16APRL_PRL2_POSITION                   equ 0002h
TU16APRL_PRL2_SIZE                       equ 0001h
TU16APRL_PRL2_LENGTH                     equ 0001h
TU16APRL_PRL2_MASK                       equ 0004h
TU16APRL_PRL3_POSN                       equ 0003h
TU16APRL_PRL3_POSITION                   equ 0003h
TU16APRL_PRL3_SIZE                       equ 0001h
TU16APRL_PRL3_LENGTH                     equ 0001h
TU16APRL_PRL3_MASK                       equ 0008h
TU16APRL_PRL4_POSN                       equ 0004h
TU16APRL_PRL4_POSITION                   equ 0004h
TU16APRL_PRL4_SIZE                       equ 0001h
TU16APRL_PRL4_LENGTH                     equ 0001h
TU16APRL_PRL4_MASK                       equ 0010h
TU16APRL_PRL5_POSN                       equ 0005h
TU16APRL_PRL5_POSITION                   equ 0005h
TU16APRL_PRL5_SIZE                       equ 0001h
TU16APRL_PRL5_LENGTH                     equ 0001h
TU16APRL_PRL5_MASK                       equ 0020h
TU16APRL_PRL6_POSN                       equ 0006h
TU16APRL_PRL6_POSITION                   equ 0006h
TU16APRL_PRL6_SIZE                       equ 0001h
TU16APRL_PRL6_LENGTH                     equ 0001h
TU16APRL_PRL6_MASK                       equ 0040h
TU16APRL_PRL7_POSN                       equ 0007h
TU16APRL_PRL7_POSITION                   equ 0007h
TU16APRL_PRL7_SIZE                       equ 0001h
TU16APRL_PRL7_LENGTH                     equ 0001h
TU16APRL_PRL7_MASK                       equ 0080h
TU16APRL_TU16APRL0_POSN                  equ 0000h
TU16APRL_TU16APRL0_POSITION              equ 0000h
TU16APRL_TU16APRL0_SIZE                  equ 0001h
TU16APRL_TU16APRL0_LENGTH                equ 0001h
TU16APRL_TU16APRL0_MASK                  equ 0001h
TU16APRL_TU16APRL1_POSN                  equ 0001h
TU16APRL_TU16APRL1_POSITION              equ 0001h
TU16APRL_TU16APRL1_SIZE                  equ 0001h
TU16APRL_TU16APRL1_LENGTH                equ 0001h
TU16APRL_TU16APRL1_MASK                  equ 0002h
TU16APRL_TU16APRL2_POSN                  equ 0002h
TU16APRL_TU16APRL2_POSITION              equ 0002h
TU16APRL_TU16APRL2_SIZE                  equ 0001h
TU16APRL_TU16APRL2_LENGTH                equ 0001h
TU16APRL_TU16APRL2_MASK                  equ 0004h
TU16APRL_TU16APRL3_POSN                  equ 0003h
TU16APRL_TU16APRL3_POSITION              equ 0003h
TU16APRL_TU16APRL3_SIZE                  equ 0001h
TU16APRL_TU16APRL3_LENGTH                equ 0001h
TU16APRL_TU16APRL3_MASK                  equ 0008h
TU16APRL_TU16APRL4_POSN                  equ 0004h
TU16APRL_TU16APRL4_POSITION              equ 0004h
TU16APRL_TU16APRL4_SIZE                  equ 0001h
TU16APRL_TU16APRL4_LENGTH                equ 0001h
TU16APRL_TU16APRL4_MASK                  equ 0010h
TU16APRL_TU16APRL5_POSN                  equ 0005h
TU16APRL_TU16APRL5_POSITION              equ 0005h
TU16APRL_TU16APRL5_SIZE                  equ 0001h
TU16APRL_TU16APRL5_LENGTH                equ 0001h
TU16APRL_TU16APRL5_MASK                  equ 0020h
TU16APRL_TU16APRL6_POSN                  equ 0006h
TU16APRL_TU16APRL6_POSITION              equ 0006h
TU16APRL_TU16APRL6_SIZE                  equ 0001h
TU16APRL_TU16APRL6_LENGTH                equ 0001h
TU16APRL_TU16APRL6_MASK                  equ 0040h
TU16APRL_TU16APRL7_POSN                  equ 0007h
TU16APRL_TU16APRL7_POSITION              equ 0007h
TU16APRL_TU16APRL7_SIZE                  equ 0001h
TU16APRL_TU16APRL7_LENGTH                equ 0001h
TU16APRL_TU16APRL7_MASK                  equ 0080h
TU16APRL_TU16APR0_POSN                   equ 0000h
TU16APRL_TU16APR0_POSITION               equ 0000h
TU16APRL_TU16APR0_SIZE                   equ 0001h
TU16APRL_TU16APR0_LENGTH                 equ 0001h
TU16APRL_TU16APR0_MASK                   equ 0001h
TU16APRL_TU16APR1_POSN                   equ 0001h
TU16APRL_TU16APR1_POSITION               equ 0001h
TU16APRL_TU16APR1_SIZE                   equ 0001h
TU16APRL_TU16APR1_LENGTH                 equ 0001h
TU16APRL_TU16APR1_MASK                   equ 0002h
TU16APRL_TU16APR2_POSN                   equ 0002h
TU16APRL_TU16APR2_POSITION               equ 0002h
TU16APRL_TU16APR2_SIZE                   equ 0001h
TU16APRL_TU16APR2_LENGTH                 equ 0001h
TU16APRL_TU16APR2_MASK                   equ 0004h
TU16APRL_TU16APR3_POSN                   equ 0003h
TU16APRL_TU16APR3_POSITION               equ 0003h
TU16APRL_TU16APR3_SIZE                   equ 0001h
TU16APRL_TU16APR3_LENGTH                 equ 0001h
TU16APRL_TU16APR3_MASK                   equ 0008h
TU16APRL_TU16APR4_POSN                   equ 0004h
TU16APRL_TU16APR4_POSITION               equ 0004h
TU16APRL_TU16APR4_SIZE                   equ 0001h
TU16APRL_TU16APR4_LENGTH                 equ 0001h
TU16APRL_TU16APR4_MASK                   equ 0010h
TU16APRL_TU16APR5_POSN                   equ 0005h
TU16APRL_TU16APR5_POSITION               equ 0005h
TU16APRL_TU16APR5_SIZE                   equ 0001h
TU16APRL_TU16APR5_LENGTH                 equ 0001h
TU16APRL_TU16APR5_MASK                   equ 0020h
TU16APRL_TU16APR6_POSN                   equ 0006h
TU16APRL_TU16APR6_POSITION               equ 0006h
TU16APRL_TU16APR6_SIZE                   equ 0001h
TU16APRL_TU16APR6_LENGTH                 equ 0001h
TU16APRL_TU16APR6_MASK                   equ 0040h
TU16APRL_TU16APR7_POSN                   equ 0007h
TU16APRL_TU16APR7_POSITION               equ 0007h
TU16APRL_TU16APR7_SIZE                   equ 0001h
TU16APRL_TU16APR7_LENGTH                 equ 0001h
TU16APRL_TU16APR7_MASK                   equ 0080h

// Register: TU16APRH
#define TU16APRH TU16APRH
TU16APRH                                 equ 0135h
// bitfield definitions
TU16APRH_PRH_POSN                        equ 0000h
TU16APRH_PRH_POSITION                    equ 0000h
TU16APRH_PRH_SIZE                        equ 0008h
TU16APRH_PRH_LENGTH                      equ 0008h
TU16APRH_PRH_MASK                        equ 00FFh
TU16APRH_PRH0_POSN                       equ 0000h
TU16APRH_PRH0_POSITION                   equ 0000h
TU16APRH_PRH0_SIZE                       equ 0001h
TU16APRH_PRH0_LENGTH                     equ 0001h
TU16APRH_PRH0_MASK                       equ 0001h
TU16APRH_PRH1_POSN                       equ 0001h
TU16APRH_PRH1_POSITION                   equ 0001h
TU16APRH_PRH1_SIZE                       equ 0001h
TU16APRH_PRH1_LENGTH                     equ 0001h
TU16APRH_PRH1_MASK                       equ 0002h
TU16APRH_PRH2_POSN                       equ 0002h
TU16APRH_PRH2_POSITION                   equ 0002h
TU16APRH_PRH2_SIZE                       equ 0001h
TU16APRH_PRH2_LENGTH                     equ 0001h
TU16APRH_PRH2_MASK                       equ 0004h
TU16APRH_PRH3_POSN                       equ 0003h
TU16APRH_PRH3_POSITION                   equ 0003h
TU16APRH_PRH3_SIZE                       equ 0001h
TU16APRH_PRH3_LENGTH                     equ 0001h
TU16APRH_PRH3_MASK                       equ 0008h
TU16APRH_PRH4_POSN                       equ 0004h
TU16APRH_PRH4_POSITION                   equ 0004h
TU16APRH_PRH4_SIZE                       equ 0001h
TU16APRH_PRH4_LENGTH                     equ 0001h
TU16APRH_PRH4_MASK                       equ 0010h
TU16APRH_PRH5_POSN                       equ 0005h
TU16APRH_PRH5_POSITION                   equ 0005h
TU16APRH_PRH5_SIZE                       equ 0001h
TU16APRH_PRH5_LENGTH                     equ 0001h
TU16APRH_PRH5_MASK                       equ 0020h
TU16APRH_PRH6_POSN                       equ 0006h
TU16APRH_PRH6_POSITION                   equ 0006h
TU16APRH_PRH6_SIZE                       equ 0001h
TU16APRH_PRH6_LENGTH                     equ 0001h
TU16APRH_PRH6_MASK                       equ 0040h
TU16APRH_PRH7_POSN                       equ 0007h
TU16APRH_PRH7_POSITION                   equ 0007h
TU16APRH_PRH7_SIZE                       equ 0001h
TU16APRH_PRH7_LENGTH                     equ 0001h
TU16APRH_PRH7_MASK                       equ 0080h
TU16APRH_TU16APRH0_POSN                  equ 0000h
TU16APRH_TU16APRH0_POSITION              equ 0000h
TU16APRH_TU16APRH0_SIZE                  equ 0001h
TU16APRH_TU16APRH0_LENGTH                equ 0001h
TU16APRH_TU16APRH0_MASK                  equ 0001h
TU16APRH_TU16APRH1_POSN                  equ 0001h
TU16APRH_TU16APRH1_POSITION              equ 0001h
TU16APRH_TU16APRH1_SIZE                  equ 0001h
TU16APRH_TU16APRH1_LENGTH                equ 0001h
TU16APRH_TU16APRH1_MASK                  equ 0002h
TU16APRH_TU16APRH2_POSN                  equ 0002h
TU16APRH_TU16APRH2_POSITION              equ 0002h
TU16APRH_TU16APRH2_SIZE                  equ 0001h
TU16APRH_TU16APRH2_LENGTH                equ 0001h
TU16APRH_TU16APRH2_MASK                  equ 0004h
TU16APRH_TU16APRH3_POSN                  equ 0003h
TU16APRH_TU16APRH3_POSITION              equ 0003h
TU16APRH_TU16APRH3_SIZE                  equ 0001h
TU16APRH_TU16APRH3_LENGTH                equ 0001h
TU16APRH_TU16APRH3_MASK                  equ 0008h
TU16APRH_TU16APRH4_POSN                  equ 0004h
TU16APRH_TU16APRH4_POSITION              equ 0004h
TU16APRH_TU16APRH4_SIZE                  equ 0001h
TU16APRH_TU16APRH4_LENGTH                equ 0001h
TU16APRH_TU16APRH4_MASK                  equ 0010h
TU16APRH_TU16APRH5_POSN                  equ 0005h
TU16APRH_TU16APRH5_POSITION              equ 0005h
TU16APRH_TU16APRH5_SIZE                  equ 0001h
TU16APRH_TU16APRH5_LENGTH                equ 0001h
TU16APRH_TU16APRH5_MASK                  equ 0020h
TU16APRH_TU16APRH6_POSN                  equ 0006h
TU16APRH_TU16APRH6_POSITION              equ 0006h
TU16APRH_TU16APRH6_SIZE                  equ 0001h
TU16APRH_TU16APRH6_LENGTH                equ 0001h
TU16APRH_TU16APRH6_MASK                  equ 0040h
TU16APRH_TU16APRH7_POSN                  equ 0007h
TU16APRH_TU16APRH7_POSITION              equ 0007h
TU16APRH_TU16APRH7_SIZE                  equ 0001h
TU16APRH_TU16APRH7_LENGTH                equ 0001h
TU16APRH_TU16APRH7_MASK                  equ 0080h
TU16APRH_TU16APR8_POSN                   equ 0000h
TU16APRH_TU16APR8_POSITION               equ 0000h
TU16APRH_TU16APR8_SIZE                   equ 0001h
TU16APRH_TU16APR8_LENGTH                 equ 0001h
TU16APRH_TU16APR8_MASK                   equ 0001h
TU16APRH_TU16APR9_POSN                   equ 0001h
TU16APRH_TU16APR9_POSITION               equ 0001h
TU16APRH_TU16APR9_SIZE                   equ 0001h
TU16APRH_TU16APR9_LENGTH                 equ 0001h
TU16APRH_TU16APR9_MASK                   equ 0002h
TU16APRH_TU16APR10_POSN                  equ 0002h
TU16APRH_TU16APR10_POSITION              equ 0002h
TU16APRH_TU16APR10_SIZE                  equ 0001h
TU16APRH_TU16APR10_LENGTH                equ 0001h
TU16APRH_TU16APR10_MASK                  equ 0004h
TU16APRH_TU16APR11_POSN                  equ 0003h
TU16APRH_TU16APR11_POSITION              equ 0003h
TU16APRH_TU16APR11_SIZE                  equ 0001h
TU16APRH_TU16APR11_LENGTH                equ 0001h
TU16APRH_TU16APR11_MASK                  equ 0008h
TU16APRH_TU16APR12_POSN                  equ 0004h
TU16APRH_TU16APR12_POSITION              equ 0004h
TU16APRH_TU16APR12_SIZE                  equ 0001h
TU16APRH_TU16APR12_LENGTH                equ 0001h
TU16APRH_TU16APR12_MASK                  equ 0010h
TU16APRH_TU16APR13_POSN                  equ 0005h
TU16APRH_TU16APR13_POSITION              equ 0005h
TU16APRH_TU16APR13_SIZE                  equ 0001h
TU16APRH_TU16APR13_LENGTH                equ 0001h
TU16APRH_TU16APR13_MASK                  equ 0020h
TU16APRH_TU16APR14_POSN                  equ 0006h
TU16APRH_TU16APR14_POSITION              equ 0006h
TU16APRH_TU16APR14_SIZE                  equ 0001h
TU16APRH_TU16APR14_LENGTH                equ 0001h
TU16APRH_TU16APR14_MASK                  equ 0040h
TU16APRH_TU16APR15_POSN                  equ 0007h
TU16APRH_TU16APR15_POSITION              equ 0007h
TU16APRH_TU16APR15_SIZE                  equ 0001h
TU16APRH_TU16APR15_LENGTH                equ 0001h
TU16APRH_TU16APR15_MASK                  equ 0080h

// Register: TU16APRT
#define TU16APRT TU16APRT
TU16APRT                                 equ 0137h
// bitfield definitions
TU16APRT_PRT_POSN                        equ 0000h
TU16APRT_PRT_POSITION                    equ 0000h
TU16APRT_PRT_SIZE                        equ 0008h
TU16APRT_PRT_LENGTH                      equ 0008h
TU16APRT_PRT_MASK                        equ 00FFh
TU16APRT_PRT0_POSN                       equ 0000h
TU16APRT_PRT0_POSITION                   equ 0000h
TU16APRT_PRT0_SIZE                       equ 0001h
TU16APRT_PRT0_LENGTH                     equ 0001h
TU16APRT_PRT0_MASK                       equ 0001h
TU16APRT_PRT1_POSN                       equ 0001h
TU16APRT_PRT1_POSITION                   equ 0001h
TU16APRT_PRT1_SIZE                       equ 0001h
TU16APRT_PRT1_LENGTH                     equ 0001h
TU16APRT_PRT1_MASK                       equ 0002h
TU16APRT_PRT2_POSN                       equ 0002h
TU16APRT_PRT2_POSITION                   equ 0002h
TU16APRT_PRT2_SIZE                       equ 0001h
TU16APRT_PRT2_LENGTH                     equ 0001h
TU16APRT_PRT2_MASK                       equ 0004h
TU16APRT_PRT3_POSN                       equ 0003h
TU16APRT_PRT3_POSITION                   equ 0003h
TU16APRT_PRT3_SIZE                       equ 0001h
TU16APRT_PRT3_LENGTH                     equ 0001h
TU16APRT_PRT3_MASK                       equ 0008h
TU16APRT_PRT4_POSN                       equ 0004h
TU16APRT_PRT4_POSITION                   equ 0004h
TU16APRT_PRT4_SIZE                       equ 0001h
TU16APRT_PRT4_LENGTH                     equ 0001h
TU16APRT_PRT4_MASK                       equ 0010h
TU16APRT_PRT5_POSN                       equ 0005h
TU16APRT_PRT5_POSITION                   equ 0005h
TU16APRT_PRT5_SIZE                       equ 0001h
TU16APRT_PRT5_LENGTH                     equ 0001h
TU16APRT_PRT5_MASK                       equ 0020h
TU16APRT_PRT6_POSN                       equ 0006h
TU16APRT_PRT6_POSITION                   equ 0006h
TU16APRT_PRT6_SIZE                       equ 0001h
TU16APRT_PRT6_LENGTH                     equ 0001h
TU16APRT_PRT6_MASK                       equ 0040h
TU16APRT_PRT7_POSN                       equ 0007h
TU16APRT_PRT7_POSITION                   equ 0007h
TU16APRT_PRT7_SIZE                       equ 0001h
TU16APRT_PRT7_LENGTH                     equ 0001h
TU16APRT_PRT7_MASK                       equ 0080h
TU16APRT_TU16APRT0_POSN                  equ 0000h
TU16APRT_TU16APRT0_POSITION              equ 0000h
TU16APRT_TU16APRT0_SIZE                  equ 0001h
TU16APRT_TU16APRT0_LENGTH                equ 0001h
TU16APRT_TU16APRT0_MASK                  equ 0001h
TU16APRT_TU16APRT1_POSN                  equ 0001h
TU16APRT_TU16APRT1_POSITION              equ 0001h
TU16APRT_TU16APRT1_SIZE                  equ 0001h
TU16APRT_TU16APRT1_LENGTH                equ 0001h
TU16APRT_TU16APRT1_MASK                  equ 0002h
TU16APRT_TU16APRT2_POSN                  equ 0002h
TU16APRT_TU16APRT2_POSITION              equ 0002h
TU16APRT_TU16APRT2_SIZE                  equ 0001h
TU16APRT_TU16APRT2_LENGTH                equ 0001h
TU16APRT_TU16APRT2_MASK                  equ 0004h
TU16APRT_TU16APRT3_POSN                  equ 0003h
TU16APRT_TU16APRT3_POSITION              equ 0003h
TU16APRT_TU16APRT3_SIZE                  equ 0001h
TU16APRT_TU16APRT3_LENGTH                equ 0001h
TU16APRT_TU16APRT3_MASK                  equ 0008h
TU16APRT_TU16APRT4_POSN                  equ 0004h
TU16APRT_TU16APRT4_POSITION              equ 0004h
TU16APRT_TU16APRT4_SIZE                  equ 0001h
TU16APRT_TU16APRT4_LENGTH                equ 0001h
TU16APRT_TU16APRT4_MASK                  equ 0010h
TU16APRT_TU16APRT5_POSN                  equ 0005h
TU16APRT_TU16APRT5_POSITION              equ 0005h
TU16APRT_TU16APRT5_SIZE                  equ 0001h
TU16APRT_TU16APRT5_LENGTH                equ 0001h
TU16APRT_TU16APRT5_MASK                  equ 0020h
TU16APRT_TU16APRT6_POSN                  equ 0006h
TU16APRT_TU16APRT6_POSITION              equ 0006h
TU16APRT_TU16APRT6_SIZE                  equ 0001h
TU16APRT_TU16APRT6_LENGTH                equ 0001h
TU16APRT_TU16APRT6_MASK                  equ 0040h
TU16APRT_TU16APRT7_POSN                  equ 0007h
TU16APRT_TU16APRT7_POSITION              equ 0007h
TU16APRT_TU16APRT7_SIZE                  equ 0001h
TU16APRT_TU16APRT7_LENGTH                equ 0001h
TU16APRT_TU16APRT7_MASK                  equ 0080h
TU16APRT_TU16APR24_POSN                  equ 0000h
TU16APRT_TU16APR24_POSITION              equ 0000h
TU16APRT_TU16APR24_SIZE                  equ 0001h
TU16APRT_TU16APR24_LENGTH                equ 0001h
TU16APRT_TU16APR24_MASK                  equ 0001h
TU16APRT_TU16APR25_POSN                  equ 0001h
TU16APRT_TU16APR25_POSITION              equ 0001h
TU16APRT_TU16APR25_SIZE                  equ 0001h
TU16APRT_TU16APR25_LENGTH                equ 0001h
TU16APRT_TU16APR25_MASK                  equ 0002h
TU16APRT_TU16APR26_POSN                  equ 0002h
TU16APRT_TU16APR26_POSITION              equ 0002h
TU16APRT_TU16APR26_SIZE                  equ 0001h
TU16APRT_TU16APR26_LENGTH                equ 0001h
TU16APRT_TU16APR26_MASK                  equ 0004h
TU16APRT_TU16APR27_POSN                  equ 0003h
TU16APRT_TU16APR27_POSITION              equ 0003h
TU16APRT_TU16APR27_SIZE                  equ 0001h
TU16APRT_TU16APR27_LENGTH                equ 0001h
TU16APRT_TU16APR27_MASK                  equ 0008h
TU16APRT_TU16APR28_POSN                  equ 0004h
TU16APRT_TU16APR28_POSITION              equ 0004h
TU16APRT_TU16APR28_SIZE                  equ 0001h
TU16APRT_TU16APR28_LENGTH                equ 0001h
TU16APRT_TU16APR28_MASK                  equ 0010h
TU16APRT_TU16APR29_POSN                  equ 0005h
TU16APRT_TU16APR29_POSITION              equ 0005h
TU16APRT_TU16APR29_SIZE                  equ 0001h
TU16APRT_TU16APR29_LENGTH                equ 0001h
TU16APRT_TU16APR29_MASK                  equ 0020h
TU16APRT_TU16APR30_POSN                  equ 0006h
TU16APRT_TU16APR30_POSITION              equ 0006h
TU16APRT_TU16APR30_SIZE                  equ 0001h
TU16APRT_TU16APR30_LENGTH                equ 0001h
TU16APRT_TU16APR30_MASK                  equ 0040h
TU16APRT_TU16APR31_POSN                  equ 0007h
TU16APRT_TU16APR31_POSITION              equ 0007h
TU16APRT_TU16APR31_SIZE                  equ 0001h
TU16APRT_TU16APR31_LENGTH                equ 0001h
TU16APRT_TU16APR31_MASK                  equ 0080h

// Register: TU16ACLK
#define TU16ACLK TU16ACLK
TU16ACLK                                 equ 0138h
// bitfield definitions
TU16ACLK_CLK_POSN                        equ 0000h
TU16ACLK_CLK_POSITION                    equ 0000h
TU16ACLK_CLK_SIZE                        equ 0008h
TU16ACLK_CLK_LENGTH                      equ 0008h
TU16ACLK_CLK_MASK                        equ 00FFh
TU16ACLK_CLK0_POSN                       equ 0000h
TU16ACLK_CLK0_POSITION                   equ 0000h
TU16ACLK_CLK0_SIZE                       equ 0001h
TU16ACLK_CLK0_LENGTH                     equ 0001h
TU16ACLK_CLK0_MASK                       equ 0001h
TU16ACLK_CLK1_POSN                       equ 0001h
TU16ACLK_CLK1_POSITION                   equ 0001h
TU16ACLK_CLK1_SIZE                       equ 0001h
TU16ACLK_CLK1_LENGTH                     equ 0001h
TU16ACLK_CLK1_MASK                       equ 0002h
TU16ACLK_CLK2_POSN                       equ 0002h
TU16ACLK_CLK2_POSITION                   equ 0002h
TU16ACLK_CLK2_SIZE                       equ 0001h
TU16ACLK_CLK2_LENGTH                     equ 0001h
TU16ACLK_CLK2_MASK                       equ 0004h
TU16ACLK_CLK3_POSN                       equ 0003h
TU16ACLK_CLK3_POSITION                   equ 0003h
TU16ACLK_CLK3_SIZE                       equ 0001h
TU16ACLK_CLK3_LENGTH                     equ 0001h
TU16ACLK_CLK3_MASK                       equ 0008h
TU16ACLK_CLK4_POSN                       equ 0004h
TU16ACLK_CLK4_POSITION                   equ 0004h
TU16ACLK_CLK4_SIZE                       equ 0001h
TU16ACLK_CLK4_LENGTH                     equ 0001h
TU16ACLK_CLK4_MASK                       equ 0010h
TU16ACLK_TU16ACLK0_POSN                  equ 0000h
TU16ACLK_TU16ACLK0_POSITION              equ 0000h
TU16ACLK_TU16ACLK0_SIZE                  equ 0001h
TU16ACLK_TU16ACLK0_LENGTH                equ 0001h
TU16ACLK_TU16ACLK0_MASK                  equ 0001h
TU16ACLK_TU16ACLK1_POSN                  equ 0001h
TU16ACLK_TU16ACLK1_POSITION              equ 0001h
TU16ACLK_TU16ACLK1_SIZE                  equ 0001h
TU16ACLK_TU16ACLK1_LENGTH                equ 0001h
TU16ACLK_TU16ACLK1_MASK                  equ 0002h
TU16ACLK_TU16ACLK2_POSN                  equ 0002h
TU16ACLK_TU16ACLK2_POSITION              equ 0002h
TU16ACLK_TU16ACLK2_SIZE                  equ 0001h
TU16ACLK_TU16ACLK2_LENGTH                equ 0001h
TU16ACLK_TU16ACLK2_MASK                  equ 0004h
TU16ACLK_TU16ACLK3_POSN                  equ 0003h
TU16ACLK_TU16ACLK3_POSITION              equ 0003h
TU16ACLK_TU16ACLK3_SIZE                  equ 0001h
TU16ACLK_TU16ACLK3_LENGTH                equ 0001h
TU16ACLK_TU16ACLK3_MASK                  equ 0008h
TU16ACLK_TU16ACLK4_POSN                  equ 0004h
TU16ACLK_TU16ACLK4_POSITION              equ 0004h
TU16ACLK_TU16ACLK4_SIZE                  equ 0001h
TU16ACLK_TU16ACLK4_LENGTH                equ 0001h
TU16ACLK_TU16ACLK4_MASK                  equ 0010h

// Register: TU16AERS
#define TU16AERS TU16AERS
TU16AERS                                 equ 0139h
// bitfield definitions
TU16AERS_ERS_POSN                        equ 0000h
TU16AERS_ERS_POSITION                    equ 0000h
TU16AERS_ERS_SIZE                        equ 0008h
TU16AERS_ERS_LENGTH                      equ 0008h
TU16AERS_ERS_MASK                        equ 00FFh
TU16AERS_ERS0_POSN                       equ 0000h
TU16AERS_ERS0_POSITION                   equ 0000h
TU16AERS_ERS0_SIZE                       equ 0001h
TU16AERS_ERS0_LENGTH                     equ 0001h
TU16AERS_ERS0_MASK                       equ 0001h
TU16AERS_ERS1_POSN                       equ 0001h
TU16AERS_ERS1_POSITION                   equ 0001h
TU16AERS_ERS1_SIZE                       equ 0001h
TU16AERS_ERS1_LENGTH                     equ 0001h
TU16AERS_ERS1_MASK                       equ 0002h
TU16AERS_ERS2_POSN                       equ 0002h
TU16AERS_ERS2_POSITION                   equ 0002h
TU16AERS_ERS2_SIZE                       equ 0001h
TU16AERS_ERS2_LENGTH                     equ 0001h
TU16AERS_ERS2_MASK                       equ 0004h
TU16AERS_ERS3_POSN                       equ 0003h
TU16AERS_ERS3_POSITION                   equ 0003h
TU16AERS_ERS3_SIZE                       equ 0001h
TU16AERS_ERS3_LENGTH                     equ 0001h
TU16AERS_ERS3_MASK                       equ 0008h
TU16AERS_ERS4_POSN                       equ 0004h
TU16AERS_ERS4_POSITION                   equ 0004h
TU16AERS_ERS4_SIZE                       equ 0001h
TU16AERS_ERS4_LENGTH                     equ 0001h
TU16AERS_ERS4_MASK                       equ 0010h
TU16AERS_ERS5_POSN                       equ 0005h
TU16AERS_ERS5_POSITION                   equ 0005h
TU16AERS_ERS5_SIZE                       equ 0001h
TU16AERS_ERS5_LENGTH                     equ 0001h
TU16AERS_ERS5_MASK                       equ 0020h
TU16AERS_TU16AERS0_POSN                  equ 0000h
TU16AERS_TU16AERS0_POSITION              equ 0000h
TU16AERS_TU16AERS0_SIZE                  equ 0001h
TU16AERS_TU16AERS0_LENGTH                equ 0001h
TU16AERS_TU16AERS0_MASK                  equ 0001h
TU16AERS_TU16AERS1_POSN                  equ 0001h
TU16AERS_TU16AERS1_POSITION              equ 0001h
TU16AERS_TU16AERS1_SIZE                  equ 0001h
TU16AERS_TU16AERS1_LENGTH                equ 0001h
TU16AERS_TU16AERS1_MASK                  equ 0002h
TU16AERS_TU16AERS2_POSN                  equ 0002h
TU16AERS_TU16AERS2_POSITION              equ 0002h
TU16AERS_TU16AERS2_SIZE                  equ 0001h
TU16AERS_TU16AERS2_LENGTH                equ 0001h
TU16AERS_TU16AERS2_MASK                  equ 0004h
TU16AERS_TU16AERS3_POSN                  equ 0003h
TU16AERS_TU16AERS3_POSITION              equ 0003h
TU16AERS_TU16AERS3_SIZE                  equ 0001h
TU16AERS_TU16AERS3_LENGTH                equ 0001h
TU16AERS_TU16AERS3_MASK                  equ 0008h
TU16AERS_TU16AERS4_POSN                  equ 0004h
TU16AERS_TU16AERS4_POSITION              equ 0004h
TU16AERS_TU16AERS4_SIZE                  equ 0001h
TU16AERS_TU16AERS4_LENGTH                equ 0001h
TU16AERS_TU16AERS4_MASK                  equ 0010h
TU16AERS_TU16AERS5_POSN                  equ 0005h
TU16AERS_TU16AERS5_POSITION              equ 0005h
TU16AERS_TU16AERS5_SIZE                  equ 0001h
TU16AERS_TU16AERS5_LENGTH                equ 0001h
TU16AERS_TU16AERS5_MASK                  equ 0020h

// Register: TU16BCON0
#define TU16BCON0 TU16BCON0
TU16BCON0                                equ 013Ah
// bitfield definitions
TU16BCON0_CIE_POSN                       equ 0000h
TU16BCON0_CIE_POSITION                   equ 0000h
TU16BCON0_CIE_SIZE                       equ 0001h
TU16BCON0_CIE_LENGTH                     equ 0001h
TU16BCON0_CIE_MASK                       equ 0001h
TU16BCON0_ZIE_POSN                       equ 0001h
TU16BCON0_ZIE_POSITION                   equ 0001h
TU16BCON0_ZIE_SIZE                       equ 0001h
TU16BCON0_ZIE_LENGTH                     equ 0001h
TU16BCON0_ZIE_MASK                       equ 0002h
TU16BCON0_PRIE_POSN                      equ 0002h
TU16BCON0_PRIE_POSITION                  equ 0002h
TU16BCON0_PRIE_SIZE                      equ 0001h
TU16BCON0_PRIE_LENGTH                    equ 0001h
TU16BCON0_PRIE_MASK                      equ 0004h
TU16BCON0_RDSEL_POSN                     equ 0003h
TU16BCON0_RDSEL_POSITION                 equ 0003h
TU16BCON0_RDSEL_SIZE                     equ 0001h
TU16BCON0_RDSEL_LENGTH                   equ 0001h
TU16BCON0_RDSEL_MASK                     equ 0008h
TU16BCON0_OPOL_POSN                      equ 0004h
TU16BCON0_OPOL_POSITION                  equ 0004h
TU16BCON0_OPOL_SIZE                      equ 0001h
TU16BCON0_OPOL_LENGTH                    equ 0001h
TU16BCON0_OPOL_MASK                      equ 0010h
TU16BCON0_OM_POSN                        equ 0005h
TU16BCON0_OM_POSITION                    equ 0005h
TU16BCON0_OM_SIZE                        equ 0001h
TU16BCON0_OM_LENGTH                      equ 0001h
TU16BCON0_OM_MASK                        equ 0020h
TU16BCON0_CPOL_POSN                      equ 0006h
TU16BCON0_CPOL_POSITION                  equ 0006h
TU16BCON0_CPOL_SIZE                      equ 0001h
TU16BCON0_CPOL_LENGTH                    equ 0001h
TU16BCON0_CPOL_MASK                      equ 0040h
TU16BCON0_ON_POSN                        equ 0007h
TU16BCON0_ON_POSITION                    equ 0007h
TU16BCON0_ON_SIZE                        equ 0001h
TU16BCON0_ON_LENGTH                      equ 0001h
TU16BCON0_ON_MASK                        equ 0080h
TU16BCON0_TU16BCIE_POSN                  equ 0000h
TU16BCON0_TU16BCIE_POSITION              equ 0000h
TU16BCON0_TU16BCIE_SIZE                  equ 0001h
TU16BCON0_TU16BCIE_LENGTH                equ 0001h
TU16BCON0_TU16BCIE_MASK                  equ 0001h
TU16BCON0_TU16BZIE_POSN                  equ 0001h
TU16BCON0_TU16BZIE_POSITION              equ 0001h
TU16BCON0_TU16BZIE_SIZE                  equ 0001h
TU16BCON0_TU16BZIE_LENGTH                equ 0001h
TU16BCON0_TU16BZIE_MASK                  equ 0002h
TU16BCON0_TU16BPRIE_POSN                 equ 0002h
TU16BCON0_TU16BPRIE_POSITION             equ 0002h
TU16BCON0_TU16BPRIE_SIZE                 equ 0001h
TU16BCON0_TU16BPRIE_LENGTH               equ 0001h
TU16BCON0_TU16BPRIE_MASK                 equ 0004h
TU16BCON0_TU16BRDSEL_POSN                equ 0003h
TU16BCON0_TU16BRDSEL_POSITION            equ 0003h
TU16BCON0_TU16BRDSEL_SIZE                equ 0001h
TU16BCON0_TU16BRDSEL_LENGTH              equ 0001h
TU16BCON0_TU16BRDSEL_MASK                equ 0008h
TU16BCON0_TU16BOPOL_POSN                 equ 0004h
TU16BCON0_TU16BOPOL_POSITION             equ 0004h
TU16BCON0_TU16BOPOL_SIZE                 equ 0001h
TU16BCON0_TU16BOPOL_LENGTH               equ 0001h
TU16BCON0_TU16BOPOL_MASK                 equ 0010h
TU16BCON0_TU16BOM_POSN                   equ 0005h
TU16BCON0_TU16BOM_POSITION               equ 0005h
TU16BCON0_TU16BOM_SIZE                   equ 0001h
TU16BCON0_TU16BOM_LENGTH                 equ 0001h
TU16BCON0_TU16BOM_MASK                   equ 0020h
TU16BCON0_TU16BCPOL_POSN                 equ 0006h
TU16BCON0_TU16BCPOL_POSITION             equ 0006h
TU16BCON0_TU16BCPOL_SIZE                 equ 0001h
TU16BCON0_TU16BCPOL_LENGTH               equ 0001h
TU16BCON0_TU16BCPOL_MASK                 equ 0040h
TU16BCON0_TU16BON_POSN                   equ 0007h
TU16BCON0_TU16BON_POSITION               equ 0007h
TU16BCON0_TU16BON_SIZE                   equ 0001h
TU16BCON0_TU16BON_LENGTH                 equ 0001h
TU16BCON0_TU16BON_MASK                   equ 0080h

// Register: TU16BCON1
#define TU16BCON1 TU16BCON1
TU16BCON1                                equ 013Bh
// bitfield definitions
TU16BCON1_CIF_POSN                       equ 0000h
TU16BCON1_CIF_POSITION                   equ 0000h
TU16BCON1_CIF_SIZE                       equ 0001h
TU16BCON1_CIF_LENGTH                     equ 0001h
TU16BCON1_CIF_MASK                       equ 0001h
TU16BCON1_ZIF_POSN                       equ 0001h
TU16BCON1_ZIF_POSITION                   equ 0001h
TU16BCON1_ZIF_SIZE                       equ 0001h
TU16BCON1_ZIF_LENGTH                     equ 0001h
TU16BCON1_ZIF_MASK                       equ 0002h
TU16BCON1_PRIF_POSN                      equ 0002h
TU16BCON1_PRIF_POSITION                  equ 0002h
TU16BCON1_PRIF_SIZE                      equ 0001h
TU16BCON1_PRIF_LENGTH                    equ 0001h
TU16BCON1_PRIF_MASK                      equ 0004h
TU16BCON1_CAPT_POSN                      equ 0003h
TU16BCON1_CAPT_POSITION                  equ 0003h
TU16BCON1_CAPT_SIZE                      equ 0001h
TU16BCON1_CAPT_LENGTH                    equ 0001h
TU16BCON1_CAPT_MASK                      equ 0008h
TU16BCON1_LIMIT_POSN                     equ 0004h
TU16BCON1_LIMIT_POSITION                 equ 0004h
TU16BCON1_LIMIT_SIZE                     equ 0001h
TU16BCON1_LIMIT_LENGTH                   equ 0001h
TU16BCON1_LIMIT_MASK                     equ 0010h
TU16BCON1_CLR_POSN                       equ 0005h
TU16BCON1_CLR_POSITION                   equ 0005h
TU16BCON1_CLR_SIZE                       equ 0001h
TU16BCON1_CLR_LENGTH                     equ 0001h
TU16BCON1_CLR_MASK                       equ 0020h
TU16BCON1_OSEN_POSN                      equ 0006h
TU16BCON1_OSEN_POSITION                  equ 0006h
TU16BCON1_OSEN_SIZE                      equ 0001h
TU16BCON1_OSEN_LENGTH                    equ 0001h
TU16BCON1_OSEN_MASK                      equ 0040h
TU16BCON1_RUN_POSN                       equ 0007h
TU16BCON1_RUN_POSITION                   equ 0007h
TU16BCON1_RUN_SIZE                       equ 0001h
TU16BCON1_RUN_LENGTH                     equ 0001h
TU16BCON1_RUN_MASK                       equ 0080h
TU16BCON1_TU16BCIF_POSN                  equ 0000h
TU16BCON1_TU16BCIF_POSITION              equ 0000h
TU16BCON1_TU16BCIF_SIZE                  equ 0001h
TU16BCON1_TU16BCIF_LENGTH                equ 0001h
TU16BCON1_TU16BCIF_MASK                  equ 0001h
TU16BCON1_TU16BZIF_POSN                  equ 0001h
TU16BCON1_TU16BZIF_POSITION              equ 0001h
TU16BCON1_TU16BZIF_SIZE                  equ 0001h
TU16BCON1_TU16BZIF_LENGTH                equ 0001h
TU16BCON1_TU16BZIF_MASK                  equ 0002h
TU16BCON1_TU16BPRIF_POSN                 equ 0002h
TU16BCON1_TU16BPRIF_POSITION             equ 0002h
TU16BCON1_TU16BPRIF_SIZE                 equ 0001h
TU16BCON1_TU16BPRIF_LENGTH               equ 0001h
TU16BCON1_TU16BPRIF_MASK                 equ 0004h
TU16BCON1_TU16BCAPT_POSN                 equ 0003h
TU16BCON1_TU16BCAPT_POSITION             equ 0003h
TU16BCON1_TU16BCAPT_SIZE                 equ 0001h
TU16BCON1_TU16BCAPT_LENGTH               equ 0001h
TU16BCON1_TU16BCAPT_MASK                 equ 0008h
TU16BCON1_TU16BLIMIT_POSN                equ 0004h
TU16BCON1_TU16BLIMIT_POSITION            equ 0004h
TU16BCON1_TU16BLIMIT_SIZE                equ 0001h
TU16BCON1_TU16BLIMIT_LENGTH              equ 0001h
TU16BCON1_TU16BLIMIT_MASK                equ 0010h
TU16BCON1_TU16BCLR_POSN                  equ 0005h
TU16BCON1_TU16BCLR_POSITION              equ 0005h
TU16BCON1_TU16BCLR_SIZE                  equ 0001h
TU16BCON1_TU16BCLR_LENGTH                equ 0001h
TU16BCON1_TU16BCLR_MASK                  equ 0020h
TU16BCON1_TMRBOSEN_POSN                  equ 0006h
TU16BCON1_TMRBOSEN_POSITION              equ 0006h
TU16BCON1_TMRBOSEN_SIZE                  equ 0001h
TU16BCON1_TMRBOSEN_LENGTH                equ 0001h
TU16BCON1_TMRBOSEN_MASK                  equ 0040h
TU16BCON1_TU16BRUN_POSN                  equ 0007h
TU16BCON1_TU16BRUN_POSITION              equ 0007h
TU16BCON1_TU16BRUN_SIZE                  equ 0001h
TU16BCON1_TU16BRUN_LENGTH                equ 0001h
TU16BCON1_TU16BRUN_MASK                  equ 0080h

// Register: TU16BHLT
#define TU16BHLT TU16BHLT
TU16BHLT                                 equ 013Ch
// bitfield definitions
TU16BHLT_STOP_POSN                       equ 0000h
TU16BHLT_STOP_POSITION                   equ 0000h
TU16BHLT_STOP_SIZE                       equ 0002h
TU16BHLT_STOP_LENGTH                     equ 0002h
TU16BHLT_STOP_MASK                       equ 0003h
TU16BHLT_RESET_POSN                      equ 0002h
TU16BHLT_RESET_POSITION                  equ 0002h
TU16BHLT_RESET_SIZE                      equ 0002h
TU16BHLT_RESET_LENGTH                    equ 0002h
TU16BHLT_RESET_MASK                      equ 000Ch
TU16BHLT_START_POSN                      equ 0004h
TU16BHLT_START_POSITION                  equ 0004h
TU16BHLT_START_SIZE                      equ 0002h
TU16BHLT_START_LENGTH                    equ 0002h
TU16BHLT_START_MASK                      equ 0030h
TU16BHLT_CSYNC_POSN                      equ 0006h
TU16BHLT_CSYNC_POSITION                  equ 0006h
TU16BHLT_CSYNC_SIZE                      equ 0001h
TU16BHLT_CSYNC_LENGTH                    equ 0001h
TU16BHLT_CSYNC_MASK                      equ 0040h
TU16BHLT_EPOL_POSN                       equ 0007h
TU16BHLT_EPOL_POSITION                   equ 0007h
TU16BHLT_EPOL_SIZE                       equ 0001h
TU16BHLT_EPOL_LENGTH                     equ 0001h
TU16BHLT_EPOL_MASK                       equ 0080h
TU16BHLT_STOP0_POSN                      equ 0000h
TU16BHLT_STOP0_POSITION                  equ 0000h
TU16BHLT_STOP0_SIZE                      equ 0001h
TU16BHLT_STOP0_LENGTH                    equ 0001h
TU16BHLT_STOP0_MASK                      equ 0001h
TU16BHLT_STOP1_POSN                      equ 0001h
TU16BHLT_STOP1_POSITION                  equ 0001h
TU16BHLT_STOP1_SIZE                      equ 0001h
TU16BHLT_STOP1_LENGTH                    equ 0001h
TU16BHLT_STOP1_MASK                      equ 0002h
TU16BHLT_RESET0_POSN                     equ 0002h
TU16BHLT_RESET0_POSITION                 equ 0002h
TU16BHLT_RESET0_SIZE                     equ 0001h
TU16BHLT_RESET0_LENGTH                   equ 0001h
TU16BHLT_RESET0_MASK                     equ 0004h
TU16BHLT_RESET1_POSN                     equ 0003h
TU16BHLT_RESET1_POSITION                 equ 0003h
TU16BHLT_RESET1_SIZE                     equ 0001h
TU16BHLT_RESET1_LENGTH                   equ 0001h
TU16BHLT_RESET1_MASK                     equ 0008h
TU16BHLT_START0_POSN                     equ 0004h
TU16BHLT_START0_POSITION                 equ 0004h
TU16BHLT_START0_SIZE                     equ 0001h
TU16BHLT_START0_LENGTH                   equ 0001h
TU16BHLT_START0_MASK                     equ 0010h
TU16BHLT_START1_POSN                     equ 0005h
TU16BHLT_START1_POSITION                 equ 0005h
TU16BHLT_START1_SIZE                     equ 0001h
TU16BHLT_START1_LENGTH                   equ 0001h
TU16BHLT_START1_MASK                     equ 0020h
TU16BHLT_TU16BSTOP_POSN                  equ 0000h
TU16BHLT_TU16BSTOP_POSITION              equ 0000h
TU16BHLT_TU16BSTOP_SIZE                  equ 0002h
TU16BHLT_TU16BSTOP_LENGTH                equ 0002h
TU16BHLT_TU16BSTOP_MASK                  equ 0003h
TU16BHLT_TU16BRESET_POSN                 equ 0002h
TU16BHLT_TU16BRESET_POSITION             equ 0002h
TU16BHLT_TU16BRESET_SIZE                 equ 0002h
TU16BHLT_TU16BRESET_LENGTH               equ 0002h
TU16BHLT_TU16BRESET_MASK                 equ 000Ch
TU16BHLT_TU16BSTART_POSN                 equ 0004h
TU16BHLT_TU16BSTART_POSITION             equ 0004h
TU16BHLT_TU16BSTART_SIZE                 equ 0002h
TU16BHLT_TU16BSTART_LENGTH               equ 0002h
TU16BHLT_TU16BSTART_MASK                 equ 0030h
TU16BHLT_TU16BCSYNC_POSN                 equ 0006h
TU16BHLT_TU16BCSYNC_POSITION             equ 0006h
TU16BHLT_TU16BCSYNC_SIZE                 equ 0001h
TU16BHLT_TU16BCSYNC_LENGTH               equ 0001h
TU16BHLT_TU16BCSYNC_MASK                 equ 0040h
TU16BHLT_TU16BEPOL_POSN                  equ 0007h
TU16BHLT_TU16BEPOL_POSITION              equ 0007h
TU16BHLT_TU16BEPOL_SIZE                  equ 0001h
TU16BHLT_TU16BEPOL_LENGTH                equ 0001h
TU16BHLT_TU16BEPOL_MASK                  equ 0080h
TU16BHLT_TU16BSTOP0_POSN                 equ 0000h
TU16BHLT_TU16BSTOP0_POSITION             equ 0000h
TU16BHLT_TU16BSTOP0_SIZE                 equ 0001h
TU16BHLT_TU16BSTOP0_LENGTH               equ 0001h
TU16BHLT_TU16BSTOP0_MASK                 equ 0001h
TU16BHLT_TU16BSTOP1_POSN                 equ 0001h
TU16BHLT_TU16BSTOP1_POSITION             equ 0001h
TU16BHLT_TU16BSTOP1_SIZE                 equ 0001h
TU16BHLT_TU16BSTOP1_LENGTH               equ 0001h
TU16BHLT_TU16BSTOP1_MASK                 equ 0002h
TU16BHLT_TU16BRESET0_POSN                equ 0002h
TU16BHLT_TU16BRESET0_POSITION            equ 0002h
TU16BHLT_TU16BRESET0_SIZE                equ 0001h
TU16BHLT_TU16BRESET0_LENGTH              equ 0001h
TU16BHLT_TU16BRESET0_MASK                equ 0004h
TU16BHLT_TU16BRESET1_POSN                equ 0003h
TU16BHLT_TU16BRESET1_POSITION            equ 0003h
TU16BHLT_TU16BRESET1_SIZE                equ 0001h
TU16BHLT_TU16BRESET1_LENGTH              equ 0001h
TU16BHLT_TU16BRESET1_MASK                equ 0008h
TU16BHLT_TU16BSTART0_POSN                equ 0004h
TU16BHLT_TU16BSTART0_POSITION            equ 0004h
TU16BHLT_TU16BSTART0_SIZE                equ 0001h
TU16BHLT_TU16BSTART0_LENGTH              equ 0001h
TU16BHLT_TU16BSTART0_MASK                equ 0010h
TU16BHLT_TU16BSTART1_POSN                equ 0005h
TU16BHLT_TU16BSTART1_POSITION            equ 0005h
TU16BHLT_TU16BSTART1_SIZE                equ 0001h
TU16BHLT_TU16BSTART1_LENGTH              equ 0001h
TU16BHLT_TU16BSTART1_MASK                equ 0020h

// Register: TU16BPS
#define TU16BPS TU16BPS
TU16BPS                                  equ 013Dh
// bitfield definitions
TU16BPS_PS_POSN                          equ 0000h
TU16BPS_PS_POSITION                      equ 0000h
TU16BPS_PS_SIZE                          equ 0008h
TU16BPS_PS_LENGTH                        equ 0008h
TU16BPS_PS_MASK                          equ 00FFh
TU16BPS_PS0_POSN                         equ 0000h
TU16BPS_PS0_POSITION                     equ 0000h
TU16BPS_PS0_SIZE                         equ 0001h
TU16BPS_PS0_LENGTH                       equ 0001h
TU16BPS_PS0_MASK                         equ 0001h
TU16BPS_PS1_POSN                         equ 0001h
TU16BPS_PS1_POSITION                     equ 0001h
TU16BPS_PS1_SIZE                         equ 0001h
TU16BPS_PS1_LENGTH                       equ 0001h
TU16BPS_PS1_MASK                         equ 0002h
TU16BPS_PS2_POSN                         equ 0002h
TU16BPS_PS2_POSITION                     equ 0002h
TU16BPS_PS2_SIZE                         equ 0001h
TU16BPS_PS2_LENGTH                       equ 0001h
TU16BPS_PS2_MASK                         equ 0004h
TU16BPS_PS3_POSN                         equ 0003h
TU16BPS_PS3_POSITION                     equ 0003h
TU16BPS_PS3_SIZE                         equ 0001h
TU16BPS_PS3_LENGTH                       equ 0001h
TU16BPS_PS3_MASK                         equ 0008h
TU16BPS_PS4_POSN                         equ 0004h
TU16BPS_PS4_POSITION                     equ 0004h
TU16BPS_PS4_SIZE                         equ 0001h
TU16BPS_PS4_LENGTH                       equ 0001h
TU16BPS_PS4_MASK                         equ 0010h
TU16BPS_PS5_POSN                         equ 0005h
TU16BPS_PS5_POSITION                     equ 0005h
TU16BPS_PS5_SIZE                         equ 0001h
TU16BPS_PS5_LENGTH                       equ 0001h
TU16BPS_PS5_MASK                         equ 0020h
TU16BPS_PS6_POSN                         equ 0006h
TU16BPS_PS6_POSITION                     equ 0006h
TU16BPS_PS6_SIZE                         equ 0001h
TU16BPS_PS6_LENGTH                       equ 0001h
TU16BPS_PS6_MASK                         equ 0040h
TU16BPS_PS7_POSN                         equ 0007h
TU16BPS_PS7_POSITION                     equ 0007h
TU16BPS_PS7_SIZE                         equ 0001h
TU16BPS_PS7_LENGTH                       equ 0001h
TU16BPS_PS7_MASK                         equ 0080h
TU16BPS_TU16BPS0_POSN                    equ 0000h
TU16BPS_TU16BPS0_POSITION                equ 0000h
TU16BPS_TU16BPS0_SIZE                    equ 0001h
TU16BPS_TU16BPS0_LENGTH                  equ 0001h
TU16BPS_TU16BPS0_MASK                    equ 0001h
TU16BPS_TU16BPS1_POSN                    equ 0001h
TU16BPS_TU16BPS1_POSITION                equ 0001h
TU16BPS_TU16BPS1_SIZE                    equ 0001h
TU16BPS_TU16BPS1_LENGTH                  equ 0001h
TU16BPS_TU16BPS1_MASK                    equ 0002h
TU16BPS_TU16BPS2_POSN                    equ 0002h
TU16BPS_TU16BPS2_POSITION                equ 0002h
TU16BPS_TU16BPS2_SIZE                    equ 0001h
TU16BPS_TU16BPS2_LENGTH                  equ 0001h
TU16BPS_TU16BPS2_MASK                    equ 0004h
TU16BPS_TU16BPS3_POSN                    equ 0003h
TU16BPS_TU16BPS3_POSITION                equ 0003h
TU16BPS_TU16BPS3_SIZE                    equ 0001h
TU16BPS_TU16BPS3_LENGTH                  equ 0001h
TU16BPS_TU16BPS3_MASK                    equ 0008h
TU16BPS_TU16BPS4_POSN                    equ 0004h
TU16BPS_TU16BPS4_POSITION                equ 0004h
TU16BPS_TU16BPS4_SIZE                    equ 0001h
TU16BPS_TU16BPS4_LENGTH                  equ 0001h
TU16BPS_TU16BPS4_MASK                    equ 0010h
TU16BPS_TU16BPS5_POSN                    equ 0005h
TU16BPS_TU16BPS5_POSITION                equ 0005h
TU16BPS_TU16BPS5_SIZE                    equ 0001h
TU16BPS_TU16BPS5_LENGTH                  equ 0001h
TU16BPS_TU16BPS5_MASK                    equ 0020h
TU16BPS_TU16BPS6_POSN                    equ 0006h
TU16BPS_TU16BPS6_POSITION                equ 0006h
TU16BPS_TU16BPS6_SIZE                    equ 0001h
TU16BPS_TU16BPS6_LENGTH                  equ 0001h
TU16BPS_TU16BPS6_MASK                    equ 0040h
TU16BPS_TU16BPS7_POSN                    equ 0007h
TU16BPS_TU16BPS7_POSITION                equ 0007h
TU16BPS_TU16BPS7_SIZE                    equ 0001h
TU16BPS_TU16BPS7_LENGTH                  equ 0001h
TU16BPS_TU16BPS7_MASK                    equ 0080h
TU16BPS_TU16BPS_POSN                     equ 0000h
TU16BPS_TU16BPS_POSITION                 equ 0000h
TU16BPS_TU16BPS_SIZE                     equ 0008h
TU16BPS_TU16BPS_LENGTH                   equ 0008h
TU16BPS_TU16BPS_MASK                     equ 00FFh

// Register: TU16BTMR
#define TU16BTMR TU16BTMR
TU16BTMR                                 equ 013Eh

// Register: TU16BTMRL
#define TU16BTMRL TU16BTMRL
TU16BTMRL                                equ 013Eh
// bitfield definitions
TU16BTMRL_TMRL_POSN                      equ 0000h
TU16BTMRL_TMRL_POSITION                  equ 0000h
TU16BTMRL_TMRL_SIZE                      equ 0008h
TU16BTMRL_TMRL_LENGTH                    equ 0008h
TU16BTMRL_TMRL_MASK                      equ 00FFh
TU16BTMRL_TMRL0_POSN                     equ 0000h
TU16BTMRL_TMRL0_POSITION                 equ 0000h
TU16BTMRL_TMRL0_SIZE                     equ 0001h
TU16BTMRL_TMRL0_LENGTH                   equ 0001h
TU16BTMRL_TMRL0_MASK                     equ 0001h
TU16BTMRL_TMRL1_POSN                     equ 0001h
TU16BTMRL_TMRL1_POSITION                 equ 0001h
TU16BTMRL_TMRL1_SIZE                     equ 0001h
TU16BTMRL_TMRL1_LENGTH                   equ 0001h
TU16BTMRL_TMRL1_MASK                     equ 0002h
TU16BTMRL_TMRL2_POSN                     equ 0002h
TU16BTMRL_TMRL2_POSITION                 equ 0002h
TU16BTMRL_TMRL2_SIZE                     equ 0001h
TU16BTMRL_TMRL2_LENGTH                   equ 0001h
TU16BTMRL_TMRL2_MASK                     equ 0004h
TU16BTMRL_TMRL3_POSN                     equ 0003h
TU16BTMRL_TMRL3_POSITION                 equ 0003h
TU16BTMRL_TMRL3_SIZE                     equ 0001h
TU16BTMRL_TMRL3_LENGTH                   equ 0001h
TU16BTMRL_TMRL3_MASK                     equ 0008h
TU16BTMRL_TMRL4_POSN                     equ 0004h
TU16BTMRL_TMRL4_POSITION                 equ 0004h
TU16BTMRL_TMRL4_SIZE                     equ 0001h
TU16BTMRL_TMRL4_LENGTH                   equ 0001h
TU16BTMRL_TMRL4_MASK                     equ 0010h
TU16BTMRL_TMRL5_POSN                     equ 0005h
TU16BTMRL_TMRL5_POSITION                 equ 0005h
TU16BTMRL_TMRL5_SIZE                     equ 0001h
TU16BTMRL_TMRL5_LENGTH                   equ 0001h
TU16BTMRL_TMRL5_MASK                     equ 0020h
TU16BTMRL_TMRL6_POSN                     equ 0006h
TU16BTMRL_TMRL6_POSITION                 equ 0006h
TU16BTMRL_TMRL6_SIZE                     equ 0001h
TU16BTMRL_TMRL6_LENGTH                   equ 0001h
TU16BTMRL_TMRL6_MASK                     equ 0040h
TU16BTMRL_TMRL7_POSN                     equ 0007h
TU16BTMRL_TMRL7_POSITION                 equ 0007h
TU16BTMRL_TMRL7_SIZE                     equ 0001h
TU16BTMRL_TMRL7_LENGTH                   equ 0001h
TU16BTMRL_TMRL7_MASK                     equ 0080h
TU16BTMRL_TU16BTMRL0_POSN                equ 0000h
TU16BTMRL_TU16BTMRL0_POSITION            equ 0000h
TU16BTMRL_TU16BTMRL0_SIZE                equ 0001h
TU16BTMRL_TU16BTMRL0_LENGTH              equ 0001h
TU16BTMRL_TU16BTMRL0_MASK                equ 0001h
TU16BTMRL_TU16BTMRL1_POSN                equ 0001h
TU16BTMRL_TU16BTMRL1_POSITION            equ 0001h
TU16BTMRL_TU16BTMRL1_SIZE                equ 0001h
TU16BTMRL_TU16BTMRL1_LENGTH              equ 0001h
TU16BTMRL_TU16BTMRL1_MASK                equ 0002h
TU16BTMRL_TU16BTMRL2_POSN                equ 0002h
TU16BTMRL_TU16BTMRL2_POSITION            equ 0002h
TU16BTMRL_TU16BTMRL2_SIZE                equ 0001h
TU16BTMRL_TU16BTMRL2_LENGTH              equ 0001h
TU16BTMRL_TU16BTMRL2_MASK                equ 0004h
TU16BTMRL_TU16BTMRL3_POSN                equ 0003h
TU16BTMRL_TU16BTMRL3_POSITION            equ 0003h
TU16BTMRL_TU16BTMRL3_SIZE                equ 0001h
TU16BTMRL_TU16BTMRL3_LENGTH              equ 0001h
TU16BTMRL_TU16BTMRL3_MASK                equ 0008h
TU16BTMRL_TU16BTMRL4_POSN                equ 0004h
TU16BTMRL_TU16BTMRL4_POSITION            equ 0004h
TU16BTMRL_TU16BTMRL4_SIZE                equ 0001h
TU16BTMRL_TU16BTMRL4_LENGTH              equ 0001h
TU16BTMRL_TU16BTMRL4_MASK                equ 0010h
TU16BTMRL_TU16BTMRL5_POSN                equ 0005h
TU16BTMRL_TU16BTMRL5_POSITION            equ 0005h
TU16BTMRL_TU16BTMRL5_SIZE                equ 0001h
TU16BTMRL_TU16BTMRL5_LENGTH              equ 0001h
TU16BTMRL_TU16BTMRL5_MASK                equ 0020h
TU16BTMRL_TU16BTMRL6_POSN                equ 0006h
TU16BTMRL_TU16BTMRL6_POSITION            equ 0006h
TU16BTMRL_TU16BTMRL6_SIZE                equ 0001h
TU16BTMRL_TU16BTMRL6_LENGTH              equ 0001h
TU16BTMRL_TU16BTMRL6_MASK                equ 0040h
TU16BTMRL_TU16BTMRL7_POSN                equ 0007h
TU16BTMRL_TU16BTMRL7_POSITION            equ 0007h
TU16BTMRL_TU16BTMRL7_SIZE                equ 0001h
TU16BTMRL_TU16BTMRL7_LENGTH              equ 0001h
TU16BTMRL_TU16BTMRL7_MASK                equ 0080h
TU16BTMRL_TU16BTMR0_POSN                 equ 0000h
TU16BTMRL_TU16BTMR0_POSITION             equ 0000h
TU16BTMRL_TU16BTMR0_SIZE                 equ 0001h
TU16BTMRL_TU16BTMR0_LENGTH               equ 0001h
TU16BTMRL_TU16BTMR0_MASK                 equ 0001h
TU16BTMRL_TU16BTMR1_POSN                 equ 0001h
TU16BTMRL_TU16BTMR1_POSITION             equ 0001h
TU16BTMRL_TU16BTMR1_SIZE                 equ 0001h
TU16BTMRL_TU16BTMR1_LENGTH               equ 0001h
TU16BTMRL_TU16BTMR1_MASK                 equ 0002h
TU16BTMRL_TU16BTMR2_POSN                 equ 0002h
TU16BTMRL_TU16BTMR2_POSITION             equ 0002h
TU16BTMRL_TU16BTMR2_SIZE                 equ 0001h
TU16BTMRL_TU16BTMR2_LENGTH               equ 0001h
TU16BTMRL_TU16BTMR2_MASK                 equ 0004h
TU16BTMRL_TU16BTMR3_POSN                 equ 0003h
TU16BTMRL_TU16BTMR3_POSITION             equ 0003h
TU16BTMRL_TU16BTMR3_SIZE                 equ 0001h
TU16BTMRL_TU16BTMR3_LENGTH               equ 0001h
TU16BTMRL_TU16BTMR3_MASK                 equ 0008h
TU16BTMRL_TU16BTMR4_POSN                 equ 0004h
TU16BTMRL_TU16BTMR4_POSITION             equ 0004h
TU16BTMRL_TU16BTMR4_SIZE                 equ 0001h
TU16BTMRL_TU16BTMR4_LENGTH               equ 0001h
TU16BTMRL_TU16BTMR4_MASK                 equ 0010h
TU16BTMRL_TU16BTMR5_POSN                 equ 0005h
TU16BTMRL_TU16BTMR5_POSITION             equ 0005h
TU16BTMRL_TU16BTMR5_SIZE                 equ 0001h
TU16BTMRL_TU16BTMR5_LENGTH               equ 0001h
TU16BTMRL_TU16BTMR5_MASK                 equ 0020h
TU16BTMRL_TU16BTMR6_POSN                 equ 0006h
TU16BTMRL_TU16BTMR6_POSITION             equ 0006h
TU16BTMRL_TU16BTMR6_SIZE                 equ 0001h
TU16BTMRL_TU16BTMR6_LENGTH               equ 0001h
TU16BTMRL_TU16BTMR6_MASK                 equ 0040h
TU16BTMRL_TU16BTMR7_POSN                 equ 0007h
TU16BTMRL_TU16BTMR7_POSITION             equ 0007h
TU16BTMRL_TU16BTMR7_SIZE                 equ 0001h
TU16BTMRL_TU16BTMR7_LENGTH               equ 0001h
TU16BTMRL_TU16BTMR7_MASK                 equ 0080h

// Register: TU16BCRL
#define TU16BCRL TU16BCRL
TU16BCRL                                 equ 013Eh
// bitfield definitions
TU16BCRL_CRL_POSN                        equ 0000h
TU16BCRL_CRL_POSITION                    equ 0000h
TU16BCRL_CRL_SIZE                        equ 0008h
TU16BCRL_CRL_LENGTH                      equ 0008h
TU16BCRL_CRL_MASK                        equ 00FFh
TU16BCRL_CRL0_POSN                       equ 0000h
TU16BCRL_CRL0_POSITION                   equ 0000h
TU16BCRL_CRL0_SIZE                       equ 0001h
TU16BCRL_CRL0_LENGTH                     equ 0001h
TU16BCRL_CRL0_MASK                       equ 0001h
TU16BCRL_CRL1_POSN                       equ 0001h
TU16BCRL_CRL1_POSITION                   equ 0001h
TU16BCRL_CRL1_SIZE                       equ 0001h
TU16BCRL_CRL1_LENGTH                     equ 0001h
TU16BCRL_CRL1_MASK                       equ 0002h
TU16BCRL_CRL2_POSN                       equ 0002h
TU16BCRL_CRL2_POSITION                   equ 0002h
TU16BCRL_CRL2_SIZE                       equ 0001h
TU16BCRL_CRL2_LENGTH                     equ 0001h
TU16BCRL_CRL2_MASK                       equ 0004h
TU16BCRL_CRL3_POSN                       equ 0003h
TU16BCRL_CRL3_POSITION                   equ 0003h
TU16BCRL_CRL3_SIZE                       equ 0001h
TU16BCRL_CRL3_LENGTH                     equ 0001h
TU16BCRL_CRL3_MASK                       equ 0008h
TU16BCRL_CRL4_POSN                       equ 0004h
TU16BCRL_CRL4_POSITION                   equ 0004h
TU16BCRL_CRL4_SIZE                       equ 0001h
TU16BCRL_CRL4_LENGTH                     equ 0001h
TU16BCRL_CRL4_MASK                       equ 0010h
TU16BCRL_CRL5_POSN                       equ 0005h
TU16BCRL_CRL5_POSITION                   equ 0005h
TU16BCRL_CRL5_SIZE                       equ 0001h
TU16BCRL_CRL5_LENGTH                     equ 0001h
TU16BCRL_CRL5_MASK                       equ 0020h
TU16BCRL_CRL6_POSN                       equ 0006h
TU16BCRL_CRL6_POSITION                   equ 0006h
TU16BCRL_CRL6_SIZE                       equ 0001h
TU16BCRL_CRL6_LENGTH                     equ 0001h
TU16BCRL_CRL6_MASK                       equ 0040h
TU16BCRL_CRL7_POSN                       equ 0007h
TU16BCRL_CRL7_POSITION                   equ 0007h
TU16BCRL_CRL7_SIZE                       equ 0001h
TU16BCRL_CRL7_LENGTH                     equ 0001h
TU16BCRL_CRL7_MASK                       equ 0080h
TU16BCRL_TU16BCRL0_POSN                  equ 0000h
TU16BCRL_TU16BCRL0_POSITION              equ 0000h
TU16BCRL_TU16BCRL0_SIZE                  equ 0001h
TU16BCRL_TU16BCRL0_LENGTH                equ 0001h
TU16BCRL_TU16BCRL0_MASK                  equ 0001h
TU16BCRL_TU16BCRL1_POSN                  equ 0001h
TU16BCRL_TU16BCRL1_POSITION              equ 0001h
TU16BCRL_TU16BCRL1_SIZE                  equ 0001h
TU16BCRL_TU16BCRL1_LENGTH                equ 0001h
TU16BCRL_TU16BCRL1_MASK                  equ 0002h
TU16BCRL_TU16BCRL2_POSN                  equ 0002h
TU16BCRL_TU16BCRL2_POSITION              equ 0002h
TU16BCRL_TU16BCRL2_SIZE                  equ 0001h
TU16BCRL_TU16BCRL2_LENGTH                equ 0001h
TU16BCRL_TU16BCRL2_MASK                  equ 0004h
TU16BCRL_TU16BCRL3_POSN                  equ 0003h
TU16BCRL_TU16BCRL3_POSITION              equ 0003h
TU16BCRL_TU16BCRL3_SIZE                  equ 0001h
TU16BCRL_TU16BCRL3_LENGTH                equ 0001h
TU16BCRL_TU16BCRL3_MASK                  equ 0008h
TU16BCRL_TU16BCRL4_POSN                  equ 0004h
TU16BCRL_TU16BCRL4_POSITION              equ 0004h
TU16BCRL_TU16BCRL4_SIZE                  equ 0001h
TU16BCRL_TU16BCRL4_LENGTH                equ 0001h
TU16BCRL_TU16BCRL4_MASK                  equ 0010h
TU16BCRL_TU16BCRL5_POSN                  equ 0005h
TU16BCRL_TU16BCRL5_POSITION              equ 0005h
TU16BCRL_TU16BCRL5_SIZE                  equ 0001h
TU16BCRL_TU16BCRL5_LENGTH                equ 0001h
TU16BCRL_TU16BCRL5_MASK                  equ 0020h
TU16BCRL_TU16BCRL6_POSN                  equ 0006h
TU16BCRL_TU16BCRL6_POSITION              equ 0006h
TU16BCRL_TU16BCRL6_SIZE                  equ 0001h
TU16BCRL_TU16BCRL6_LENGTH                equ 0001h
TU16BCRL_TU16BCRL6_MASK                  equ 0040h
TU16BCRL_TU16BCRL7_POSN                  equ 0007h
TU16BCRL_TU16BCRL7_POSITION              equ 0007h
TU16BCRL_TU16BCRL7_SIZE                  equ 0001h
TU16BCRL_TU16BCRL7_LENGTH                equ 0001h
TU16BCRL_TU16BCRL7_MASK                  equ 0080h
TU16BCRL_TU16BCR0_POSN                   equ 0000h
TU16BCRL_TU16BCR0_POSITION               equ 0000h
TU16BCRL_TU16BCR0_SIZE                   equ 0001h
TU16BCRL_TU16BCR0_LENGTH                 equ 0001h
TU16BCRL_TU16BCR0_MASK                   equ 0001h
TU16BCRL_TU16BCR1_POSN                   equ 0001h
TU16BCRL_TU16BCR1_POSITION               equ 0001h
TU16BCRL_TU16BCR1_SIZE                   equ 0001h
TU16BCRL_TU16BCR1_LENGTH                 equ 0001h
TU16BCRL_TU16BCR1_MASK                   equ 0002h
TU16BCRL_TU16BCR2_POSN                   equ 0002h
TU16BCRL_TU16BCR2_POSITION               equ 0002h
TU16BCRL_TU16BCR2_SIZE                   equ 0001h
TU16BCRL_TU16BCR2_LENGTH                 equ 0001h
TU16BCRL_TU16BCR2_MASK                   equ 0004h
TU16BCRL_TU16BCR3_POSN                   equ 0003h
TU16BCRL_TU16BCR3_POSITION               equ 0003h
TU16BCRL_TU16BCR3_SIZE                   equ 0001h
TU16BCRL_TU16BCR3_LENGTH                 equ 0001h
TU16BCRL_TU16BCR3_MASK                   equ 0008h
TU16BCRL_TU16BCR4_POSN                   equ 0004h
TU16BCRL_TU16BCR4_POSITION               equ 0004h
TU16BCRL_TU16BCR4_SIZE                   equ 0001h
TU16BCRL_TU16BCR4_LENGTH                 equ 0001h
TU16BCRL_TU16BCR4_MASK                   equ 0010h
TU16BCRL_TU16BCR5_POSN                   equ 0005h
TU16BCRL_TU16BCR5_POSITION               equ 0005h
TU16BCRL_TU16BCR5_SIZE                   equ 0001h
TU16BCRL_TU16BCR5_LENGTH                 equ 0001h
TU16BCRL_TU16BCR5_MASK                   equ 0020h
TU16BCRL_TU16BCR6_POSN                   equ 0006h
TU16BCRL_TU16BCR6_POSITION               equ 0006h
TU16BCRL_TU16BCR6_SIZE                   equ 0001h
TU16BCRL_TU16BCR6_LENGTH                 equ 0001h
TU16BCRL_TU16BCR6_MASK                   equ 0040h
TU16BCRL_TU16BCR7_POSN                   equ 0007h
TU16BCRL_TU16BCR7_POSITION               equ 0007h
TU16BCRL_TU16BCR7_SIZE                   equ 0001h
TU16BCRL_TU16BCR7_LENGTH                 equ 0001h
TU16BCRL_TU16BCR7_MASK                   equ 0080h

// Register: TU16BTMRH
#define TU16BTMRH TU16BTMRH
TU16BTMRH                                equ 013Fh
// bitfield definitions
TU16BTMRH_TMRH_POSN                      equ 0000h
TU16BTMRH_TMRH_POSITION                  equ 0000h
TU16BTMRH_TMRH_SIZE                      equ 0008h
TU16BTMRH_TMRH_LENGTH                    equ 0008h
TU16BTMRH_TMRH_MASK                      equ 00FFh
TU16BTMRH_TMRH0_POSN                     equ 0000h
TU16BTMRH_TMRH0_POSITION                 equ 0000h
TU16BTMRH_TMRH0_SIZE                     equ 0001h
TU16BTMRH_TMRH0_LENGTH                   equ 0001h
TU16BTMRH_TMRH0_MASK                     equ 0001h
TU16BTMRH_TMRH1_POSN                     equ 0001h
TU16BTMRH_TMRH1_POSITION                 equ 0001h
TU16BTMRH_TMRH1_SIZE                     equ 0001h
TU16BTMRH_TMRH1_LENGTH                   equ 0001h
TU16BTMRH_TMRH1_MASK                     equ 0002h
TU16BTMRH_TMRH2_POSN                     equ 0002h
TU16BTMRH_TMRH2_POSITION                 equ 0002h
TU16BTMRH_TMRH2_SIZE                     equ 0001h
TU16BTMRH_TMRH2_LENGTH                   equ 0001h
TU16BTMRH_TMRH2_MASK                     equ 0004h
TU16BTMRH_TMRH3_POSN                     equ 0003h
TU16BTMRH_TMRH3_POSITION                 equ 0003h
TU16BTMRH_TMRH3_SIZE                     equ 0001h
TU16BTMRH_TMRH3_LENGTH                   equ 0001h
TU16BTMRH_TMRH3_MASK                     equ 0008h
TU16BTMRH_TMRH4_POSN                     equ 0004h
TU16BTMRH_TMRH4_POSITION                 equ 0004h
TU16BTMRH_TMRH4_SIZE                     equ 0001h
TU16BTMRH_TMRH4_LENGTH                   equ 0001h
TU16BTMRH_TMRH4_MASK                     equ 0010h
TU16BTMRH_TMRH5_POSN                     equ 0005h
TU16BTMRH_TMRH5_POSITION                 equ 0005h
TU16BTMRH_TMRH5_SIZE                     equ 0001h
TU16BTMRH_TMRH5_LENGTH                   equ 0001h
TU16BTMRH_TMRH5_MASK                     equ 0020h
TU16BTMRH_TMRH6_POSN                     equ 0006h
TU16BTMRH_TMRH6_POSITION                 equ 0006h
TU16BTMRH_TMRH6_SIZE                     equ 0001h
TU16BTMRH_TMRH6_LENGTH                   equ 0001h
TU16BTMRH_TMRH6_MASK                     equ 0040h
TU16BTMRH_TMRH7_POSN                     equ 0007h
TU16BTMRH_TMRH7_POSITION                 equ 0007h
TU16BTMRH_TMRH7_SIZE                     equ 0001h
TU16BTMRH_TMRH7_LENGTH                   equ 0001h
TU16BTMRH_TMRH7_MASK                     equ 0080h
TU16BTMRH_TU16BTMRH0_POSN                equ 0000h
TU16BTMRH_TU16BTMRH0_POSITION            equ 0000h
TU16BTMRH_TU16BTMRH0_SIZE                equ 0001h
TU16BTMRH_TU16BTMRH0_LENGTH              equ 0001h
TU16BTMRH_TU16BTMRH0_MASK                equ 0001h
TU16BTMRH_TU16BTMRH1_POSN                equ 0001h
TU16BTMRH_TU16BTMRH1_POSITION            equ 0001h
TU16BTMRH_TU16BTMRH1_SIZE                equ 0001h
TU16BTMRH_TU16BTMRH1_LENGTH              equ 0001h
TU16BTMRH_TU16BTMRH1_MASK                equ 0002h
TU16BTMRH_TU16BTMRH2_POSN                equ 0002h
TU16BTMRH_TU16BTMRH2_POSITION            equ 0002h
TU16BTMRH_TU16BTMRH2_SIZE                equ 0001h
TU16BTMRH_TU16BTMRH2_LENGTH              equ 0001h
TU16BTMRH_TU16BTMRH2_MASK                equ 0004h
TU16BTMRH_TU16BTMRH3_POSN                equ 0003h
TU16BTMRH_TU16BTMRH3_POSITION            equ 0003h
TU16BTMRH_TU16BTMRH3_SIZE                equ 0001h
TU16BTMRH_TU16BTMRH3_LENGTH              equ 0001h
TU16BTMRH_TU16BTMRH3_MASK                equ 0008h
TU16BTMRH_TU16BTMRH4_POSN                equ 0004h
TU16BTMRH_TU16BTMRH4_POSITION            equ 0004h
TU16BTMRH_TU16BTMRH4_SIZE                equ 0001h
TU16BTMRH_TU16BTMRH4_LENGTH              equ 0001h
TU16BTMRH_TU16BTMRH4_MASK                equ 0010h
TU16BTMRH_TU16BTMRH5_POSN                equ 0005h
TU16BTMRH_TU16BTMRH5_POSITION            equ 0005h
TU16BTMRH_TU16BTMRH5_SIZE                equ 0001h
TU16BTMRH_TU16BTMRH5_LENGTH              equ 0001h
TU16BTMRH_TU16BTMRH5_MASK                equ 0020h
TU16BTMRH_TU16BTMRH6_POSN                equ 0006h
TU16BTMRH_TU16BTMRH6_POSITION            equ 0006h
TU16BTMRH_TU16BTMRH6_SIZE                equ 0001h
TU16BTMRH_TU16BTMRH6_LENGTH              equ 0001h
TU16BTMRH_TU16BTMRH6_MASK                equ 0040h
TU16BTMRH_TU16BTMRH7_POSN                equ 0007h
TU16BTMRH_TU16BTMRH7_POSITION            equ 0007h
TU16BTMRH_TU16BTMRH7_SIZE                equ 0001h
TU16BTMRH_TU16BTMRH7_LENGTH              equ 0001h
TU16BTMRH_TU16BTMRH7_MASK                equ 0080h
TU16BTMRH_TU16BTMR8_POSN                 equ 0000h
TU16BTMRH_TU16BTMR8_POSITION             equ 0000h
TU16BTMRH_TU16BTMR8_SIZE                 equ 0001h
TU16BTMRH_TU16BTMR8_LENGTH               equ 0001h
TU16BTMRH_TU16BTMR8_MASK                 equ 0001h
TU16BTMRH_TU16BTMR9_POSN                 equ 0001h
TU16BTMRH_TU16BTMR9_POSITION             equ 0001h
TU16BTMRH_TU16BTMR9_SIZE                 equ 0001h
TU16BTMRH_TU16BTMR9_LENGTH               equ 0001h
TU16BTMRH_TU16BTMR9_MASK                 equ 0002h
TU16BTMRH_TU16BTMR10_POSN                equ 0002h
TU16BTMRH_TU16BTMR10_POSITION            equ 0002h
TU16BTMRH_TU16BTMR10_SIZE                equ 0001h
TU16BTMRH_TU16BTMR10_LENGTH              equ 0001h
TU16BTMRH_TU16BTMR10_MASK                equ 0004h
TU16BTMRH_TU16BTMR11_POSN                equ 0003h
TU16BTMRH_TU16BTMR11_POSITION            equ 0003h
TU16BTMRH_TU16BTMR11_SIZE                equ 0001h
TU16BTMRH_TU16BTMR11_LENGTH              equ 0001h
TU16BTMRH_TU16BTMR11_MASK                equ 0008h
TU16BTMRH_TU16BTMR12_POSN                equ 0004h
TU16BTMRH_TU16BTMR12_POSITION            equ 0004h
TU16BTMRH_TU16BTMR12_SIZE                equ 0001h
TU16BTMRH_TU16BTMR12_LENGTH              equ 0001h
TU16BTMRH_TU16BTMR12_MASK                equ 0010h
TU16BTMRH_TU16BTMR13_POSN                equ 0005h
TU16BTMRH_TU16BTMR13_POSITION            equ 0005h
TU16BTMRH_TU16BTMR13_SIZE                equ 0001h
TU16BTMRH_TU16BTMR13_LENGTH              equ 0001h
TU16BTMRH_TU16BTMR13_MASK                equ 0020h
TU16BTMRH_TU16BTMR14_POSN                equ 0006h
TU16BTMRH_TU16BTMR14_POSITION            equ 0006h
TU16BTMRH_TU16BTMR14_SIZE                equ 0001h
TU16BTMRH_TU16BTMR14_LENGTH              equ 0001h
TU16BTMRH_TU16BTMR14_MASK                equ 0040h
TU16BTMRH_TU16BTMR15_POSN                equ 0007h
TU16BTMRH_TU16BTMR15_POSITION            equ 0007h
TU16BTMRH_TU16BTMR15_SIZE                equ 0001h
TU16BTMRH_TU16BTMR15_LENGTH              equ 0001h
TU16BTMRH_TU16BTMR15_MASK                equ 0080h

// Register: TU16BCRH
#define TU16BCRH TU16BCRH
TU16BCRH                                 equ 013Fh
// bitfield definitions
TU16BCRH_CRH_POSN                        equ 0000h
TU16BCRH_CRH_POSITION                    equ 0000h
TU16BCRH_CRH_SIZE                        equ 0008h
TU16BCRH_CRH_LENGTH                      equ 0008h
TU16BCRH_CRH_MASK                        equ 00FFh
TU16BCRH_CRH0_POSN                       equ 0000h
TU16BCRH_CRH0_POSITION                   equ 0000h
TU16BCRH_CRH0_SIZE                       equ 0001h
TU16BCRH_CRH0_LENGTH                     equ 0001h
TU16BCRH_CRH0_MASK                       equ 0001h
TU16BCRH_CRH1_POSN                       equ 0001h
TU16BCRH_CRH1_POSITION                   equ 0001h
TU16BCRH_CRH1_SIZE                       equ 0001h
TU16BCRH_CRH1_LENGTH                     equ 0001h
TU16BCRH_CRH1_MASK                       equ 0002h
TU16BCRH_CRH2_POSN                       equ 0002h
TU16BCRH_CRH2_POSITION                   equ 0002h
TU16BCRH_CRH2_SIZE                       equ 0001h
TU16BCRH_CRH2_LENGTH                     equ 0001h
TU16BCRH_CRH2_MASK                       equ 0004h
TU16BCRH_CRH3_POSN                       equ 0003h
TU16BCRH_CRH3_POSITION                   equ 0003h
TU16BCRH_CRH3_SIZE                       equ 0001h
TU16BCRH_CRH3_LENGTH                     equ 0001h
TU16BCRH_CRH3_MASK                       equ 0008h
TU16BCRH_CRH4_POSN                       equ 0004h
TU16BCRH_CRH4_POSITION                   equ 0004h
TU16BCRH_CRH4_SIZE                       equ 0001h
TU16BCRH_CRH4_LENGTH                     equ 0001h
TU16BCRH_CRH4_MASK                       equ 0010h
TU16BCRH_CRH5_POSN                       equ 0005h
TU16BCRH_CRH5_POSITION                   equ 0005h
TU16BCRH_CRH5_SIZE                       equ 0001h
TU16BCRH_CRH5_LENGTH                     equ 0001h
TU16BCRH_CRH5_MASK                       equ 0020h
TU16BCRH_CRH6_POSN                       equ 0006h
TU16BCRH_CRH6_POSITION                   equ 0006h
TU16BCRH_CRH6_SIZE                       equ 0001h
TU16BCRH_CRH6_LENGTH                     equ 0001h
TU16BCRH_CRH6_MASK                       equ 0040h
TU16BCRH_CRH7_POSN                       equ 0007h
TU16BCRH_CRH7_POSITION                   equ 0007h
TU16BCRH_CRH7_SIZE                       equ 0001h
TU16BCRH_CRH7_LENGTH                     equ 0001h
TU16BCRH_CRH7_MASK                       equ 0080h
TU16BCRH_TU16BCRH0_POSN                  equ 0000h
TU16BCRH_TU16BCRH0_POSITION              equ 0000h
TU16BCRH_TU16BCRH0_SIZE                  equ 0001h
TU16BCRH_TU16BCRH0_LENGTH                equ 0001h
TU16BCRH_TU16BCRH0_MASK                  equ 0001h
TU16BCRH_TU16BCRH1_POSN                  equ 0001h
TU16BCRH_TU16BCRH1_POSITION              equ 0001h
TU16BCRH_TU16BCRH1_SIZE                  equ 0001h
TU16BCRH_TU16BCRH1_LENGTH                equ 0001h
TU16BCRH_TU16BCRH1_MASK                  equ 0002h
TU16BCRH_TU16BCRH2_POSN                  equ 0002h
TU16BCRH_TU16BCRH2_POSITION              equ 0002h
TU16BCRH_TU16BCRH2_SIZE                  equ 0001h
TU16BCRH_TU16BCRH2_LENGTH                equ 0001h
TU16BCRH_TU16BCRH2_MASK                  equ 0004h
TU16BCRH_TU16BCRH3_POSN                  equ 0003h
TU16BCRH_TU16BCRH3_POSITION              equ 0003h
TU16BCRH_TU16BCRH3_SIZE                  equ 0001h
TU16BCRH_TU16BCRH3_LENGTH                equ 0001h
TU16BCRH_TU16BCRH3_MASK                  equ 0008h
TU16BCRH_TU16BCRH4_POSN                  equ 0004h
TU16BCRH_TU16BCRH4_POSITION              equ 0004h
TU16BCRH_TU16BCRH4_SIZE                  equ 0001h
TU16BCRH_TU16BCRH4_LENGTH                equ 0001h
TU16BCRH_TU16BCRH4_MASK                  equ 0010h
TU16BCRH_TU16BCRH5_POSN                  equ 0005h
TU16BCRH_TU16BCRH5_POSITION              equ 0005h
TU16BCRH_TU16BCRH5_SIZE                  equ 0001h
TU16BCRH_TU16BCRH5_LENGTH                equ 0001h
TU16BCRH_TU16BCRH5_MASK                  equ 0020h
TU16BCRH_TU16BCRH6_POSN                  equ 0006h
TU16BCRH_TU16BCRH6_POSITION              equ 0006h
TU16BCRH_TU16BCRH6_SIZE                  equ 0001h
TU16BCRH_TU16BCRH6_LENGTH                equ 0001h
TU16BCRH_TU16BCRH6_MASK                  equ 0040h
TU16BCRH_TU16BCRH7_POSN                  equ 0007h
TU16BCRH_TU16BCRH7_POSITION              equ 0007h
TU16BCRH_TU16BCRH7_SIZE                  equ 0001h
TU16BCRH_TU16BCRH7_LENGTH                equ 0001h
TU16BCRH_TU16BCRH7_MASK                  equ 0080h
TU16BCRH_TU16BCR8_POSN                   equ 0000h
TU16BCRH_TU16BCR8_POSITION               equ 0000h
TU16BCRH_TU16BCR8_SIZE                   equ 0001h
TU16BCRH_TU16BCR8_LENGTH                 equ 0001h
TU16BCRH_TU16BCR8_MASK                   equ 0001h
TU16BCRH_TU16BCR9_POSN                   equ 0001h
TU16BCRH_TU16BCR9_POSITION               equ 0001h
TU16BCRH_TU16BCR9_SIZE                   equ 0001h
TU16BCRH_TU16BCR9_LENGTH                 equ 0001h
TU16BCRH_TU16BCR9_MASK                   equ 0002h
TU16BCRH_TU16BCR10_POSN                  equ 0002h
TU16BCRH_TU16BCR10_POSITION              equ 0002h
TU16BCRH_TU16BCR10_SIZE                  equ 0001h
TU16BCRH_TU16BCR10_LENGTH                equ 0001h
TU16BCRH_TU16BCR10_MASK                  equ 0004h
TU16BCRH_TU16BCR11_POSN                  equ 0003h
TU16BCRH_TU16BCR11_POSITION              equ 0003h
TU16BCRH_TU16BCR11_SIZE                  equ 0001h
TU16BCRH_TU16BCR11_LENGTH                equ 0001h
TU16BCRH_TU16BCR11_MASK                  equ 0008h
TU16BCRH_TU16BCR12_POSN                  equ 0004h
TU16BCRH_TU16BCR12_POSITION              equ 0004h
TU16BCRH_TU16BCR12_SIZE                  equ 0001h
TU16BCRH_TU16BCR12_LENGTH                equ 0001h
TU16BCRH_TU16BCR12_MASK                  equ 0010h
TU16BCRH_TU16BCR13_POSN                  equ 0005h
TU16BCRH_TU16BCR13_POSITION              equ 0005h
TU16BCRH_TU16BCR13_SIZE                  equ 0001h
TU16BCRH_TU16BCR13_LENGTH                equ 0001h
TU16BCRH_TU16BCR13_MASK                  equ 0020h
TU16BCRH_TU16BCR14_POSN                  equ 0006h
TU16BCRH_TU16BCR14_POSITION              equ 0006h
TU16BCRH_TU16BCR14_SIZE                  equ 0001h
TU16BCRH_TU16BCR14_LENGTH                equ 0001h
TU16BCRH_TU16BCR14_MASK                  equ 0040h
TU16BCRH_TU16BCR15_POSN                  equ 0007h
TU16BCRH_TU16BCR15_POSITION              equ 0007h
TU16BCRH_TU16BCR15_SIZE                  equ 0001h
TU16BCRH_TU16BCR15_LENGTH                equ 0001h
TU16BCRH_TU16BCR15_MASK                  equ 0080h

// Register: TU16BTMRT
#define TU16BTMRT TU16BTMRT
TU16BTMRT                                equ 0141h
// bitfield definitions
TU16BTMRT_TMRT_POSN                      equ 0000h
TU16BTMRT_TMRT_POSITION                  equ 0000h
TU16BTMRT_TMRT_SIZE                      equ 0008h
TU16BTMRT_TMRT_LENGTH                    equ 0008h
TU16BTMRT_TMRT_MASK                      equ 00FFh
TU16BTMRT_TMRT0_POSN                     equ 0000h
TU16BTMRT_TMRT0_POSITION                 equ 0000h
TU16BTMRT_TMRT0_SIZE                     equ 0001h
TU16BTMRT_TMRT0_LENGTH                   equ 0001h
TU16BTMRT_TMRT0_MASK                     equ 0001h
TU16BTMRT_TMRT1_POSN                     equ 0001h
TU16BTMRT_TMRT1_POSITION                 equ 0001h
TU16BTMRT_TMRT1_SIZE                     equ 0001h
TU16BTMRT_TMRT1_LENGTH                   equ 0001h
TU16BTMRT_TMRT1_MASK                     equ 0002h
TU16BTMRT_TMRT2_POSN                     equ 0002h
TU16BTMRT_TMRT2_POSITION                 equ 0002h
TU16BTMRT_TMRT2_SIZE                     equ 0001h
TU16BTMRT_TMRT2_LENGTH                   equ 0001h
TU16BTMRT_TMRT2_MASK                     equ 0004h
TU16BTMRT_TMRT3_POSN                     equ 0003h
TU16BTMRT_TMRT3_POSITION                 equ 0003h
TU16BTMRT_TMRT3_SIZE                     equ 0001h
TU16BTMRT_TMRT3_LENGTH                   equ 0001h
TU16BTMRT_TMRT3_MASK                     equ 0008h
TU16BTMRT_TMRT4_POSN                     equ 0004h
TU16BTMRT_TMRT4_POSITION                 equ 0004h
TU16BTMRT_TMRT4_SIZE                     equ 0001h
TU16BTMRT_TMRT4_LENGTH                   equ 0001h
TU16BTMRT_TMRT4_MASK                     equ 0010h
TU16BTMRT_TMRT5_POSN                     equ 0005h
TU16BTMRT_TMRT5_POSITION                 equ 0005h
TU16BTMRT_TMRT5_SIZE                     equ 0001h
TU16BTMRT_TMRT5_LENGTH                   equ 0001h
TU16BTMRT_TMRT5_MASK                     equ 0020h
TU16BTMRT_TMRT6_POSN                     equ 0006h
TU16BTMRT_TMRT6_POSITION                 equ 0006h
TU16BTMRT_TMRT6_SIZE                     equ 0001h
TU16BTMRT_TMRT6_LENGTH                   equ 0001h
TU16BTMRT_TMRT6_MASK                     equ 0040h
TU16BTMRT_TMRT7_POSN                     equ 0007h
TU16BTMRT_TMRT7_POSITION                 equ 0007h
TU16BTMRT_TMRT7_SIZE                     equ 0001h
TU16BTMRT_TMRT7_LENGTH                   equ 0001h
TU16BTMRT_TMRT7_MASK                     equ 0080h
TU16BTMRT_TU16BTMRT0_POSN                equ 0000h
TU16BTMRT_TU16BTMRT0_POSITION            equ 0000h
TU16BTMRT_TU16BTMRT0_SIZE                equ 0001h
TU16BTMRT_TU16BTMRT0_LENGTH              equ 0001h
TU16BTMRT_TU16BTMRT0_MASK                equ 0001h
TU16BTMRT_TU16BTMRT1_POSN                equ 0001h
TU16BTMRT_TU16BTMRT1_POSITION            equ 0001h
TU16BTMRT_TU16BTMRT1_SIZE                equ 0001h
TU16BTMRT_TU16BTMRT1_LENGTH              equ 0001h
TU16BTMRT_TU16BTMRT1_MASK                equ 0002h
TU16BTMRT_TU16BTMRT2_POSN                equ 0002h
TU16BTMRT_TU16BTMRT2_POSITION            equ 0002h
TU16BTMRT_TU16BTMRT2_SIZE                equ 0001h
TU16BTMRT_TU16BTMRT2_LENGTH              equ 0001h
TU16BTMRT_TU16BTMRT2_MASK                equ 0004h
TU16BTMRT_TU16BTMRT3_POSN                equ 0003h
TU16BTMRT_TU16BTMRT3_POSITION            equ 0003h
TU16BTMRT_TU16BTMRT3_SIZE                equ 0001h
TU16BTMRT_TU16BTMRT3_LENGTH              equ 0001h
TU16BTMRT_TU16BTMRT3_MASK                equ 0008h
TU16BTMRT_TU16BTMRT4_POSN                equ 0004h
TU16BTMRT_TU16BTMRT4_POSITION            equ 0004h
TU16BTMRT_TU16BTMRT4_SIZE                equ 0001h
TU16BTMRT_TU16BTMRT4_LENGTH              equ 0001h
TU16BTMRT_TU16BTMRT4_MASK                equ 0010h
TU16BTMRT_TU16BTMRT5_POSN                equ 0005h
TU16BTMRT_TU16BTMRT5_POSITION            equ 0005h
TU16BTMRT_TU16BTMRT5_SIZE                equ 0001h
TU16BTMRT_TU16BTMRT5_LENGTH              equ 0001h
TU16BTMRT_TU16BTMRT5_MASK                equ 0020h
TU16BTMRT_TU16BTMRT6_POSN                equ 0006h
TU16BTMRT_TU16BTMRT6_POSITION            equ 0006h
TU16BTMRT_TU16BTMRT6_SIZE                equ 0001h
TU16BTMRT_TU16BTMRT6_LENGTH              equ 0001h
TU16BTMRT_TU16BTMRT6_MASK                equ 0040h
TU16BTMRT_TU16BTMRT7_POSN                equ 0007h
TU16BTMRT_TU16BTMRT7_POSITION            equ 0007h
TU16BTMRT_TU16BTMRT7_SIZE                equ 0001h
TU16BTMRT_TU16BTMRT7_LENGTH              equ 0001h
TU16BTMRT_TU16BTMRT7_MASK                equ 0080h
TU16BTMRT_TU16BTMR24_POSN                equ 0000h
TU16BTMRT_TU16BTMR24_POSITION            equ 0000h
TU16BTMRT_TU16BTMR24_SIZE                equ 0001h
TU16BTMRT_TU16BTMR24_LENGTH              equ 0001h
TU16BTMRT_TU16BTMR24_MASK                equ 0001h
TU16BTMRT_TU16BTMR25_POSN                equ 0001h
TU16BTMRT_TU16BTMR25_POSITION            equ 0001h
TU16BTMRT_TU16BTMR25_SIZE                equ 0001h
TU16BTMRT_TU16BTMR25_LENGTH              equ 0001h
TU16BTMRT_TU16BTMR25_MASK                equ 0002h
TU16BTMRT_TU16BTMR26_POSN                equ 0002h
TU16BTMRT_TU16BTMR26_POSITION            equ 0002h
TU16BTMRT_TU16BTMR26_SIZE                equ 0001h
TU16BTMRT_TU16BTMR26_LENGTH              equ 0001h
TU16BTMRT_TU16BTMR26_MASK                equ 0004h
TU16BTMRT_TU16BTMR27_POSN                equ 0003h
TU16BTMRT_TU16BTMR27_POSITION            equ 0003h
TU16BTMRT_TU16BTMR27_SIZE                equ 0001h
TU16BTMRT_TU16BTMR27_LENGTH              equ 0001h
TU16BTMRT_TU16BTMR27_MASK                equ 0008h
TU16BTMRT_TU16BTMR28_POSN                equ 0004h
TU16BTMRT_TU16BTMR28_POSITION            equ 0004h
TU16BTMRT_TU16BTMR28_SIZE                equ 0001h
TU16BTMRT_TU16BTMR28_LENGTH              equ 0001h
TU16BTMRT_TU16BTMR28_MASK                equ 0010h
TU16BTMRT_TU16BTMR29_POSN                equ 0005h
TU16BTMRT_TU16BTMR29_POSITION            equ 0005h
TU16BTMRT_TU16BTMR29_SIZE                equ 0001h
TU16BTMRT_TU16BTMR29_LENGTH              equ 0001h
TU16BTMRT_TU16BTMR29_MASK                equ 0020h
TU16BTMRT_TU16BTMR30_POSN                equ 0006h
TU16BTMRT_TU16BTMR30_POSITION            equ 0006h
TU16BTMRT_TU16BTMR30_SIZE                equ 0001h
TU16BTMRT_TU16BTMR30_LENGTH              equ 0001h
TU16BTMRT_TU16BTMR30_MASK                equ 0040h
TU16BTMRT_TU16BTMR31_POSN                equ 0007h
TU16BTMRT_TU16BTMR31_POSITION            equ 0007h
TU16BTMRT_TU16BTMR31_SIZE                equ 0001h
TU16BTMRT_TU16BTMR31_LENGTH              equ 0001h
TU16BTMRT_TU16BTMR31_MASK                equ 0080h

// Register: TU16BCRT
#define TU16BCRT TU16BCRT
TU16BCRT                                 equ 0141h
// bitfield definitions
TU16BCRT_CRT_POSN                        equ 0000h
TU16BCRT_CRT_POSITION                    equ 0000h
TU16BCRT_CRT_SIZE                        equ 0008h
TU16BCRT_CRT_LENGTH                      equ 0008h
TU16BCRT_CRT_MASK                        equ 00FFh
TU16BCRT_CRT0_POSN                       equ 0000h
TU16BCRT_CRT0_POSITION                   equ 0000h
TU16BCRT_CRT0_SIZE                       equ 0001h
TU16BCRT_CRT0_LENGTH                     equ 0001h
TU16BCRT_CRT0_MASK                       equ 0001h
TU16BCRT_CRT1_POSN                       equ 0001h
TU16BCRT_CRT1_POSITION                   equ 0001h
TU16BCRT_CRT1_SIZE                       equ 0001h
TU16BCRT_CRT1_LENGTH                     equ 0001h
TU16BCRT_CRT1_MASK                       equ 0002h
TU16BCRT_CRT2_POSN                       equ 0002h
TU16BCRT_CRT2_POSITION                   equ 0002h
TU16BCRT_CRT2_SIZE                       equ 0001h
TU16BCRT_CRT2_LENGTH                     equ 0001h
TU16BCRT_CRT2_MASK                       equ 0004h
TU16BCRT_CRT3_POSN                       equ 0003h
TU16BCRT_CRT3_POSITION                   equ 0003h
TU16BCRT_CRT3_SIZE                       equ 0001h
TU16BCRT_CRT3_LENGTH                     equ 0001h
TU16BCRT_CRT3_MASK                       equ 0008h
TU16BCRT_CRT4_POSN                       equ 0004h
TU16BCRT_CRT4_POSITION                   equ 0004h
TU16BCRT_CRT4_SIZE                       equ 0001h
TU16BCRT_CRT4_LENGTH                     equ 0001h
TU16BCRT_CRT4_MASK                       equ 0010h
TU16BCRT_CRT5_POSN                       equ 0005h
TU16BCRT_CRT5_POSITION                   equ 0005h
TU16BCRT_CRT5_SIZE                       equ 0001h
TU16BCRT_CRT5_LENGTH                     equ 0001h
TU16BCRT_CRT5_MASK                       equ 0020h
TU16BCRT_CRT6_POSN                       equ 0006h
TU16BCRT_CRT6_POSITION                   equ 0006h
TU16BCRT_CRT6_SIZE                       equ 0001h
TU16BCRT_CRT6_LENGTH                     equ 0001h
TU16BCRT_CRT6_MASK                       equ 0040h
TU16BCRT_CRT7_POSN                       equ 0007h
TU16BCRT_CRT7_POSITION                   equ 0007h
TU16BCRT_CRT7_SIZE                       equ 0001h
TU16BCRT_CRT7_LENGTH                     equ 0001h
TU16BCRT_CRT7_MASK                       equ 0080h
TU16BCRT_TU16BCRT0_POSN                  equ 0000h
TU16BCRT_TU16BCRT0_POSITION              equ 0000h
TU16BCRT_TU16BCRT0_SIZE                  equ 0001h
TU16BCRT_TU16BCRT0_LENGTH                equ 0001h
TU16BCRT_TU16BCRT0_MASK                  equ 0001h
TU16BCRT_TU16BCRT1_POSN                  equ 0001h
TU16BCRT_TU16BCRT1_POSITION              equ 0001h
TU16BCRT_TU16BCRT1_SIZE                  equ 0001h
TU16BCRT_TU16BCRT1_LENGTH                equ 0001h
TU16BCRT_TU16BCRT1_MASK                  equ 0002h
TU16BCRT_TU16BCRT2_POSN                  equ 0002h
TU16BCRT_TU16BCRT2_POSITION              equ 0002h
TU16BCRT_TU16BCRT2_SIZE                  equ 0001h
TU16BCRT_TU16BCRT2_LENGTH                equ 0001h
TU16BCRT_TU16BCRT2_MASK                  equ 0004h
TU16BCRT_TU16BCRT3_POSN                  equ 0003h
TU16BCRT_TU16BCRT3_POSITION              equ 0003h
TU16BCRT_TU16BCRT3_SIZE                  equ 0001h
TU16BCRT_TU16BCRT3_LENGTH                equ 0001h
TU16BCRT_TU16BCRT3_MASK                  equ 0008h
TU16BCRT_TU16BCRT4_POSN                  equ 0004h
TU16BCRT_TU16BCRT4_POSITION              equ 0004h
TU16BCRT_TU16BCRT4_SIZE                  equ 0001h
TU16BCRT_TU16BCRT4_LENGTH                equ 0001h
TU16BCRT_TU16BCRT4_MASK                  equ 0010h
TU16BCRT_TU16BCRT5_POSN                  equ 0005h
TU16BCRT_TU16BCRT5_POSITION              equ 0005h
TU16BCRT_TU16BCRT5_SIZE                  equ 0001h
TU16BCRT_TU16BCRT5_LENGTH                equ 0001h
TU16BCRT_TU16BCRT5_MASK                  equ 0020h
TU16BCRT_TU16BCRT6_POSN                  equ 0006h
TU16BCRT_TU16BCRT6_POSITION              equ 0006h
TU16BCRT_TU16BCRT6_SIZE                  equ 0001h
TU16BCRT_TU16BCRT6_LENGTH                equ 0001h
TU16BCRT_TU16BCRT6_MASK                  equ 0040h
TU16BCRT_TU16BCRT7_POSN                  equ 0007h
TU16BCRT_TU16BCRT7_POSITION              equ 0007h
TU16BCRT_TU16BCRT7_SIZE                  equ 0001h
TU16BCRT_TU16BCRT7_LENGTH                equ 0001h
TU16BCRT_TU16BCRT7_MASK                  equ 0080h
TU16BCRT_TU16BCR24_POSN                  equ 0000h
TU16BCRT_TU16BCR24_POSITION              equ 0000h
TU16BCRT_TU16BCR24_SIZE                  equ 0001h
TU16BCRT_TU16BCR24_LENGTH                equ 0001h
TU16BCRT_TU16BCR24_MASK                  equ 0001h
TU16BCRT_TU16BCR25_POSN                  equ 0001h
TU16BCRT_TU16BCR25_POSITION              equ 0001h
TU16BCRT_TU16BCR25_SIZE                  equ 0001h
TU16BCRT_TU16BCR25_LENGTH                equ 0001h
TU16BCRT_TU16BCR25_MASK                  equ 0002h
TU16BCRT_TU16BCR26_POSN                  equ 0002h
TU16BCRT_TU16BCR26_POSITION              equ 0002h
TU16BCRT_TU16BCR26_SIZE                  equ 0001h
TU16BCRT_TU16BCR26_LENGTH                equ 0001h
TU16BCRT_TU16BCR26_MASK                  equ 0004h
TU16BCRT_TU16BCR27_POSN                  equ 0003h
TU16BCRT_TU16BCR27_POSITION              equ 0003h
TU16BCRT_TU16BCR27_SIZE                  equ 0001h
TU16BCRT_TU16BCR27_LENGTH                equ 0001h
TU16BCRT_TU16BCR27_MASK                  equ 0008h
TU16BCRT_TU16BCR28_POSN                  equ 0004h
TU16BCRT_TU16BCR28_POSITION              equ 0004h
TU16BCRT_TU16BCR28_SIZE                  equ 0001h
TU16BCRT_TU16BCR28_LENGTH                equ 0001h
TU16BCRT_TU16BCR28_MASK                  equ 0010h
TU16BCRT_TU16BCR29_POSN                  equ 0005h
TU16BCRT_TU16BCR29_POSITION              equ 0005h
TU16BCRT_TU16BCR29_SIZE                  equ 0001h
TU16BCRT_TU16BCR29_LENGTH                equ 0001h
TU16BCRT_TU16BCR29_MASK                  equ 0020h
TU16BCRT_TU16BCR30_POSN                  equ 0006h
TU16BCRT_TU16BCR30_POSITION              equ 0006h
TU16BCRT_TU16BCR30_SIZE                  equ 0001h
TU16BCRT_TU16BCR30_LENGTH                equ 0001h
TU16BCRT_TU16BCR30_MASK                  equ 0040h
TU16BCRT_TU16BCR31_POSN                  equ 0007h
TU16BCRT_TU16BCR31_POSITION              equ 0007h
TU16BCRT_TU16BCR31_SIZE                  equ 0001h
TU16BCRT_TU16BCR31_LENGTH                equ 0001h
TU16BCRT_TU16BCR31_MASK                  equ 0080h

// Register: TU16BPR
#define TU16BPR TU16BPR
TU16BPR                                  equ 0142h

// Register: TU16BPRL
#define TU16BPRL TU16BPRL
TU16BPRL                                 equ 0142h
// bitfield definitions
TU16BPRL_PRL_POSN                        equ 0000h
TU16BPRL_PRL_POSITION                    equ 0000h
TU16BPRL_PRL_SIZE                        equ 0008h
TU16BPRL_PRL_LENGTH                      equ 0008h
TU16BPRL_PRL_MASK                        equ 00FFh
TU16BPRL_PRL0_POSN                       equ 0000h
TU16BPRL_PRL0_POSITION                   equ 0000h
TU16BPRL_PRL0_SIZE                       equ 0001h
TU16BPRL_PRL0_LENGTH                     equ 0001h
TU16BPRL_PRL0_MASK                       equ 0001h
TU16BPRL_PRL1_POSN                       equ 0001h
TU16BPRL_PRL1_POSITION                   equ 0001h
TU16BPRL_PRL1_SIZE                       equ 0001h
TU16BPRL_PRL1_LENGTH                     equ 0001h
TU16BPRL_PRL1_MASK                       equ 0002h
TU16BPRL_PRL2_POSN                       equ 0002h
TU16BPRL_PRL2_POSITION                   equ 0002h
TU16BPRL_PRL2_SIZE                       equ 0001h
TU16BPRL_PRL2_LENGTH                     equ 0001h
TU16BPRL_PRL2_MASK                       equ 0004h
TU16BPRL_PRL3_POSN                       equ 0003h
TU16BPRL_PRL3_POSITION                   equ 0003h
TU16BPRL_PRL3_SIZE                       equ 0001h
TU16BPRL_PRL3_LENGTH                     equ 0001h
TU16BPRL_PRL3_MASK                       equ 0008h
TU16BPRL_PRL4_POSN                       equ 0004h
TU16BPRL_PRL4_POSITION                   equ 0004h
TU16BPRL_PRL4_SIZE                       equ 0001h
TU16BPRL_PRL4_LENGTH                     equ 0001h
TU16BPRL_PRL4_MASK                       equ 0010h
TU16BPRL_PRL5_POSN                       equ 0005h
TU16BPRL_PRL5_POSITION                   equ 0005h
TU16BPRL_PRL5_SIZE                       equ 0001h
TU16BPRL_PRL5_LENGTH                     equ 0001h
TU16BPRL_PRL5_MASK                       equ 0020h
TU16BPRL_PRL6_POSN                       equ 0006h
TU16BPRL_PRL6_POSITION                   equ 0006h
TU16BPRL_PRL6_SIZE                       equ 0001h
TU16BPRL_PRL6_LENGTH                     equ 0001h
TU16BPRL_PRL6_MASK                       equ 0040h
TU16BPRL_PRL7_POSN                       equ 0007h
TU16BPRL_PRL7_POSITION                   equ 0007h
TU16BPRL_PRL7_SIZE                       equ 0001h
TU16BPRL_PRL7_LENGTH                     equ 0001h
TU16BPRL_PRL7_MASK                       equ 0080h
TU16BPRL_TU16BPRL0_POSN                  equ 0000h
TU16BPRL_TU16BPRL0_POSITION              equ 0000h
TU16BPRL_TU16BPRL0_SIZE                  equ 0001h
TU16BPRL_TU16BPRL0_LENGTH                equ 0001h
TU16BPRL_TU16BPRL0_MASK                  equ 0001h
TU16BPRL_TU16BPRL1_POSN                  equ 0001h
TU16BPRL_TU16BPRL1_POSITION              equ 0001h
TU16BPRL_TU16BPRL1_SIZE                  equ 0001h
TU16BPRL_TU16BPRL1_LENGTH                equ 0001h
TU16BPRL_TU16BPRL1_MASK                  equ 0002h
TU16BPRL_TU16BPRL2_POSN                  equ 0002h
TU16BPRL_TU16BPRL2_POSITION              equ 0002h
TU16BPRL_TU16BPRL2_SIZE                  equ 0001h
TU16BPRL_TU16BPRL2_LENGTH                equ 0001h
TU16BPRL_TU16BPRL2_MASK                  equ 0004h
TU16BPRL_TU16BPRL3_POSN                  equ 0003h
TU16BPRL_TU16BPRL3_POSITION              equ 0003h
TU16BPRL_TU16BPRL3_SIZE                  equ 0001h
TU16BPRL_TU16BPRL3_LENGTH                equ 0001h
TU16BPRL_TU16BPRL3_MASK                  equ 0008h
TU16BPRL_TU16BPRL4_POSN                  equ 0004h
TU16BPRL_TU16BPRL4_POSITION              equ 0004h
TU16BPRL_TU16BPRL4_SIZE                  equ 0001h
TU16BPRL_TU16BPRL4_LENGTH                equ 0001h
TU16BPRL_TU16BPRL4_MASK                  equ 0010h
TU16BPRL_TU16BPRL5_POSN                  equ 0005h
TU16BPRL_TU16BPRL5_POSITION              equ 0005h
TU16BPRL_TU16BPRL5_SIZE                  equ 0001h
TU16BPRL_TU16BPRL5_LENGTH                equ 0001h
TU16BPRL_TU16BPRL5_MASK                  equ 0020h
TU16BPRL_TU16BPRL6_POSN                  equ 0006h
TU16BPRL_TU16BPRL6_POSITION              equ 0006h
TU16BPRL_TU16BPRL6_SIZE                  equ 0001h
TU16BPRL_TU16BPRL6_LENGTH                equ 0001h
TU16BPRL_TU16BPRL6_MASK                  equ 0040h
TU16BPRL_TU16BPRL7_POSN                  equ 0007h
TU16BPRL_TU16BPRL7_POSITION              equ 0007h
TU16BPRL_TU16BPRL7_SIZE                  equ 0001h
TU16BPRL_TU16BPRL7_LENGTH                equ 0001h
TU16BPRL_TU16BPRL7_MASK                  equ 0080h
TU16BPRL_TU16BPR0_POSN                   equ 0000h
TU16BPRL_TU16BPR0_POSITION               equ 0000h
TU16BPRL_TU16BPR0_SIZE                   equ 0001h
TU16BPRL_TU16BPR0_LENGTH                 equ 0001h
TU16BPRL_TU16BPR0_MASK                   equ 0001h
TU16BPRL_TU16BPR1_POSN                   equ 0001h
TU16BPRL_TU16BPR1_POSITION               equ 0001h
TU16BPRL_TU16BPR1_SIZE                   equ 0001h
TU16BPRL_TU16BPR1_LENGTH                 equ 0001h
TU16BPRL_TU16BPR1_MASK                   equ 0002h
TU16BPRL_TU16BPR2_POSN                   equ 0002h
TU16BPRL_TU16BPR2_POSITION               equ 0002h
TU16BPRL_TU16BPR2_SIZE                   equ 0001h
TU16BPRL_TU16BPR2_LENGTH                 equ 0001h
TU16BPRL_TU16BPR2_MASK                   equ 0004h
TU16BPRL_TU16BPR3_POSN                   equ 0003h
TU16BPRL_TU16BPR3_POSITION               equ 0003h
TU16BPRL_TU16BPR3_SIZE                   equ 0001h
TU16BPRL_TU16BPR3_LENGTH                 equ 0001h
TU16BPRL_TU16BPR3_MASK                   equ 0008h
TU16BPRL_TU16BPR4_POSN                   equ 0004h
TU16BPRL_TU16BPR4_POSITION               equ 0004h
TU16BPRL_TU16BPR4_SIZE                   equ 0001h
TU16BPRL_TU16BPR4_LENGTH                 equ 0001h
TU16BPRL_TU16BPR4_MASK                   equ 0010h
TU16BPRL_TU16BPR5_POSN                   equ 0005h
TU16BPRL_TU16BPR5_POSITION               equ 0005h
TU16BPRL_TU16BPR5_SIZE                   equ 0001h
TU16BPRL_TU16BPR5_LENGTH                 equ 0001h
TU16BPRL_TU16BPR5_MASK                   equ 0020h
TU16BPRL_TU16BPR6_POSN                   equ 0006h
TU16BPRL_TU16BPR6_POSITION               equ 0006h
TU16BPRL_TU16BPR6_SIZE                   equ 0001h
TU16BPRL_TU16BPR6_LENGTH                 equ 0001h
TU16BPRL_TU16BPR6_MASK                   equ 0040h
TU16BPRL_TU16BPR7_POSN                   equ 0007h
TU16BPRL_TU16BPR7_POSITION               equ 0007h
TU16BPRL_TU16BPR7_SIZE                   equ 0001h
TU16BPRL_TU16BPR7_LENGTH                 equ 0001h
TU16BPRL_TU16BPR7_MASK                   equ 0080h

// Register: TU16BPRH
#define TU16BPRH TU16BPRH
TU16BPRH                                 equ 0143h
// bitfield definitions
TU16BPRH_PRH_POSN                        equ 0000h
TU16BPRH_PRH_POSITION                    equ 0000h
TU16BPRH_PRH_SIZE                        equ 0008h
TU16BPRH_PRH_LENGTH                      equ 0008h
TU16BPRH_PRH_MASK                        equ 00FFh
TU16BPRH_PRH0_POSN                       equ 0000h
TU16BPRH_PRH0_POSITION                   equ 0000h
TU16BPRH_PRH0_SIZE                       equ 0001h
TU16BPRH_PRH0_LENGTH                     equ 0001h
TU16BPRH_PRH0_MASK                       equ 0001h
TU16BPRH_PRH1_POSN                       equ 0001h
TU16BPRH_PRH1_POSITION                   equ 0001h
TU16BPRH_PRH1_SIZE                       equ 0001h
TU16BPRH_PRH1_LENGTH                     equ 0001h
TU16BPRH_PRH1_MASK                       equ 0002h
TU16BPRH_PRH2_POSN                       equ 0002h
TU16BPRH_PRH2_POSITION                   equ 0002h
TU16BPRH_PRH2_SIZE                       equ 0001h
TU16BPRH_PRH2_LENGTH                     equ 0001h
TU16BPRH_PRH2_MASK                       equ 0004h
TU16BPRH_PRH3_POSN                       equ 0003h
TU16BPRH_PRH3_POSITION                   equ 0003h
TU16BPRH_PRH3_SIZE                       equ 0001h
TU16BPRH_PRH3_LENGTH                     equ 0001h
TU16BPRH_PRH3_MASK                       equ 0008h
TU16BPRH_PRH4_POSN                       equ 0004h
TU16BPRH_PRH4_POSITION                   equ 0004h
TU16BPRH_PRH4_SIZE                       equ 0001h
TU16BPRH_PRH4_LENGTH                     equ 0001h
TU16BPRH_PRH4_MASK                       equ 0010h
TU16BPRH_PRH5_POSN                       equ 0005h
TU16BPRH_PRH5_POSITION                   equ 0005h
TU16BPRH_PRH5_SIZE                       equ 0001h
TU16BPRH_PRH5_LENGTH                     equ 0001h
TU16BPRH_PRH5_MASK                       equ 0020h
TU16BPRH_PRH6_POSN                       equ 0006h
TU16BPRH_PRH6_POSITION                   equ 0006h
TU16BPRH_PRH6_SIZE                       equ 0001h
TU16BPRH_PRH6_LENGTH                     equ 0001h
TU16BPRH_PRH6_MASK                       equ 0040h
TU16BPRH_PRH7_POSN                       equ 0007h
TU16BPRH_PRH7_POSITION                   equ 0007h
TU16BPRH_PRH7_SIZE                       equ 0001h
TU16BPRH_PRH7_LENGTH                     equ 0001h
TU16BPRH_PRH7_MASK                       equ 0080h
TU16BPRH_TU16BPRH0_POSN                  equ 0000h
TU16BPRH_TU16BPRH0_POSITION              equ 0000h
TU16BPRH_TU16BPRH0_SIZE                  equ 0001h
TU16BPRH_TU16BPRH0_LENGTH                equ 0001h
TU16BPRH_TU16BPRH0_MASK                  equ 0001h
TU16BPRH_TU16BPRH1_POSN                  equ 0001h
TU16BPRH_TU16BPRH1_POSITION              equ 0001h
TU16BPRH_TU16BPRH1_SIZE                  equ 0001h
TU16BPRH_TU16BPRH1_LENGTH                equ 0001h
TU16BPRH_TU16BPRH1_MASK                  equ 0002h
TU16BPRH_TU16BPRH2_POSN                  equ 0002h
TU16BPRH_TU16BPRH2_POSITION              equ 0002h
TU16BPRH_TU16BPRH2_SIZE                  equ 0001h
TU16BPRH_TU16BPRH2_LENGTH                equ 0001h
TU16BPRH_TU16BPRH2_MASK                  equ 0004h
TU16BPRH_TU16BPRH3_POSN                  equ 0003h
TU16BPRH_TU16BPRH3_POSITION              equ 0003h
TU16BPRH_TU16BPRH3_SIZE                  equ 0001h
TU16BPRH_TU16BPRH3_LENGTH                equ 0001h
TU16BPRH_TU16BPRH3_MASK                  equ 0008h
TU16BPRH_TU16BPRH4_POSN                  equ 0004h
TU16BPRH_TU16BPRH4_POSITION              equ 0004h
TU16BPRH_TU16BPRH4_SIZE                  equ 0001h
TU16BPRH_TU16BPRH4_LENGTH                equ 0001h
TU16BPRH_TU16BPRH4_MASK                  equ 0010h
TU16BPRH_TU16BPRH5_POSN                  equ 0005h
TU16BPRH_TU16BPRH5_POSITION              equ 0005h
TU16BPRH_TU16BPRH5_SIZE                  equ 0001h
TU16BPRH_TU16BPRH5_LENGTH                equ 0001h
TU16BPRH_TU16BPRH5_MASK                  equ 0020h
TU16BPRH_TU16BPRH6_POSN                  equ 0006h
TU16BPRH_TU16BPRH6_POSITION              equ 0006h
TU16BPRH_TU16BPRH6_SIZE                  equ 0001h
TU16BPRH_TU16BPRH6_LENGTH                equ 0001h
TU16BPRH_TU16BPRH6_MASK                  equ 0040h
TU16BPRH_TU16BPRH7_POSN                  equ 0007h
TU16BPRH_TU16BPRH7_POSITION              equ 0007h
TU16BPRH_TU16BPRH7_SIZE                  equ 0001h
TU16BPRH_TU16BPRH7_LENGTH                equ 0001h
TU16BPRH_TU16BPRH7_MASK                  equ 0080h
TU16BPRH_TU16BPR8_POSN                   equ 0000h
TU16BPRH_TU16BPR8_POSITION               equ 0000h
TU16BPRH_TU16BPR8_SIZE                   equ 0001h
TU16BPRH_TU16BPR8_LENGTH                 equ 0001h
TU16BPRH_TU16BPR8_MASK                   equ 0001h
TU16BPRH_TU16BPR9_POSN                   equ 0001h
TU16BPRH_TU16BPR9_POSITION               equ 0001h
TU16BPRH_TU16BPR9_SIZE                   equ 0001h
TU16BPRH_TU16BPR9_LENGTH                 equ 0001h
TU16BPRH_TU16BPR9_MASK                   equ 0002h
TU16BPRH_TU16BPR10_POSN                  equ 0002h
TU16BPRH_TU16BPR10_POSITION              equ 0002h
TU16BPRH_TU16BPR10_SIZE                  equ 0001h
TU16BPRH_TU16BPR10_LENGTH                equ 0001h
TU16BPRH_TU16BPR10_MASK                  equ 0004h
TU16BPRH_TU16BPR11_POSN                  equ 0003h
TU16BPRH_TU16BPR11_POSITION              equ 0003h
TU16BPRH_TU16BPR11_SIZE                  equ 0001h
TU16BPRH_TU16BPR11_LENGTH                equ 0001h
TU16BPRH_TU16BPR11_MASK                  equ 0008h
TU16BPRH_TU16BPR12_POSN                  equ 0004h
TU16BPRH_TU16BPR12_POSITION              equ 0004h
TU16BPRH_TU16BPR12_SIZE                  equ 0001h
TU16BPRH_TU16BPR12_LENGTH                equ 0001h
TU16BPRH_TU16BPR12_MASK                  equ 0010h
TU16BPRH_TU16BPR13_POSN                  equ 0005h
TU16BPRH_TU16BPR13_POSITION              equ 0005h
TU16BPRH_TU16BPR13_SIZE                  equ 0001h
TU16BPRH_TU16BPR13_LENGTH                equ 0001h
TU16BPRH_TU16BPR13_MASK                  equ 0020h
TU16BPRH_TU16BPR14_POSN                  equ 0006h
TU16BPRH_TU16BPR14_POSITION              equ 0006h
TU16BPRH_TU16BPR14_SIZE                  equ 0001h
TU16BPRH_TU16BPR14_LENGTH                equ 0001h
TU16BPRH_TU16BPR14_MASK                  equ 0040h
TU16BPRH_TU16BPR15_POSN                  equ 0007h
TU16BPRH_TU16BPR15_POSITION              equ 0007h
TU16BPRH_TU16BPR15_SIZE                  equ 0001h
TU16BPRH_TU16BPR15_LENGTH                equ 0001h
TU16BPRH_TU16BPR15_MASK                  equ 0080h

// Register: TU16BPRT
#define TU16BPRT TU16BPRT
TU16BPRT                                 equ 0145h
// bitfield definitions
TU16BPRT_PRT_POSN                        equ 0000h
TU16BPRT_PRT_POSITION                    equ 0000h
TU16BPRT_PRT_SIZE                        equ 0008h
TU16BPRT_PRT_LENGTH                      equ 0008h
TU16BPRT_PRT_MASK                        equ 00FFh
TU16BPRT_PRT0_POSN                       equ 0000h
TU16BPRT_PRT0_POSITION                   equ 0000h
TU16BPRT_PRT0_SIZE                       equ 0001h
TU16BPRT_PRT0_LENGTH                     equ 0001h
TU16BPRT_PRT0_MASK                       equ 0001h
TU16BPRT_PRT1_POSN                       equ 0001h
TU16BPRT_PRT1_POSITION                   equ 0001h
TU16BPRT_PRT1_SIZE                       equ 0001h
TU16BPRT_PRT1_LENGTH                     equ 0001h
TU16BPRT_PRT1_MASK                       equ 0002h
TU16BPRT_PRT2_POSN                       equ 0002h
TU16BPRT_PRT2_POSITION                   equ 0002h
TU16BPRT_PRT2_SIZE                       equ 0001h
TU16BPRT_PRT2_LENGTH                     equ 0001h
TU16BPRT_PRT2_MASK                       equ 0004h
TU16BPRT_PRT3_POSN                       equ 0003h
TU16BPRT_PRT3_POSITION                   equ 0003h
TU16BPRT_PRT3_SIZE                       equ 0001h
TU16BPRT_PRT3_LENGTH                     equ 0001h
TU16BPRT_PRT3_MASK                       equ 0008h
TU16BPRT_PRT4_POSN                       equ 0004h
TU16BPRT_PRT4_POSITION                   equ 0004h
TU16BPRT_PRT4_SIZE                       equ 0001h
TU16BPRT_PRT4_LENGTH                     equ 0001h
TU16BPRT_PRT4_MASK                       equ 0010h
TU16BPRT_PRT5_POSN                       equ 0005h
TU16BPRT_PRT5_POSITION                   equ 0005h
TU16BPRT_PRT5_SIZE                       equ 0001h
TU16BPRT_PRT5_LENGTH                     equ 0001h
TU16BPRT_PRT5_MASK                       equ 0020h
TU16BPRT_PRT6_POSN                       equ 0006h
TU16BPRT_PRT6_POSITION                   equ 0006h
TU16BPRT_PRT6_SIZE                       equ 0001h
TU16BPRT_PRT6_LENGTH                     equ 0001h
TU16BPRT_PRT6_MASK                       equ 0040h
TU16BPRT_PRT7_POSN                       equ 0007h
TU16BPRT_PRT7_POSITION                   equ 0007h
TU16BPRT_PRT7_SIZE                       equ 0001h
TU16BPRT_PRT7_LENGTH                     equ 0001h
TU16BPRT_PRT7_MASK                       equ 0080h
TU16BPRT_TU16BPRT0_POSN                  equ 0000h
TU16BPRT_TU16BPRT0_POSITION              equ 0000h
TU16BPRT_TU16BPRT0_SIZE                  equ 0001h
TU16BPRT_TU16BPRT0_LENGTH                equ 0001h
TU16BPRT_TU16BPRT0_MASK                  equ 0001h
TU16BPRT_TU16BPRT1_POSN                  equ 0001h
TU16BPRT_TU16BPRT1_POSITION              equ 0001h
TU16BPRT_TU16BPRT1_SIZE                  equ 0001h
TU16BPRT_TU16BPRT1_LENGTH                equ 0001h
TU16BPRT_TU16BPRT1_MASK                  equ 0002h
TU16BPRT_TU16BPRT2_POSN                  equ 0002h
TU16BPRT_TU16BPRT2_POSITION              equ 0002h
TU16BPRT_TU16BPRT2_SIZE                  equ 0001h
TU16BPRT_TU16BPRT2_LENGTH                equ 0001h
TU16BPRT_TU16BPRT2_MASK                  equ 0004h
TU16BPRT_TU16BPRT3_POSN                  equ 0003h
TU16BPRT_TU16BPRT3_POSITION              equ 0003h
TU16BPRT_TU16BPRT3_SIZE                  equ 0001h
TU16BPRT_TU16BPRT3_LENGTH                equ 0001h
TU16BPRT_TU16BPRT3_MASK                  equ 0008h
TU16BPRT_TU16BPRT4_POSN                  equ 0004h
TU16BPRT_TU16BPRT4_POSITION              equ 0004h
TU16BPRT_TU16BPRT4_SIZE                  equ 0001h
TU16BPRT_TU16BPRT4_LENGTH                equ 0001h
TU16BPRT_TU16BPRT4_MASK                  equ 0010h
TU16BPRT_TU16BPRT5_POSN                  equ 0005h
TU16BPRT_TU16BPRT5_POSITION              equ 0005h
TU16BPRT_TU16BPRT5_SIZE                  equ 0001h
TU16BPRT_TU16BPRT5_LENGTH                equ 0001h
TU16BPRT_TU16BPRT5_MASK                  equ 0020h
TU16BPRT_TU16BPRT6_POSN                  equ 0006h
TU16BPRT_TU16BPRT6_POSITION              equ 0006h
TU16BPRT_TU16BPRT6_SIZE                  equ 0001h
TU16BPRT_TU16BPRT6_LENGTH                equ 0001h
TU16BPRT_TU16BPRT6_MASK                  equ 0040h
TU16BPRT_TU16BPRT7_POSN                  equ 0007h
TU16BPRT_TU16BPRT7_POSITION              equ 0007h
TU16BPRT_TU16BPRT7_SIZE                  equ 0001h
TU16BPRT_TU16BPRT7_LENGTH                equ 0001h
TU16BPRT_TU16BPRT7_MASK                  equ 0080h
TU16BPRT_TU16BPR24_POSN                  equ 0000h
TU16BPRT_TU16BPR24_POSITION              equ 0000h
TU16BPRT_TU16BPR24_SIZE                  equ 0001h
TU16BPRT_TU16BPR24_LENGTH                equ 0001h
TU16BPRT_TU16BPR24_MASK                  equ 0001h
TU16BPRT_TU16BPR25_POSN                  equ 0001h
TU16BPRT_TU16BPR25_POSITION              equ 0001h
TU16BPRT_TU16BPR25_SIZE                  equ 0001h
TU16BPRT_TU16BPR25_LENGTH                equ 0001h
TU16BPRT_TU16BPR25_MASK                  equ 0002h
TU16BPRT_TU16BPR26_POSN                  equ 0002h
TU16BPRT_TU16BPR26_POSITION              equ 0002h
TU16BPRT_TU16BPR26_SIZE                  equ 0001h
TU16BPRT_TU16BPR26_LENGTH                equ 0001h
TU16BPRT_TU16BPR26_MASK                  equ 0004h
TU16BPRT_TU16BPR27_POSN                  equ 0003h
TU16BPRT_TU16BPR27_POSITION              equ 0003h
TU16BPRT_TU16BPR27_SIZE                  equ 0001h
TU16BPRT_TU16BPR27_LENGTH                equ 0001h
TU16BPRT_TU16BPR27_MASK                  equ 0008h
TU16BPRT_TU16BPR28_POSN                  equ 0004h
TU16BPRT_TU16BPR28_POSITION              equ 0004h
TU16BPRT_TU16BPR28_SIZE                  equ 0001h
TU16BPRT_TU16BPR28_LENGTH                equ 0001h
TU16BPRT_TU16BPR28_MASK                  equ 0010h
TU16BPRT_TU16BPR29_POSN                  equ 0005h
TU16BPRT_TU16BPR29_POSITION              equ 0005h
TU16BPRT_TU16BPR29_SIZE                  equ 0001h
TU16BPRT_TU16BPR29_LENGTH                equ 0001h
TU16BPRT_TU16BPR29_MASK                  equ 0020h
TU16BPRT_TU16BPR30_POSN                  equ 0006h
TU16BPRT_TU16BPR30_POSITION              equ 0006h
TU16BPRT_TU16BPR30_SIZE                  equ 0001h
TU16BPRT_TU16BPR30_LENGTH                equ 0001h
TU16BPRT_TU16BPR30_MASK                  equ 0040h
TU16BPRT_TU16BPR31_POSN                  equ 0007h
TU16BPRT_TU16BPR31_POSITION              equ 0007h
TU16BPRT_TU16BPR31_SIZE                  equ 0001h
TU16BPRT_TU16BPR31_LENGTH                equ 0001h
TU16BPRT_TU16BPR31_MASK                  equ 0080h

// Register: TU16BCLK
#define TU16BCLK TU16BCLK
TU16BCLK                                 equ 0146h
// bitfield definitions
TU16BCLK_CLK_POSN                        equ 0000h
TU16BCLK_CLK_POSITION                    equ 0000h
TU16BCLK_CLK_SIZE                        equ 0008h
TU16BCLK_CLK_LENGTH                      equ 0008h
TU16BCLK_CLK_MASK                        equ 00FFh
TU16BCLK_CLK0_POSN                       equ 0000h
TU16BCLK_CLK0_POSITION                   equ 0000h
TU16BCLK_CLK0_SIZE                       equ 0001h
TU16BCLK_CLK0_LENGTH                     equ 0001h
TU16BCLK_CLK0_MASK                       equ 0001h
TU16BCLK_CLK1_POSN                       equ 0001h
TU16BCLK_CLK1_POSITION                   equ 0001h
TU16BCLK_CLK1_SIZE                       equ 0001h
TU16BCLK_CLK1_LENGTH                     equ 0001h
TU16BCLK_CLK1_MASK                       equ 0002h
TU16BCLK_CLK2_POSN                       equ 0002h
TU16BCLK_CLK2_POSITION                   equ 0002h
TU16BCLK_CLK2_SIZE                       equ 0001h
TU16BCLK_CLK2_LENGTH                     equ 0001h
TU16BCLK_CLK2_MASK                       equ 0004h
TU16BCLK_CLK3_POSN                       equ 0003h
TU16BCLK_CLK3_POSITION                   equ 0003h
TU16BCLK_CLK3_SIZE                       equ 0001h
TU16BCLK_CLK3_LENGTH                     equ 0001h
TU16BCLK_CLK3_MASK                       equ 0008h
TU16BCLK_CLK4_POSN                       equ 0004h
TU16BCLK_CLK4_POSITION                   equ 0004h
TU16BCLK_CLK4_SIZE                       equ 0001h
TU16BCLK_CLK4_LENGTH                     equ 0001h
TU16BCLK_CLK4_MASK                       equ 0010h
TU16BCLK_TU16BCLK0_POSN                  equ 0000h
TU16BCLK_TU16BCLK0_POSITION              equ 0000h
TU16BCLK_TU16BCLK0_SIZE                  equ 0001h
TU16BCLK_TU16BCLK0_LENGTH                equ 0001h
TU16BCLK_TU16BCLK0_MASK                  equ 0001h
TU16BCLK_TU16BCLK1_POSN                  equ 0001h
TU16BCLK_TU16BCLK1_POSITION              equ 0001h
TU16BCLK_TU16BCLK1_SIZE                  equ 0001h
TU16BCLK_TU16BCLK1_LENGTH                equ 0001h
TU16BCLK_TU16BCLK1_MASK                  equ 0002h
TU16BCLK_TU16BCLK2_POSN                  equ 0002h
TU16BCLK_TU16BCLK2_POSITION              equ 0002h
TU16BCLK_TU16BCLK2_SIZE                  equ 0001h
TU16BCLK_TU16BCLK2_LENGTH                equ 0001h
TU16BCLK_TU16BCLK2_MASK                  equ 0004h
TU16BCLK_TU16BCLK3_POSN                  equ 0003h
TU16BCLK_TU16BCLK3_POSITION              equ 0003h
TU16BCLK_TU16BCLK3_SIZE                  equ 0001h
TU16BCLK_TU16BCLK3_LENGTH                equ 0001h
TU16BCLK_TU16BCLK3_MASK                  equ 0008h
TU16BCLK_TU16BCLK4_POSN                  equ 0004h
TU16BCLK_TU16BCLK4_POSITION              equ 0004h
TU16BCLK_TU16BCLK4_SIZE                  equ 0001h
TU16BCLK_TU16BCLK4_LENGTH                equ 0001h
TU16BCLK_TU16BCLK4_MASK                  equ 0010h

// Register: TU16BERS
#define TU16BERS TU16BERS
TU16BERS                                 equ 0147h
// bitfield definitions
TU16BERS_ERS_POSN                        equ 0000h
TU16BERS_ERS_POSITION                    equ 0000h
TU16BERS_ERS_SIZE                        equ 0008h
TU16BERS_ERS_LENGTH                      equ 0008h
TU16BERS_ERS_MASK                        equ 00FFh
TU16BERS_ERS0_POSN                       equ 0000h
TU16BERS_ERS0_POSITION                   equ 0000h
TU16BERS_ERS0_SIZE                       equ 0001h
TU16BERS_ERS0_LENGTH                     equ 0001h
TU16BERS_ERS0_MASK                       equ 0001h
TU16BERS_ERS1_POSN                       equ 0001h
TU16BERS_ERS1_POSITION                   equ 0001h
TU16BERS_ERS1_SIZE                       equ 0001h
TU16BERS_ERS1_LENGTH                     equ 0001h
TU16BERS_ERS1_MASK                       equ 0002h
TU16BERS_ERS2_POSN                       equ 0002h
TU16BERS_ERS2_POSITION                   equ 0002h
TU16BERS_ERS2_SIZE                       equ 0001h
TU16BERS_ERS2_LENGTH                     equ 0001h
TU16BERS_ERS2_MASK                       equ 0004h
TU16BERS_ERS3_POSN                       equ 0003h
TU16BERS_ERS3_POSITION                   equ 0003h
TU16BERS_ERS3_SIZE                       equ 0001h
TU16BERS_ERS3_LENGTH                     equ 0001h
TU16BERS_ERS3_MASK                       equ 0008h
TU16BERS_ERS4_POSN                       equ 0004h
TU16BERS_ERS4_POSITION                   equ 0004h
TU16BERS_ERS4_SIZE                       equ 0001h
TU16BERS_ERS4_LENGTH                     equ 0001h
TU16BERS_ERS4_MASK                       equ 0010h
TU16BERS_ERS5_POSN                       equ 0005h
TU16BERS_ERS5_POSITION                   equ 0005h
TU16BERS_ERS5_SIZE                       equ 0001h
TU16BERS_ERS5_LENGTH                     equ 0001h
TU16BERS_ERS5_MASK                       equ 0020h
TU16BERS_TU16BERS0_POSN                  equ 0000h
TU16BERS_TU16BERS0_POSITION              equ 0000h
TU16BERS_TU16BERS0_SIZE                  equ 0001h
TU16BERS_TU16BERS0_LENGTH                equ 0001h
TU16BERS_TU16BERS0_MASK                  equ 0001h
TU16BERS_TU16BERS1_POSN                  equ 0001h
TU16BERS_TU16BERS1_POSITION              equ 0001h
TU16BERS_TU16BERS1_SIZE                  equ 0001h
TU16BERS_TU16BERS1_LENGTH                equ 0001h
TU16BERS_TU16BERS1_MASK                  equ 0002h
TU16BERS_TU16BERS2_POSN                  equ 0002h
TU16BERS_TU16BERS2_POSITION              equ 0002h
TU16BERS_TU16BERS2_SIZE                  equ 0001h
TU16BERS_TU16BERS2_LENGTH                equ 0001h
TU16BERS_TU16BERS2_MASK                  equ 0004h
TU16BERS_TU16BERS3_POSN                  equ 0003h
TU16BERS_TU16BERS3_POSITION              equ 0003h
TU16BERS_TU16BERS3_SIZE                  equ 0001h
TU16BERS_TU16BERS3_LENGTH                equ 0001h
TU16BERS_TU16BERS3_MASK                  equ 0008h
TU16BERS_TU16BERS4_POSN                  equ 0004h
TU16BERS_TU16BERS4_POSITION              equ 0004h
TU16BERS_TU16BERS4_SIZE                  equ 0001h
TU16BERS_TU16BERS4_LENGTH                equ 0001h
TU16BERS_TU16BERS4_MASK                  equ 0010h
TU16BERS_TU16BERS5_POSN                  equ 0005h
TU16BERS_TU16BERS5_POSITION              equ 0005h
TU16BERS_TU16BERS5_SIZE                  equ 0001h
TU16BERS_TU16BERS5_LENGTH                equ 0001h
TU16BERS_TU16BERS5_MASK                  equ 0020h

// Register: CCPTMRS0
#define CCPTMRS0 CCPTMRS0
CCPTMRS0                                 equ 0148h
// bitfield definitions
CCPTMRS0_C1TSEL_POSN                     equ 0000h
CCPTMRS0_C1TSEL_POSITION                 equ 0000h
CCPTMRS0_C1TSEL_SIZE                     equ 0002h
CCPTMRS0_C1TSEL_LENGTH                   equ 0002h
CCPTMRS0_C1TSEL_MASK                     equ 0003h
CCPTMRS0_C2TSEL_POSN                     equ 0002h
CCPTMRS0_C2TSEL_POSITION                 equ 0002h
CCPTMRS0_C2TSEL_SIZE                     equ 0002h
CCPTMRS0_C2TSEL_LENGTH                   equ 0002h
CCPTMRS0_C2TSEL_MASK                     equ 000Ch
CCPTMRS0_C1TSEL0_POSN                    equ 0000h
CCPTMRS0_C1TSEL0_POSITION                equ 0000h
CCPTMRS0_C1TSEL0_SIZE                    equ 0001h
CCPTMRS0_C1TSEL0_LENGTH                  equ 0001h
CCPTMRS0_C1TSEL0_MASK                    equ 0001h
CCPTMRS0_C1TSEL1_POSN                    equ 0001h
CCPTMRS0_C1TSEL1_POSITION                equ 0001h
CCPTMRS0_C1TSEL1_SIZE                    equ 0001h
CCPTMRS0_C1TSEL1_LENGTH                  equ 0001h
CCPTMRS0_C1TSEL1_MASK                    equ 0002h
CCPTMRS0_C2TSEL2_POSN                    equ 0002h
CCPTMRS0_C2TSEL2_POSITION                equ 0002h
CCPTMRS0_C2TSEL2_SIZE                    equ 0001h
CCPTMRS0_C2TSEL2_LENGTH                  equ 0001h
CCPTMRS0_C2TSEL2_MASK                    equ 0004h
CCPTMRS0_C2TSEL3_POSN                    equ 0003h
CCPTMRS0_C2TSEL3_POSITION                equ 0003h
CCPTMRS0_C2TSEL3_SIZE                    equ 0001h
CCPTMRS0_C2TSEL3_LENGTH                  equ 0001h
CCPTMRS0_C2TSEL3_MASK                    equ 0008h

// Register: CCPR1
#define CCPR1 CCPR1
CCPR1                                    equ 0149h

// Register: CCPR1L
#define CCPR1L CCPR1L
CCPR1L                                   equ 0149h
// bitfield definitions
CCPR1L_RL_POSN                           equ 0000h
CCPR1L_RL_POSITION                       equ 0000h
CCPR1L_RL_SIZE                           equ 0008h
CCPR1L_RL_LENGTH                         equ 0008h
CCPR1L_RL_MASK                           equ 00FFh

// Register: CCPR1H
#define CCPR1H CCPR1H
CCPR1H                                   equ 014Ah
// bitfield definitions
CCPR1H_RH_POSN                           equ 0000h
CCPR1H_RH_POSITION                       equ 0000h
CCPR1H_RH_SIZE                           equ 0008h
CCPR1H_RH_LENGTH                         equ 0008h
CCPR1H_RH_MASK                           equ 00FFh

// Register: CCP1CON
#define CCP1CON CCP1CON
CCP1CON                                  equ 014Bh
// bitfield definitions
CCP1CON_MODE_POSN                        equ 0000h
CCP1CON_MODE_POSITION                    equ 0000h
CCP1CON_MODE_SIZE                        equ 0004h
CCP1CON_MODE_LENGTH                      equ 0004h
CCP1CON_MODE_MASK                        equ 000Fh
CCP1CON_FMT_POSN                         equ 0004h
CCP1CON_FMT_POSITION                     equ 0004h
CCP1CON_FMT_SIZE                         equ 0001h
CCP1CON_FMT_LENGTH                       equ 0001h
CCP1CON_FMT_MASK                         equ 0010h
CCP1CON_OUT_POSN                         equ 0005h
CCP1CON_OUT_POSITION                     equ 0005h
CCP1CON_OUT_SIZE                         equ 0001h
CCP1CON_OUT_LENGTH                       equ 0001h
CCP1CON_OUT_MASK                         equ 0020h
CCP1CON_EN_POSN                          equ 0007h
CCP1CON_EN_POSITION                      equ 0007h
CCP1CON_EN_SIZE                          equ 0001h
CCP1CON_EN_LENGTH                        equ 0001h
CCP1CON_EN_MASK                          equ 0080h
CCP1CON_MODE0_POSN                       equ 0000h
CCP1CON_MODE0_POSITION                   equ 0000h
CCP1CON_MODE0_SIZE                       equ 0001h
CCP1CON_MODE0_LENGTH                     equ 0001h
CCP1CON_MODE0_MASK                       equ 0001h
CCP1CON_MODE1_POSN                       equ 0001h
CCP1CON_MODE1_POSITION                   equ 0001h
CCP1CON_MODE1_SIZE                       equ 0001h
CCP1CON_MODE1_LENGTH                     equ 0001h
CCP1CON_MODE1_MASK                       equ 0002h
CCP1CON_MODE2_POSN                       equ 0002h
CCP1CON_MODE2_POSITION                   equ 0002h
CCP1CON_MODE2_SIZE                       equ 0001h
CCP1CON_MODE2_LENGTH                     equ 0001h
CCP1CON_MODE2_MASK                       equ 0004h
CCP1CON_MODE3_POSN                       equ 0003h
CCP1CON_MODE3_POSITION                   equ 0003h
CCP1CON_MODE3_SIZE                       equ 0001h
CCP1CON_MODE3_LENGTH                     equ 0001h
CCP1CON_MODE3_MASK                       equ 0008h
CCP1CON_CCP1MODE_POSN                    equ 0000h
CCP1CON_CCP1MODE_POSITION                equ 0000h
CCP1CON_CCP1MODE_SIZE                    equ 0004h
CCP1CON_CCP1MODE_LENGTH                  equ 0004h
CCP1CON_CCP1MODE_MASK                    equ 000Fh
CCP1CON_CCP1FMT_POSN                     equ 0004h
CCP1CON_CCP1FMT_POSITION                 equ 0004h
CCP1CON_CCP1FMT_SIZE                     equ 0001h
CCP1CON_CCP1FMT_LENGTH                   equ 0001h
CCP1CON_CCP1FMT_MASK                     equ 0010h
CCP1CON_CCP1OUT_POSN                     equ 0005h
CCP1CON_CCP1OUT_POSITION                 equ 0005h
CCP1CON_CCP1OUT_SIZE                     equ 0001h
CCP1CON_CCP1OUT_LENGTH                   equ 0001h
CCP1CON_CCP1OUT_MASK                     equ 0020h
CCP1CON_CCP1EN_POSN                      equ 0007h
CCP1CON_CCP1EN_POSITION                  equ 0007h
CCP1CON_CCP1EN_SIZE                      equ 0001h
CCP1CON_CCP1EN_LENGTH                    equ 0001h
CCP1CON_CCP1EN_MASK                      equ 0080h
CCP1CON_CCP1MODE0_POSN                   equ 0000h
CCP1CON_CCP1MODE0_POSITION               equ 0000h
CCP1CON_CCP1MODE0_SIZE                   equ 0001h
CCP1CON_CCP1MODE0_LENGTH                 equ 0001h
CCP1CON_CCP1MODE0_MASK                   equ 0001h
CCP1CON_CCP1MODE1_POSN                   equ 0001h
CCP1CON_CCP1MODE1_POSITION               equ 0001h
CCP1CON_CCP1MODE1_SIZE                   equ 0001h
CCP1CON_CCP1MODE1_LENGTH                 equ 0001h
CCP1CON_CCP1MODE1_MASK                   equ 0002h
CCP1CON_CCP1MODE2_POSN                   equ 0002h
CCP1CON_CCP1MODE2_POSITION               equ 0002h
CCP1CON_CCP1MODE2_SIZE                   equ 0001h
CCP1CON_CCP1MODE2_LENGTH                 equ 0001h
CCP1CON_CCP1MODE2_MASK                   equ 0004h
CCP1CON_CCP1MODE3_POSN                   equ 0003h
CCP1CON_CCP1MODE3_POSITION               equ 0003h
CCP1CON_CCP1MODE3_SIZE                   equ 0001h
CCP1CON_CCP1MODE3_LENGTH                 equ 0001h
CCP1CON_CCP1MODE3_MASK                   equ 0008h

// Register: CCP1CAP
#define CCP1CAP CCP1CAP
CCP1CAP                                  equ 014Ch
// bitfield definitions
CCP1CAP_CTS_POSN                         equ 0000h
CCP1CAP_CTS_POSITION                     equ 0000h
CCP1CAP_CTS_SIZE                         equ 0008h
CCP1CAP_CTS_LENGTH                       equ 0008h
CCP1CAP_CTS_MASK                         equ 00FFh
CCP1CAP_CTS0_POSN                        equ 0000h
CCP1CAP_CTS0_POSITION                    equ 0000h
CCP1CAP_CTS0_SIZE                        equ 0001h
CCP1CAP_CTS0_LENGTH                      equ 0001h
CCP1CAP_CTS0_MASK                        equ 0001h
CCP1CAP_CTS1_POSN                        equ 0001h
CCP1CAP_CTS1_POSITION                    equ 0001h
CCP1CAP_CTS1_SIZE                        equ 0001h
CCP1CAP_CTS1_LENGTH                      equ 0001h
CCP1CAP_CTS1_MASK                        equ 0002h
CCP1CAP_CTS2_POSN                        equ 0002h
CCP1CAP_CTS2_POSITION                    equ 0002h
CCP1CAP_CTS2_SIZE                        equ 0001h
CCP1CAP_CTS2_LENGTH                      equ 0001h
CCP1CAP_CTS2_MASK                        equ 0004h
CCP1CAP_CCP1CTS_POSN                     equ 0000h
CCP1CAP_CCP1CTS_POSITION                 equ 0000h
CCP1CAP_CCP1CTS_SIZE                     equ 0008h
CCP1CAP_CCP1CTS_LENGTH                   equ 0008h
CCP1CAP_CCP1CTS_MASK                     equ 00FFh
CCP1CAP_CCP1CTS0_POSN                    equ 0000h
CCP1CAP_CCP1CTS0_POSITION                equ 0000h
CCP1CAP_CCP1CTS0_SIZE                    equ 0001h
CCP1CAP_CCP1CTS0_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS0_MASK                    equ 0001h
CCP1CAP_CCP1CTS1_POSN                    equ 0001h
CCP1CAP_CCP1CTS1_POSITION                equ 0001h
CCP1CAP_CCP1CTS1_SIZE                    equ 0001h
CCP1CAP_CCP1CTS1_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS1_MASK                    equ 0002h
CCP1CAP_CCP1CTS2_POSN                    equ 0002h
CCP1CAP_CCP1CTS2_POSITION                equ 0002h
CCP1CAP_CCP1CTS2_SIZE                    equ 0001h
CCP1CAP_CCP1CTS2_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS2_MASK                    equ 0004h

// Register: CCPR2
#define CCPR2 CCPR2
CCPR2                                    equ 014Dh

// Register: CCPR2L
#define CCPR2L CCPR2L
CCPR2L                                   equ 014Dh
// bitfield definitions
CCPR2L_RL_POSN                           equ 0000h
CCPR2L_RL_POSITION                       equ 0000h
CCPR2L_RL_SIZE                           equ 0008h
CCPR2L_RL_LENGTH                         equ 0008h
CCPR2L_RL_MASK                           equ 00FFh

// Register: CCPR2H
#define CCPR2H CCPR2H
CCPR2H                                   equ 014Eh
// bitfield definitions
CCPR2H_RH_POSN                           equ 0000h
CCPR2H_RH_POSITION                       equ 0000h
CCPR2H_RH_SIZE                           equ 0008h
CCPR2H_RH_LENGTH                         equ 0008h
CCPR2H_RH_MASK                           equ 00FFh

// Register: CCP2CON
#define CCP2CON CCP2CON
CCP2CON                                  equ 014Fh
// bitfield definitions
CCP2CON_MODE_POSN                        equ 0000h
CCP2CON_MODE_POSITION                    equ 0000h
CCP2CON_MODE_SIZE                        equ 0004h
CCP2CON_MODE_LENGTH                      equ 0004h
CCP2CON_MODE_MASK                        equ 000Fh
CCP2CON_FMT_POSN                         equ 0004h
CCP2CON_FMT_POSITION                     equ 0004h
CCP2CON_FMT_SIZE                         equ 0001h
CCP2CON_FMT_LENGTH                       equ 0001h
CCP2CON_FMT_MASK                         equ 0010h
CCP2CON_OUT_POSN                         equ 0005h
CCP2CON_OUT_POSITION                     equ 0005h
CCP2CON_OUT_SIZE                         equ 0001h
CCP2CON_OUT_LENGTH                       equ 0001h
CCP2CON_OUT_MASK                         equ 0020h
CCP2CON_EN_POSN                          equ 0007h
CCP2CON_EN_POSITION                      equ 0007h
CCP2CON_EN_SIZE                          equ 0001h
CCP2CON_EN_LENGTH                        equ 0001h
CCP2CON_EN_MASK                          equ 0080h
CCP2CON_MODE0_POSN                       equ 0000h
CCP2CON_MODE0_POSITION                   equ 0000h
CCP2CON_MODE0_SIZE                       equ 0001h
CCP2CON_MODE0_LENGTH                     equ 0001h
CCP2CON_MODE0_MASK                       equ 0001h
CCP2CON_MODE1_POSN                       equ 0001h
CCP2CON_MODE1_POSITION                   equ 0001h
CCP2CON_MODE1_SIZE                       equ 0001h
CCP2CON_MODE1_LENGTH                     equ 0001h
CCP2CON_MODE1_MASK                       equ 0002h
CCP2CON_MODE2_POSN                       equ 0002h
CCP2CON_MODE2_POSITION                   equ 0002h
CCP2CON_MODE2_SIZE                       equ 0001h
CCP2CON_MODE2_LENGTH                     equ 0001h
CCP2CON_MODE2_MASK                       equ 0004h
CCP2CON_MODE3_POSN                       equ 0003h
CCP2CON_MODE3_POSITION                   equ 0003h
CCP2CON_MODE3_SIZE                       equ 0001h
CCP2CON_MODE3_LENGTH                     equ 0001h
CCP2CON_MODE3_MASK                       equ 0008h
CCP2CON_CCP2MODE_POSN                    equ 0000h
CCP2CON_CCP2MODE_POSITION                equ 0000h
CCP2CON_CCP2MODE_SIZE                    equ 0004h
CCP2CON_CCP2MODE_LENGTH                  equ 0004h
CCP2CON_CCP2MODE_MASK                    equ 000Fh
CCP2CON_CCP2FMT_POSN                     equ 0004h
CCP2CON_CCP2FMT_POSITION                 equ 0004h
CCP2CON_CCP2FMT_SIZE                     equ 0001h
CCP2CON_CCP2FMT_LENGTH                   equ 0001h
CCP2CON_CCP2FMT_MASK                     equ 0010h
CCP2CON_CCP2OUT_POSN                     equ 0005h
CCP2CON_CCP2OUT_POSITION                 equ 0005h
CCP2CON_CCP2OUT_SIZE                     equ 0001h
CCP2CON_CCP2OUT_LENGTH                   equ 0001h
CCP2CON_CCP2OUT_MASK                     equ 0020h
CCP2CON_CCP2EN_POSN                      equ 0007h
CCP2CON_CCP2EN_POSITION                  equ 0007h
CCP2CON_CCP2EN_SIZE                      equ 0001h
CCP2CON_CCP2EN_LENGTH                    equ 0001h
CCP2CON_CCP2EN_MASK                      equ 0080h
CCP2CON_CCP2MODE0_POSN                   equ 0000h
CCP2CON_CCP2MODE0_POSITION               equ 0000h
CCP2CON_CCP2MODE0_SIZE                   equ 0001h
CCP2CON_CCP2MODE0_LENGTH                 equ 0001h
CCP2CON_CCP2MODE0_MASK                   equ 0001h
CCP2CON_CCP2MODE1_POSN                   equ 0001h
CCP2CON_CCP2MODE1_POSITION               equ 0001h
CCP2CON_CCP2MODE1_SIZE                   equ 0001h
CCP2CON_CCP2MODE1_LENGTH                 equ 0001h
CCP2CON_CCP2MODE1_MASK                   equ 0002h
CCP2CON_CCP2MODE2_POSN                   equ 0002h
CCP2CON_CCP2MODE2_POSITION               equ 0002h
CCP2CON_CCP2MODE2_SIZE                   equ 0001h
CCP2CON_CCP2MODE2_LENGTH                 equ 0001h
CCP2CON_CCP2MODE2_MASK                   equ 0004h
CCP2CON_CCP2MODE3_POSN                   equ 0003h
CCP2CON_CCP2MODE3_POSITION               equ 0003h
CCP2CON_CCP2MODE3_SIZE                   equ 0001h
CCP2CON_CCP2MODE3_LENGTH                 equ 0001h
CCP2CON_CCP2MODE3_MASK                   equ 0008h

// Register: CCP2CAP
#define CCP2CAP CCP2CAP
CCP2CAP                                  equ 0150h
// bitfield definitions
CCP2CAP_CTS_POSN                         equ 0000h
CCP2CAP_CTS_POSITION                     equ 0000h
CCP2CAP_CTS_SIZE                         equ 0008h
CCP2CAP_CTS_LENGTH                       equ 0008h
CCP2CAP_CTS_MASK                         equ 00FFh
CCP2CAP_CTS0_POSN                        equ 0000h
CCP2CAP_CTS0_POSITION                    equ 0000h
CCP2CAP_CTS0_SIZE                        equ 0001h
CCP2CAP_CTS0_LENGTH                      equ 0001h
CCP2CAP_CTS0_MASK                        equ 0001h
CCP2CAP_CTS1_POSN                        equ 0001h
CCP2CAP_CTS1_POSITION                    equ 0001h
CCP2CAP_CTS1_SIZE                        equ 0001h
CCP2CAP_CTS1_LENGTH                      equ 0001h
CCP2CAP_CTS1_MASK                        equ 0002h
CCP2CAP_CTS2_POSN                        equ 0002h
CCP2CAP_CTS2_POSITION                    equ 0002h
CCP2CAP_CTS2_SIZE                        equ 0001h
CCP2CAP_CTS2_LENGTH                      equ 0001h
CCP2CAP_CTS2_MASK                        equ 0004h
CCP2CAP_CCP2CTS_POSN                     equ 0000h
CCP2CAP_CCP2CTS_POSITION                 equ 0000h
CCP2CAP_CCP2CTS_SIZE                     equ 0008h
CCP2CAP_CCP2CTS_LENGTH                   equ 0008h
CCP2CAP_CCP2CTS_MASK                     equ 00FFh
CCP2CAP_CCP2CTS0_POSN                    equ 0000h
CCP2CAP_CCP2CTS0_POSITION                equ 0000h
CCP2CAP_CCP2CTS0_SIZE                    equ 0001h
CCP2CAP_CCP2CTS0_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS0_MASK                    equ 0001h
CCP2CAP_CCP2CTS1_POSN                    equ 0001h
CCP2CAP_CCP2CTS1_POSITION                equ 0001h
CCP2CAP_CCP2CTS1_SIZE                    equ 0001h
CCP2CAP_CCP2CTS1_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS1_MASK                    equ 0002h
CCP2CAP_CCP2CTS2_POSN                    equ 0002h
CCP2CAP_CCP2CTS2_POSITION                equ 0002h
CCP2CAP_CCP2CTS2_SIZE                    equ 0001h
CCP2CAP_CCP2CTS2_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS2_MASK                    equ 0004h

// Register: PWMLOAD
#define PWMLOAD PWMLOAD
PWMLOAD                                  equ 0151h
// bitfield definitions
PWMLOAD_MPWM1LD_POSN                     equ 0000h
PWMLOAD_MPWM1LD_POSITION                 equ 0000h
PWMLOAD_MPWM1LD_SIZE                     equ 0001h
PWMLOAD_MPWM1LD_LENGTH                   equ 0001h
PWMLOAD_MPWM1LD_MASK                     equ 0001h
PWMLOAD_MPWM2LD_POSN                     equ 0001h
PWMLOAD_MPWM2LD_POSITION                 equ 0001h
PWMLOAD_MPWM2LD_SIZE                     equ 0001h
PWMLOAD_MPWM2LD_LENGTH                   equ 0001h
PWMLOAD_MPWM2LD_MASK                     equ 0002h

// Register: PWMEN
#define PWMEN PWMEN
PWMEN                                    equ 0152h
// bitfield definitions
PWMEN_MPWM1EN_POSN                       equ 0000h
PWMEN_MPWM1EN_POSITION                   equ 0000h
PWMEN_MPWM1EN_SIZE                       equ 0001h
PWMEN_MPWM1EN_LENGTH                     equ 0001h
PWMEN_MPWM1EN_MASK                       equ 0001h
PWMEN_MPWM2EN_POSN                       equ 0001h
PWMEN_MPWM2EN_POSITION                   equ 0001h
PWMEN_MPWM2EN_SIZE                       equ 0001h
PWMEN_MPWM2EN_LENGTH                     equ 0001h
PWMEN_MPWM2EN_MASK                       equ 0002h

// Register: PWM1ERS
#define PWM1ERS PWM1ERS
PWM1ERS                                  equ 0153h
// bitfield definitions
PWM1ERS_ERS_POSN                         equ 0000h
PWM1ERS_ERS_POSITION                     equ 0000h
PWM1ERS_ERS_SIZE                         equ 0008h
PWM1ERS_ERS_LENGTH                       equ 0008h
PWM1ERS_ERS_MASK                         equ 00FFh
PWM1ERS_ERS0_POSN                        equ 0000h
PWM1ERS_ERS0_POSITION                    equ 0000h
PWM1ERS_ERS0_SIZE                        equ 0001h
PWM1ERS_ERS0_LENGTH                      equ 0001h
PWM1ERS_ERS0_MASK                        equ 0001h
PWM1ERS_ERS1_POSN                        equ 0001h
PWM1ERS_ERS1_POSITION                    equ 0001h
PWM1ERS_ERS1_SIZE                        equ 0001h
PWM1ERS_ERS1_LENGTH                      equ 0001h
PWM1ERS_ERS1_MASK                        equ 0002h
PWM1ERS_ERS2_POSN                        equ 0002h
PWM1ERS_ERS2_POSITION                    equ 0002h
PWM1ERS_ERS2_SIZE                        equ 0001h
PWM1ERS_ERS2_LENGTH                      equ 0001h
PWM1ERS_ERS2_MASK                        equ 0004h
PWM1ERS_ERS3_POSN                        equ 0003h
PWM1ERS_ERS3_POSITION                    equ 0003h
PWM1ERS_ERS3_SIZE                        equ 0001h
PWM1ERS_ERS3_LENGTH                      equ 0001h
PWM1ERS_ERS3_MASK                        equ 0008h

// Register: PWM1CLK
#define PWM1CLK PWM1CLK
PWM1CLK                                  equ 0154h
// bitfield definitions
PWM1CLK_CLK_POSN                         equ 0000h
PWM1CLK_CLK_POSITION                     equ 0000h
PWM1CLK_CLK_SIZE                         equ 0008h
PWM1CLK_CLK_LENGTH                       equ 0008h
PWM1CLK_CLK_MASK                         equ 00FFh
PWM1CLK_CLK0_POSN                        equ 0000h
PWM1CLK_CLK0_POSITION                    equ 0000h
PWM1CLK_CLK0_SIZE                        equ 0001h
PWM1CLK_CLK0_LENGTH                      equ 0001h
PWM1CLK_CLK0_MASK                        equ 0001h
PWM1CLK_CLK1_POSN                        equ 0001h
PWM1CLK_CLK1_POSITION                    equ 0001h
PWM1CLK_CLK1_SIZE                        equ 0001h
PWM1CLK_CLK1_LENGTH                      equ 0001h
PWM1CLK_CLK1_MASK                        equ 0002h
PWM1CLK_CLK2_POSN                        equ 0002h
PWM1CLK_CLK2_POSITION                    equ 0002h
PWM1CLK_CLK2_SIZE                        equ 0001h
PWM1CLK_CLK2_LENGTH                      equ 0001h
PWM1CLK_CLK2_MASK                        equ 0004h
PWM1CLK_CLK3_POSN                        equ 0003h
PWM1CLK_CLK3_POSITION                    equ 0003h
PWM1CLK_CLK3_SIZE                        equ 0001h
PWM1CLK_CLK3_LENGTH                      equ 0001h
PWM1CLK_CLK3_MASK                        equ 0008h

// Register: PWM1LDS
#define PWM1LDS PWM1LDS
PWM1LDS                                  equ 0155h
// bitfield definitions
PWM1LDS_LDS_POSN                         equ 0000h
PWM1LDS_LDS_POSITION                     equ 0000h
PWM1LDS_LDS_SIZE                         equ 0008h
PWM1LDS_LDS_LENGTH                       equ 0008h
PWM1LDS_LDS_MASK                         equ 00FFh
PWM1LDS_LDS0_POSN                        equ 0000h
PWM1LDS_LDS0_POSITION                    equ 0000h
PWM1LDS_LDS0_SIZE                        equ 0001h
PWM1LDS_LDS0_LENGTH                      equ 0001h
PWM1LDS_LDS0_MASK                        equ 0001h
PWM1LDS_LDS1_POSN                        equ 0001h
PWM1LDS_LDS1_POSITION                    equ 0001h
PWM1LDS_LDS1_SIZE                        equ 0001h
PWM1LDS_LDS1_LENGTH                      equ 0001h
PWM1LDS_LDS1_MASK                        equ 0002h
PWM1LDS_LDS2_POSN                        equ 0002h
PWM1LDS_LDS2_POSITION                    equ 0002h
PWM1LDS_LDS2_SIZE                        equ 0001h
PWM1LDS_LDS2_LENGTH                      equ 0001h
PWM1LDS_LDS2_MASK                        equ 0004h
PWM1LDS_LDS3_POSN                        equ 0003h
PWM1LDS_LDS3_POSITION                    equ 0003h
PWM1LDS_LDS3_SIZE                        equ 0001h
PWM1LDS_LDS3_LENGTH                      equ 0001h
PWM1LDS_LDS3_MASK                        equ 0008h

// Register: PWM1PR
#define PWM1PR PWM1PR
PWM1PR                                   equ 0156h

// Register: PWM1PRL
#define PWM1PRL PWM1PRL
PWM1PRL                                  equ 0156h
// bitfield definitions
PWM1PRL_PRL_POSN                         equ 0000h
PWM1PRL_PRL_POSITION                     equ 0000h
PWM1PRL_PRL_SIZE                         equ 0008h
PWM1PRL_PRL_LENGTH                       equ 0008h
PWM1PRL_PRL_MASK                         equ 00FFh

// Register: PWM1PRH
#define PWM1PRH PWM1PRH
PWM1PRH                                  equ 0157h
// bitfield definitions
PWM1PRH_PRH_POSN                         equ 0000h
PWM1PRH_PRH_POSITION                     equ 0000h
PWM1PRH_PRH_SIZE                         equ 0008h
PWM1PRH_PRH_LENGTH                       equ 0008h
PWM1PRH_PRH_MASK                         equ 00FFh

// Register: PWM1CPRE
#define PWM1CPRE PWM1CPRE
PWM1CPRE                                 equ 0158h
// bitfield definitions
PWM1CPRE_CPRE_POSN                       equ 0000h
PWM1CPRE_CPRE_POSITION                   equ 0000h
PWM1CPRE_CPRE_SIZE                       equ 0008h
PWM1CPRE_CPRE_LENGTH                     equ 0008h
PWM1CPRE_CPRE_MASK                       equ 00FFh

// Register: PWM1PIPOS
#define PWM1PIPOS PWM1PIPOS
PWM1PIPOS                                equ 0159h
// bitfield definitions
PWM1PIPOS_PIPOS_POSN                     equ 0000h
PWM1PIPOS_PIPOS_POSITION                 equ 0000h
PWM1PIPOS_PIPOS_SIZE                     equ 0008h
PWM1PIPOS_PIPOS_LENGTH                   equ 0008h
PWM1PIPOS_PIPOS_MASK                     equ 00FFh

// Register: PWM1GIR
#define PWM1GIR PWM1GIR
PWM1GIR                                  equ 015Ah
// bitfield definitions
PWM1GIR_S1P1IF_POSN                      equ 0000h
PWM1GIR_S1P1IF_POSITION                  equ 0000h
PWM1GIR_S1P1IF_SIZE                      equ 0001h
PWM1GIR_S1P1IF_LENGTH                    equ 0001h
PWM1GIR_S1P1IF_MASK                      equ 0001h
PWM1GIR_S1P2IF_POSN                      equ 0001h
PWM1GIR_S1P2IF_POSITION                  equ 0001h
PWM1GIR_S1P2IF_SIZE                      equ 0001h
PWM1GIR_S1P2IF_LENGTH                    equ 0001h
PWM1GIR_S1P2IF_MASK                      equ 0002h

// Register: PWM1GIE
#define PWM1GIE PWM1GIE
PWM1GIE                                  equ 015Bh
// bitfield definitions
PWM1GIE_S1P1IE_POSN                      equ 0000h
PWM1GIE_S1P1IE_POSITION                  equ 0000h
PWM1GIE_S1P1IE_SIZE                      equ 0001h
PWM1GIE_S1P1IE_LENGTH                    equ 0001h
PWM1GIE_S1P1IE_MASK                      equ 0001h
PWM1GIE_S1P2IE_POSN                      equ 0001h
PWM1GIE_S1P2IE_POSITION                  equ 0001h
PWM1GIE_S1P2IE_SIZE                      equ 0001h
PWM1GIE_S1P2IE_LENGTH                    equ 0001h
PWM1GIE_S1P2IE_MASK                      equ 0002h

// Register: PWM1CON
#define PWM1CON PWM1CON
PWM1CON                                  equ 015Ch
// bitfield definitions
PWM1CON_ERSNOW_POSN                      equ 0000h
PWM1CON_ERSNOW_POSITION                  equ 0000h
PWM1CON_ERSNOW_SIZE                      equ 0001h
PWM1CON_ERSNOW_LENGTH                    equ 0001h
PWM1CON_ERSNOW_MASK                      equ 0001h
PWM1CON_ERSPOL_POSN                      equ 0001h
PWM1CON_ERSPOL_POSITION                  equ 0001h
PWM1CON_ERSPOL_SIZE                      equ 0001h
PWM1CON_ERSPOL_LENGTH                    equ 0001h
PWM1CON_ERSPOL_MASK                      equ 0002h
PWM1CON_LD_POSN                          equ 0002h
PWM1CON_LD_POSITION                      equ 0002h
PWM1CON_LD_SIZE                          equ 0001h
PWM1CON_LD_LENGTH                        equ 0001h
PWM1CON_LD_MASK                          equ 0004h
PWM1CON_EN_POSN                          equ 0007h
PWM1CON_EN_POSITION                      equ 0007h
PWM1CON_EN_SIZE                          equ 0001h
PWM1CON_EN_LENGTH                        equ 0001h
PWM1CON_EN_MASK                          equ 0080h

// Register: PWM1S1CFG
#define PWM1S1CFG PWM1S1CFG
PWM1S1CFG                                equ 015Dh
// bitfield definitions
PWM1S1CFG_MODE_POSN                      equ 0000h
PWM1S1CFG_MODE_POSITION                  equ 0000h
PWM1S1CFG_MODE_SIZE                      equ 0003h
PWM1S1CFG_MODE_LENGTH                    equ 0003h
PWM1S1CFG_MODE_MASK                      equ 0007h
PWM1S1CFG_PPEN_POSN                      equ 0003h
PWM1S1CFG_PPEN_POSITION                  equ 0003h
PWM1S1CFG_PPEN_SIZE                      equ 0001h
PWM1S1CFG_PPEN_LENGTH                    equ 0001h
PWM1S1CFG_PPEN_MASK                      equ 0008h
PWM1S1CFG_POL1_POSN                      equ 0006h
PWM1S1CFG_POL1_POSITION                  equ 0006h
PWM1S1CFG_POL1_SIZE                      equ 0001h
PWM1S1CFG_POL1_LENGTH                    equ 0001h
PWM1S1CFG_POL1_MASK                      equ 0040h
PWM1S1CFG_POL2_POSN                      equ 0007h
PWM1S1CFG_POL2_POSITION                  equ 0007h
PWM1S1CFG_POL2_SIZE                      equ 0001h
PWM1S1CFG_POL2_LENGTH                    equ 0001h
PWM1S1CFG_POL2_MASK                      equ 0080h
PWM1S1CFG_MODE0_POSN                     equ 0000h
PWM1S1CFG_MODE0_POSITION                 equ 0000h
PWM1S1CFG_MODE0_SIZE                     equ 0001h
PWM1S1CFG_MODE0_LENGTH                   equ 0001h
PWM1S1CFG_MODE0_MASK                     equ 0001h
PWM1S1CFG_MODE1_POSN                     equ 0001h
PWM1S1CFG_MODE1_POSITION                 equ 0001h
PWM1S1CFG_MODE1_SIZE                     equ 0001h
PWM1S1CFG_MODE1_LENGTH                   equ 0001h
PWM1S1CFG_MODE1_MASK                     equ 0002h
PWM1S1CFG_MODE2_POSN                     equ 0002h
PWM1S1CFG_MODE2_POSITION                 equ 0002h
PWM1S1CFG_MODE2_SIZE                     equ 0001h
PWM1S1CFG_MODE2_LENGTH                   equ 0001h
PWM1S1CFG_MODE2_MASK                     equ 0004h

// Register: PWM1S1P1
#define PWM1S1P1 PWM1S1P1
PWM1S1P1                                 equ 015Eh

// Register: PWM1S1P1L
#define PWM1S1P1L PWM1S1P1L
PWM1S1P1L                                equ 015Eh
// bitfield definitions
PWM1S1P1L_S1P1L_POSN                     equ 0000h
PWM1S1P1L_S1P1L_POSITION                 equ 0000h
PWM1S1P1L_S1P1L_SIZE                     equ 0008h
PWM1S1P1L_S1P1L_LENGTH                   equ 0008h
PWM1S1P1L_S1P1L_MASK                     equ 00FFh

// Register: PWM1S1P1H
#define PWM1S1P1H PWM1S1P1H
PWM1S1P1H                                equ 015Fh
// bitfield definitions
PWM1S1P1H_S1P1H_POSN                     equ 0000h
PWM1S1P1H_S1P1H_POSITION                 equ 0000h
PWM1S1P1H_S1P1H_SIZE                     equ 0008h
PWM1S1P1H_S1P1H_LENGTH                   equ 0008h
PWM1S1P1H_S1P1H_MASK                     equ 00FFh

// Register: PWM1S1P2
#define PWM1S1P2 PWM1S1P2
PWM1S1P2                                 equ 0160h

// Register: PWM1S1P2L
#define PWM1S1P2L PWM1S1P2L
PWM1S1P2L                                equ 0160h
// bitfield definitions
PWM1S1P2L_S1P2L_POSN                     equ 0000h
PWM1S1P2L_S1P2L_POSITION                 equ 0000h
PWM1S1P2L_S1P2L_SIZE                     equ 0008h
PWM1S1P2L_S1P2L_LENGTH                   equ 0008h
PWM1S1P2L_S1P2L_MASK                     equ 00FFh

// Register: PWM1S1P2H
#define PWM1S1P2H PWM1S1P2H
PWM1S1P2H                                equ 0161h
// bitfield definitions
PWM1S1P2H_S1P2H_POSN                     equ 0000h
PWM1S1P2H_S1P2H_POSITION                 equ 0000h
PWM1S1P2H_S1P2H_SIZE                     equ 0008h
PWM1S1P2H_S1P2H_LENGTH                   equ 0008h
PWM1S1P2H_S1P2H_MASK                     equ 00FFh

// Register: PWM2ERS
#define PWM2ERS PWM2ERS
PWM2ERS                                  equ 0162h
// bitfield definitions
PWM2ERS_ERS_POSN                         equ 0000h
PWM2ERS_ERS_POSITION                     equ 0000h
PWM2ERS_ERS_SIZE                         equ 0008h
PWM2ERS_ERS_LENGTH                       equ 0008h
PWM2ERS_ERS_MASK                         equ 00FFh
PWM2ERS_ERS0_POSN                        equ 0000h
PWM2ERS_ERS0_POSITION                    equ 0000h
PWM2ERS_ERS0_SIZE                        equ 0001h
PWM2ERS_ERS0_LENGTH                      equ 0001h
PWM2ERS_ERS0_MASK                        equ 0001h
PWM2ERS_ERS1_POSN                        equ 0001h
PWM2ERS_ERS1_POSITION                    equ 0001h
PWM2ERS_ERS1_SIZE                        equ 0001h
PWM2ERS_ERS1_LENGTH                      equ 0001h
PWM2ERS_ERS1_MASK                        equ 0002h
PWM2ERS_ERS2_POSN                        equ 0002h
PWM2ERS_ERS2_POSITION                    equ 0002h
PWM2ERS_ERS2_SIZE                        equ 0001h
PWM2ERS_ERS2_LENGTH                      equ 0001h
PWM2ERS_ERS2_MASK                        equ 0004h
PWM2ERS_ERS3_POSN                        equ 0003h
PWM2ERS_ERS3_POSITION                    equ 0003h
PWM2ERS_ERS3_SIZE                        equ 0001h
PWM2ERS_ERS3_LENGTH                      equ 0001h
PWM2ERS_ERS3_MASK                        equ 0008h

// Register: PWM2CLK
#define PWM2CLK PWM2CLK
PWM2CLK                                  equ 0163h
// bitfield definitions
PWM2CLK_CLK_POSN                         equ 0000h
PWM2CLK_CLK_POSITION                     equ 0000h
PWM2CLK_CLK_SIZE                         equ 0008h
PWM2CLK_CLK_LENGTH                       equ 0008h
PWM2CLK_CLK_MASK                         equ 00FFh
PWM2CLK_CLK0_POSN                        equ 0000h
PWM2CLK_CLK0_POSITION                    equ 0000h
PWM2CLK_CLK0_SIZE                        equ 0001h
PWM2CLK_CLK0_LENGTH                      equ 0001h
PWM2CLK_CLK0_MASK                        equ 0001h
PWM2CLK_CLK1_POSN                        equ 0001h
PWM2CLK_CLK1_POSITION                    equ 0001h
PWM2CLK_CLK1_SIZE                        equ 0001h
PWM2CLK_CLK1_LENGTH                      equ 0001h
PWM2CLK_CLK1_MASK                        equ 0002h
PWM2CLK_CLK2_POSN                        equ 0002h
PWM2CLK_CLK2_POSITION                    equ 0002h
PWM2CLK_CLK2_SIZE                        equ 0001h
PWM2CLK_CLK2_LENGTH                      equ 0001h
PWM2CLK_CLK2_MASK                        equ 0004h
PWM2CLK_CLK3_POSN                        equ 0003h
PWM2CLK_CLK3_POSITION                    equ 0003h
PWM2CLK_CLK3_SIZE                        equ 0001h
PWM2CLK_CLK3_LENGTH                      equ 0001h
PWM2CLK_CLK3_MASK                        equ 0008h

// Register: PWM2LDS
#define PWM2LDS PWM2LDS
PWM2LDS                                  equ 0164h
// bitfield definitions
PWM2LDS_LDS_POSN                         equ 0000h
PWM2LDS_LDS_POSITION                     equ 0000h
PWM2LDS_LDS_SIZE                         equ 0008h
PWM2LDS_LDS_LENGTH                       equ 0008h
PWM2LDS_LDS_MASK                         equ 00FFh
PWM2LDS_LDS0_POSN                        equ 0000h
PWM2LDS_LDS0_POSITION                    equ 0000h
PWM2LDS_LDS0_SIZE                        equ 0001h
PWM2LDS_LDS0_LENGTH                      equ 0001h
PWM2LDS_LDS0_MASK                        equ 0001h
PWM2LDS_LDS1_POSN                        equ 0001h
PWM2LDS_LDS1_POSITION                    equ 0001h
PWM2LDS_LDS1_SIZE                        equ 0001h
PWM2LDS_LDS1_LENGTH                      equ 0001h
PWM2LDS_LDS1_MASK                        equ 0002h
PWM2LDS_LDS2_POSN                        equ 0002h
PWM2LDS_LDS2_POSITION                    equ 0002h
PWM2LDS_LDS2_SIZE                        equ 0001h
PWM2LDS_LDS2_LENGTH                      equ 0001h
PWM2LDS_LDS2_MASK                        equ 0004h
PWM2LDS_LDS3_POSN                        equ 0003h
PWM2LDS_LDS3_POSITION                    equ 0003h
PWM2LDS_LDS3_SIZE                        equ 0001h
PWM2LDS_LDS3_LENGTH                      equ 0001h
PWM2LDS_LDS3_MASK                        equ 0008h

// Register: PWM2PR
#define PWM2PR PWM2PR
PWM2PR                                   equ 0165h

// Register: PWM2PRL
#define PWM2PRL PWM2PRL
PWM2PRL                                  equ 0165h
// bitfield definitions
PWM2PRL_PRL_POSN                         equ 0000h
PWM2PRL_PRL_POSITION                     equ 0000h
PWM2PRL_PRL_SIZE                         equ 0008h
PWM2PRL_PRL_LENGTH                       equ 0008h
PWM2PRL_PRL_MASK                         equ 00FFh

// Register: PWM2PRH
#define PWM2PRH PWM2PRH
PWM2PRH                                  equ 0166h
// bitfield definitions
PWM2PRH_PRH_POSN                         equ 0000h
PWM2PRH_PRH_POSITION                     equ 0000h
PWM2PRH_PRH_SIZE                         equ 0008h
PWM2PRH_PRH_LENGTH                       equ 0008h
PWM2PRH_PRH_MASK                         equ 00FFh

// Register: PWM2CPRE
#define PWM2CPRE PWM2CPRE
PWM2CPRE                                 equ 0167h
// bitfield definitions
PWM2CPRE_CPRE_POSN                       equ 0000h
PWM2CPRE_CPRE_POSITION                   equ 0000h
PWM2CPRE_CPRE_SIZE                       equ 0008h
PWM2CPRE_CPRE_LENGTH                     equ 0008h
PWM2CPRE_CPRE_MASK                       equ 00FFh

// Register: PWM2PIPOS
#define PWM2PIPOS PWM2PIPOS
PWM2PIPOS                                equ 0168h
// bitfield definitions
PWM2PIPOS_PIPOS_POSN                     equ 0000h
PWM2PIPOS_PIPOS_POSITION                 equ 0000h
PWM2PIPOS_PIPOS_SIZE                     equ 0008h
PWM2PIPOS_PIPOS_LENGTH                   equ 0008h
PWM2PIPOS_PIPOS_MASK                     equ 00FFh

// Register: PWM2GIR
#define PWM2GIR PWM2GIR
PWM2GIR                                  equ 0169h
// bitfield definitions
PWM2GIR_S1P1IF_POSN                      equ 0000h
PWM2GIR_S1P1IF_POSITION                  equ 0000h
PWM2GIR_S1P1IF_SIZE                      equ 0001h
PWM2GIR_S1P1IF_LENGTH                    equ 0001h
PWM2GIR_S1P1IF_MASK                      equ 0001h
PWM2GIR_S1P2IF_POSN                      equ 0001h
PWM2GIR_S1P2IF_POSITION                  equ 0001h
PWM2GIR_S1P2IF_SIZE                      equ 0001h
PWM2GIR_S1P2IF_LENGTH                    equ 0001h
PWM2GIR_S1P2IF_MASK                      equ 0002h

// Register: PWM2GIE
#define PWM2GIE PWM2GIE
PWM2GIE                                  equ 016Ah
// bitfield definitions
PWM2GIE_S1P1IE_POSN                      equ 0000h
PWM2GIE_S1P1IE_POSITION                  equ 0000h
PWM2GIE_S1P1IE_SIZE                      equ 0001h
PWM2GIE_S1P1IE_LENGTH                    equ 0001h
PWM2GIE_S1P1IE_MASK                      equ 0001h
PWM2GIE_S1P2IE_POSN                      equ 0001h
PWM2GIE_S1P2IE_POSITION                  equ 0001h
PWM2GIE_S1P2IE_SIZE                      equ 0001h
PWM2GIE_S1P2IE_LENGTH                    equ 0001h
PWM2GIE_S1P2IE_MASK                      equ 0002h

// Register: PWM2CON
#define PWM2CON PWM2CON
PWM2CON                                  equ 016Bh
// bitfield definitions
PWM2CON_ERSNOW_POSN                      equ 0000h
PWM2CON_ERSNOW_POSITION                  equ 0000h
PWM2CON_ERSNOW_SIZE                      equ 0001h
PWM2CON_ERSNOW_LENGTH                    equ 0001h
PWM2CON_ERSNOW_MASK                      equ 0001h
PWM2CON_ERSPOL_POSN                      equ 0001h
PWM2CON_ERSPOL_POSITION                  equ 0001h
PWM2CON_ERSPOL_SIZE                      equ 0001h
PWM2CON_ERSPOL_LENGTH                    equ 0001h
PWM2CON_ERSPOL_MASK                      equ 0002h
PWM2CON_LD_POSN                          equ 0002h
PWM2CON_LD_POSITION                      equ 0002h
PWM2CON_LD_SIZE                          equ 0001h
PWM2CON_LD_LENGTH                        equ 0001h
PWM2CON_LD_MASK                          equ 0004h
PWM2CON_EN_POSN                          equ 0007h
PWM2CON_EN_POSITION                      equ 0007h
PWM2CON_EN_SIZE                          equ 0001h
PWM2CON_EN_LENGTH                        equ 0001h
PWM2CON_EN_MASK                          equ 0080h

// Register: PWM2S1CFG
#define PWM2S1CFG PWM2S1CFG
PWM2S1CFG                                equ 016Ch
// bitfield definitions
PWM2S1CFG_MODE_POSN                      equ 0000h
PWM2S1CFG_MODE_POSITION                  equ 0000h
PWM2S1CFG_MODE_SIZE                      equ 0003h
PWM2S1CFG_MODE_LENGTH                    equ 0003h
PWM2S1CFG_MODE_MASK                      equ 0007h
PWM2S1CFG_PPEN_POSN                      equ 0003h
PWM2S1CFG_PPEN_POSITION                  equ 0003h
PWM2S1CFG_PPEN_SIZE                      equ 0001h
PWM2S1CFG_PPEN_LENGTH                    equ 0001h
PWM2S1CFG_PPEN_MASK                      equ 0008h
PWM2S1CFG_POL1_POSN                      equ 0006h
PWM2S1CFG_POL1_POSITION                  equ 0006h
PWM2S1CFG_POL1_SIZE                      equ 0001h
PWM2S1CFG_POL1_LENGTH                    equ 0001h
PWM2S1CFG_POL1_MASK                      equ 0040h
PWM2S1CFG_POL2_POSN                      equ 0007h
PWM2S1CFG_POL2_POSITION                  equ 0007h
PWM2S1CFG_POL2_SIZE                      equ 0001h
PWM2S1CFG_POL2_LENGTH                    equ 0001h
PWM2S1CFG_POL2_MASK                      equ 0080h
PWM2S1CFG_MODE0_POSN                     equ 0000h
PWM2S1CFG_MODE0_POSITION                 equ 0000h
PWM2S1CFG_MODE0_SIZE                     equ 0001h
PWM2S1CFG_MODE0_LENGTH                   equ 0001h
PWM2S1CFG_MODE0_MASK                     equ 0001h
PWM2S1CFG_MODE1_POSN                     equ 0001h
PWM2S1CFG_MODE1_POSITION                 equ 0001h
PWM2S1CFG_MODE1_SIZE                     equ 0001h
PWM2S1CFG_MODE1_LENGTH                   equ 0001h
PWM2S1CFG_MODE1_MASK                     equ 0002h
PWM2S1CFG_MODE2_POSN                     equ 0002h
PWM2S1CFG_MODE2_POSITION                 equ 0002h
PWM2S1CFG_MODE2_SIZE                     equ 0001h
PWM2S1CFG_MODE2_LENGTH                   equ 0001h
PWM2S1CFG_MODE2_MASK                     equ 0004h

// Register: PWM2S1P1
#define PWM2S1P1 PWM2S1P1
PWM2S1P1                                 equ 016Dh

// Register: PWM2S1P1L
#define PWM2S1P1L PWM2S1P1L
PWM2S1P1L                                equ 016Dh
// bitfield definitions
PWM2S1P1L_S1P1L_POSN                     equ 0000h
PWM2S1P1L_S1P1L_POSITION                 equ 0000h
PWM2S1P1L_S1P1L_SIZE                     equ 0008h
PWM2S1P1L_S1P1L_LENGTH                   equ 0008h
PWM2S1P1L_S1P1L_MASK                     equ 00FFh

// Register: PWM2S1P1H
#define PWM2S1P1H PWM2S1P1H
PWM2S1P1H                                equ 016Eh
// bitfield definitions
PWM2S1P1H_S1P1H_POSN                     equ 0000h
PWM2S1P1H_S1P1H_POSITION                 equ 0000h
PWM2S1P1H_S1P1H_SIZE                     equ 0008h
PWM2S1P1H_S1P1H_LENGTH                   equ 0008h
PWM2S1P1H_S1P1H_MASK                     equ 00FFh

// Register: PWM2S1P2
#define PWM2S1P2 PWM2S1P2
PWM2S1P2                                 equ 016Fh

// Register: PWM2S1P2L
#define PWM2S1P2L PWM2S1P2L
PWM2S1P2L                                equ 016Fh
// bitfield definitions
PWM2S1P2L_S1P2L_POSN                     equ 0000h
PWM2S1P2L_S1P2L_POSITION                 equ 0000h
PWM2S1P2L_S1P2L_SIZE                     equ 0008h
PWM2S1P2L_S1P2L_LENGTH                   equ 0008h
PWM2S1P2L_S1P2L_MASK                     equ 00FFh

// Register: PWM2S1P2H
#define PWM2S1P2H PWM2S1P2H
PWM2S1P2H                                equ 0170h
// bitfield definitions
PWM2S1P2H_S1P2H_POSN                     equ 0000h
PWM2S1P2H_S1P2H_POSITION                 equ 0000h
PWM2S1P2H_S1P2H_SIZE                     equ 0008h
PWM2S1P2H_S1P2H_LENGTH                   equ 0008h
PWM2S1P2H_S1P2H_MASK                     equ 00FFh

// Register: CWG1CLK
#define CWG1CLK CWG1CLK
CWG1CLK                                  equ 0199h
// bitfield definitions
CWG1CLK_CS_POSN                          equ 0000h
CWG1CLK_CS_POSITION                      equ 0000h
CWG1CLK_CS_SIZE                          equ 0001h
CWG1CLK_CS_LENGTH                        equ 0001h
CWG1CLK_CS_MASK                          equ 0001h
CWG1CLK_CWG1CS_POSN                      equ 0000h
CWG1CLK_CWG1CS_POSITION                  equ 0000h
CWG1CLK_CWG1CS_SIZE                      equ 0001h
CWG1CLK_CWG1CS_LENGTH                    equ 0001h
CWG1CLK_CWG1CS_MASK                      equ 0001h

// Register: CWG1ISM
#define CWG1ISM CWG1ISM
CWG1ISM                                  equ 019Ah
// bitfield definitions
CWG1ISM_ISM_POSN                         equ 0000h
CWG1ISM_ISM_POSITION                     equ 0000h
CWG1ISM_ISM_SIZE                         equ 0008h
CWG1ISM_ISM_LENGTH                       equ 0008h
CWG1ISM_ISM_MASK                         equ 00FFh
CWG1ISM_CWG1ISM_POSN                     equ 0000h
CWG1ISM_CWG1ISM_POSITION                 equ 0000h
CWG1ISM_CWG1ISM_SIZE                     equ 0008h
CWG1ISM_CWG1ISM_LENGTH                   equ 0008h
CWG1ISM_CWG1ISM_MASK                     equ 00FFh
CWG1ISM_ISM0_POSN                        equ 0000h
CWG1ISM_ISM0_POSITION                    equ 0000h
CWG1ISM_ISM0_SIZE                        equ 0001h
CWG1ISM_ISM0_LENGTH                      equ 0001h
CWG1ISM_ISM0_MASK                        equ 0001h
CWG1ISM_ISM1_POSN                        equ 0001h
CWG1ISM_ISM1_POSITION                    equ 0001h
CWG1ISM_ISM1_SIZE                        equ 0001h
CWG1ISM_ISM1_LENGTH                      equ 0001h
CWG1ISM_ISM1_MASK                        equ 0002h
CWG1ISM_ISM2_POSN                        equ 0002h
CWG1ISM_ISM2_POSITION                    equ 0002h
CWG1ISM_ISM2_SIZE                        equ 0001h
CWG1ISM_ISM2_LENGTH                      equ 0001h
CWG1ISM_ISM2_MASK                        equ 0004h
CWG1ISM_ISM3_POSN                        equ 0003h
CWG1ISM_ISM3_POSITION                    equ 0003h
CWG1ISM_ISM3_SIZE                        equ 0001h
CWG1ISM_ISM3_LENGTH                      equ 0001h
CWG1ISM_ISM3_MASK                        equ 0008h
CWG1ISM_ISM4_POSN                        equ 0004h
CWG1ISM_ISM4_POSITION                    equ 0004h
CWG1ISM_ISM4_SIZE                        equ 0001h
CWG1ISM_ISM4_LENGTH                      equ 0001h
CWG1ISM_ISM4_MASK                        equ 0010h

// Register: CWG1DBR
#define CWG1DBR CWG1DBR
CWG1DBR                                  equ 019Bh
// bitfield definitions
CWG1DBR_DBR_POSN                         equ 0000h
CWG1DBR_DBR_POSITION                     equ 0000h
CWG1DBR_DBR_SIZE                         equ 0008h
CWG1DBR_DBR_LENGTH                       equ 0008h
CWG1DBR_DBR_MASK                         equ 00FFh
CWG1DBR_DBR0_POSN                        equ 0000h
CWG1DBR_DBR0_POSITION                    equ 0000h
CWG1DBR_DBR0_SIZE                        equ 0001h
CWG1DBR_DBR0_LENGTH                      equ 0001h
CWG1DBR_DBR0_MASK                        equ 0001h
CWG1DBR_DBR1_POSN                        equ 0001h
CWG1DBR_DBR1_POSITION                    equ 0001h
CWG1DBR_DBR1_SIZE                        equ 0001h
CWG1DBR_DBR1_LENGTH                      equ 0001h
CWG1DBR_DBR1_MASK                        equ 0002h
CWG1DBR_DBR2_POSN                        equ 0002h
CWG1DBR_DBR2_POSITION                    equ 0002h
CWG1DBR_DBR2_SIZE                        equ 0001h
CWG1DBR_DBR2_LENGTH                      equ 0001h
CWG1DBR_DBR2_MASK                        equ 0004h
CWG1DBR_DBR3_POSN                        equ 0003h
CWG1DBR_DBR3_POSITION                    equ 0003h
CWG1DBR_DBR3_SIZE                        equ 0001h
CWG1DBR_DBR3_LENGTH                      equ 0001h
CWG1DBR_DBR3_MASK                        equ 0008h
CWG1DBR_DBR4_POSN                        equ 0004h
CWG1DBR_DBR4_POSITION                    equ 0004h
CWG1DBR_DBR4_SIZE                        equ 0001h
CWG1DBR_DBR4_LENGTH                      equ 0001h
CWG1DBR_DBR4_MASK                        equ 0010h
CWG1DBR_DBR5_POSN                        equ 0005h
CWG1DBR_DBR5_POSITION                    equ 0005h
CWG1DBR_DBR5_SIZE                        equ 0001h
CWG1DBR_DBR5_LENGTH                      equ 0001h
CWG1DBR_DBR5_MASK                        equ 0020h
CWG1DBR_CWG1DBR_POSN                     equ 0000h
CWG1DBR_CWG1DBR_POSITION                 equ 0000h
CWG1DBR_CWG1DBR_SIZE                     equ 0008h
CWG1DBR_CWG1DBR_LENGTH                   equ 0008h
CWG1DBR_CWG1DBR_MASK                     equ 00FFh
CWG1DBR_CWG1DBR0_POSN                    equ 0000h
CWG1DBR_CWG1DBR0_POSITION                equ 0000h
CWG1DBR_CWG1DBR0_SIZE                    equ 0001h
CWG1DBR_CWG1DBR0_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR0_MASK                    equ 0001h
CWG1DBR_CWG1DBR1_POSN                    equ 0001h
CWG1DBR_CWG1DBR1_POSITION                equ 0001h
CWG1DBR_CWG1DBR1_SIZE                    equ 0001h
CWG1DBR_CWG1DBR1_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR1_MASK                    equ 0002h
CWG1DBR_CWG1DBR2_POSN                    equ 0002h
CWG1DBR_CWG1DBR2_POSITION                equ 0002h
CWG1DBR_CWG1DBR2_SIZE                    equ 0001h
CWG1DBR_CWG1DBR2_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR2_MASK                    equ 0004h
CWG1DBR_CWG1DBR3_POSN                    equ 0003h
CWG1DBR_CWG1DBR3_POSITION                equ 0003h
CWG1DBR_CWG1DBR3_SIZE                    equ 0001h
CWG1DBR_CWG1DBR3_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR3_MASK                    equ 0008h
CWG1DBR_CWG1DBR4_POSN                    equ 0004h
CWG1DBR_CWG1DBR4_POSITION                equ 0004h
CWG1DBR_CWG1DBR4_SIZE                    equ 0001h
CWG1DBR_CWG1DBR4_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR4_MASK                    equ 0010h
CWG1DBR_CWG1DBR5_POSN                    equ 0005h
CWG1DBR_CWG1DBR5_POSITION                equ 0005h
CWG1DBR_CWG1DBR5_SIZE                    equ 0001h
CWG1DBR_CWG1DBR5_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR5_MASK                    equ 0020h

// Register: CWG1DBF
#define CWG1DBF CWG1DBF
CWG1DBF                                  equ 019Ch
// bitfield definitions
CWG1DBF_DBF_POSN                         equ 0000h
CWG1DBF_DBF_POSITION                     equ 0000h
CWG1DBF_DBF_SIZE                         equ 0008h
CWG1DBF_DBF_LENGTH                       equ 0008h
CWG1DBF_DBF_MASK                         equ 00FFh
CWG1DBF_DBF0_POSN                        equ 0000h
CWG1DBF_DBF0_POSITION                    equ 0000h
CWG1DBF_DBF0_SIZE                        equ 0001h
CWG1DBF_DBF0_LENGTH                      equ 0001h
CWG1DBF_DBF0_MASK                        equ 0001h
CWG1DBF_DBF1_POSN                        equ 0001h
CWG1DBF_DBF1_POSITION                    equ 0001h
CWG1DBF_DBF1_SIZE                        equ 0001h
CWG1DBF_DBF1_LENGTH                      equ 0001h
CWG1DBF_DBF1_MASK                        equ 0002h
CWG1DBF_DBF2_POSN                        equ 0002h
CWG1DBF_DBF2_POSITION                    equ 0002h
CWG1DBF_DBF2_SIZE                        equ 0001h
CWG1DBF_DBF2_LENGTH                      equ 0001h
CWG1DBF_DBF2_MASK                        equ 0004h
CWG1DBF_DBF3_POSN                        equ 0003h
CWG1DBF_DBF3_POSITION                    equ 0003h
CWG1DBF_DBF3_SIZE                        equ 0001h
CWG1DBF_DBF3_LENGTH                      equ 0001h
CWG1DBF_DBF3_MASK                        equ 0008h
CWG1DBF_DBF4_POSN                        equ 0004h
CWG1DBF_DBF4_POSITION                    equ 0004h
CWG1DBF_DBF4_SIZE                        equ 0001h
CWG1DBF_DBF4_LENGTH                      equ 0001h
CWG1DBF_DBF4_MASK                        equ 0010h
CWG1DBF_DBF5_POSN                        equ 0005h
CWG1DBF_DBF5_POSITION                    equ 0005h
CWG1DBF_DBF5_SIZE                        equ 0001h
CWG1DBF_DBF5_LENGTH                      equ 0001h
CWG1DBF_DBF5_MASK                        equ 0020h
CWG1DBF_CWG1DBF_POSN                     equ 0000h
CWG1DBF_CWG1DBF_POSITION                 equ 0000h
CWG1DBF_CWG1DBF_SIZE                     equ 0008h
CWG1DBF_CWG1DBF_LENGTH                   equ 0008h
CWG1DBF_CWG1DBF_MASK                     equ 00FFh
CWG1DBF_CWG1DBF0_POSN                    equ 0000h
CWG1DBF_CWG1DBF0_POSITION                equ 0000h
CWG1DBF_CWG1DBF0_SIZE                    equ 0001h
CWG1DBF_CWG1DBF0_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF0_MASK                    equ 0001h
CWG1DBF_CWG1DBF1_POSN                    equ 0001h
CWG1DBF_CWG1DBF1_POSITION                equ 0001h
CWG1DBF_CWG1DBF1_SIZE                    equ 0001h
CWG1DBF_CWG1DBF1_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF1_MASK                    equ 0002h
CWG1DBF_CWG1DBF2_POSN                    equ 0002h
CWG1DBF_CWG1DBF2_POSITION                equ 0002h
CWG1DBF_CWG1DBF2_SIZE                    equ 0001h
CWG1DBF_CWG1DBF2_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF2_MASK                    equ 0004h
CWG1DBF_CWG1DBF3_POSN                    equ 0003h
CWG1DBF_CWG1DBF3_POSITION                equ 0003h
CWG1DBF_CWG1DBF3_SIZE                    equ 0001h
CWG1DBF_CWG1DBF3_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF3_MASK                    equ 0008h
CWG1DBF_CWG1DBF4_POSN                    equ 0004h
CWG1DBF_CWG1DBF4_POSITION                equ 0004h
CWG1DBF_CWG1DBF4_SIZE                    equ 0001h
CWG1DBF_CWG1DBF4_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF4_MASK                    equ 0010h
CWG1DBF_CWG1DBF5_POSN                    equ 0005h
CWG1DBF_CWG1DBF5_POSITION                equ 0005h
CWG1DBF_CWG1DBF5_SIZE                    equ 0001h
CWG1DBF_CWG1DBF5_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF5_MASK                    equ 0020h

// Register: CWG1CON0
#define CWG1CON0 CWG1CON0
CWG1CON0                                 equ 019Dh
// bitfield definitions
CWG1CON0_MODE_POSN                       equ 0000h
CWG1CON0_MODE_POSITION                   equ 0000h
CWG1CON0_MODE_SIZE                       equ 0003h
CWG1CON0_MODE_LENGTH                     equ 0003h
CWG1CON0_MODE_MASK                       equ 0007h
CWG1CON0_LD_POSN                         equ 0006h
CWG1CON0_LD_POSITION                     equ 0006h
CWG1CON0_LD_SIZE                         equ 0001h
CWG1CON0_LD_LENGTH                       equ 0001h
CWG1CON0_LD_MASK                         equ 0040h
CWG1CON0_EN_POSN                         equ 0007h
CWG1CON0_EN_POSITION                     equ 0007h
CWG1CON0_EN_SIZE                         equ 0001h
CWG1CON0_EN_LENGTH                       equ 0001h
CWG1CON0_EN_MASK                         equ 0080h
CWG1CON0_MODE0_POSN                      equ 0000h
CWG1CON0_MODE0_POSITION                  equ 0000h
CWG1CON0_MODE0_SIZE                      equ 0001h
CWG1CON0_MODE0_LENGTH                    equ 0001h
CWG1CON0_MODE0_MASK                      equ 0001h
CWG1CON0_MODE1_POSN                      equ 0001h
CWG1CON0_MODE1_POSITION                  equ 0001h
CWG1CON0_MODE1_SIZE                      equ 0001h
CWG1CON0_MODE1_LENGTH                    equ 0001h
CWG1CON0_MODE1_MASK                      equ 0002h
CWG1CON0_MODE2_POSN                      equ 0002h
CWG1CON0_MODE2_POSITION                  equ 0002h
CWG1CON0_MODE2_SIZE                      equ 0001h
CWG1CON0_MODE2_LENGTH                    equ 0001h
CWG1CON0_MODE2_MASK                      equ 0004h
CWG1CON0_G1EN_POSN                       equ 0007h
CWG1CON0_G1EN_POSITION                   equ 0007h
CWG1CON0_G1EN_SIZE                       equ 0001h
CWG1CON0_G1EN_LENGTH                     equ 0001h
CWG1CON0_G1EN_MASK                       equ 0080h
CWG1CON0_CWG1MODE_POSN                   equ 0000h
CWG1CON0_CWG1MODE_POSITION               equ 0000h
CWG1CON0_CWG1MODE_SIZE                   equ 0003h
CWG1CON0_CWG1MODE_LENGTH                 equ 0003h
CWG1CON0_CWG1MODE_MASK                   equ 0007h
CWG1CON0_CWG1LD_POSN                     equ 0006h
CWG1CON0_CWG1LD_POSITION                 equ 0006h
CWG1CON0_CWG1LD_SIZE                     equ 0001h
CWG1CON0_CWG1LD_LENGTH                   equ 0001h
CWG1CON0_CWG1LD_MASK                     equ 0040h
CWG1CON0_CWG1EN_POSN                     equ 0007h
CWG1CON0_CWG1EN_POSITION                 equ 0007h
CWG1CON0_CWG1EN_SIZE                     equ 0001h
CWG1CON0_CWG1EN_LENGTH                   equ 0001h
CWG1CON0_CWG1EN_MASK                     equ 0080h
CWG1CON0_CWG1MODE0_POSN                  equ 0000h
CWG1CON0_CWG1MODE0_POSITION              equ 0000h
CWG1CON0_CWG1MODE0_SIZE                  equ 0001h
CWG1CON0_CWG1MODE0_LENGTH                equ 0001h
CWG1CON0_CWG1MODE0_MASK                  equ 0001h
CWG1CON0_CWG1MODE1_POSN                  equ 0001h
CWG1CON0_CWG1MODE1_POSITION              equ 0001h
CWG1CON0_CWG1MODE1_SIZE                  equ 0001h
CWG1CON0_CWG1MODE1_LENGTH                equ 0001h
CWG1CON0_CWG1MODE1_MASK                  equ 0002h
CWG1CON0_CWG1MODE2_POSN                  equ 0002h
CWG1CON0_CWG1MODE2_POSITION              equ 0002h
CWG1CON0_CWG1MODE2_SIZE                  equ 0001h
CWG1CON0_CWG1MODE2_LENGTH                equ 0001h
CWG1CON0_CWG1MODE2_MASK                  equ 0004h

// Register: CWG1CON1
#define CWG1CON1 CWG1CON1
CWG1CON1                                 equ 019Eh
// bitfield definitions
CWG1CON1_POLA_POSN                       equ 0000h
CWG1CON1_POLA_POSITION                   equ 0000h
CWG1CON1_POLA_SIZE                       equ 0001h
CWG1CON1_POLA_LENGTH                     equ 0001h
CWG1CON1_POLA_MASK                       equ 0001h
CWG1CON1_POLB_POSN                       equ 0001h
CWG1CON1_POLB_POSITION                   equ 0001h
CWG1CON1_POLB_SIZE                       equ 0001h
CWG1CON1_POLB_LENGTH                     equ 0001h
CWG1CON1_POLB_MASK                       equ 0002h
CWG1CON1_POLC_POSN                       equ 0002h
CWG1CON1_POLC_POSITION                   equ 0002h
CWG1CON1_POLC_SIZE                       equ 0001h
CWG1CON1_POLC_LENGTH                     equ 0001h
CWG1CON1_POLC_MASK                       equ 0004h
CWG1CON1_POLD_POSN                       equ 0003h
CWG1CON1_POLD_POSITION                   equ 0003h
CWG1CON1_POLD_SIZE                       equ 0001h
CWG1CON1_POLD_LENGTH                     equ 0001h
CWG1CON1_POLD_MASK                       equ 0008h
CWG1CON1_IN_POSN                         equ 0005h
CWG1CON1_IN_POSITION                     equ 0005h
CWG1CON1_IN_SIZE                         equ 0001h
CWG1CON1_IN_LENGTH                       equ 0001h
CWG1CON1_IN_MASK                         equ 0020h
CWG1CON1_CWG1POLA_POSN                   equ 0000h
CWG1CON1_CWG1POLA_POSITION               equ 0000h
CWG1CON1_CWG1POLA_SIZE                   equ 0001h
CWG1CON1_CWG1POLA_LENGTH                 equ 0001h
CWG1CON1_CWG1POLA_MASK                   equ 0001h
CWG1CON1_CWG1POLB_POSN                   equ 0001h
CWG1CON1_CWG1POLB_POSITION               equ 0001h
CWG1CON1_CWG1POLB_SIZE                   equ 0001h
CWG1CON1_CWG1POLB_LENGTH                 equ 0001h
CWG1CON1_CWG1POLB_MASK                   equ 0002h
CWG1CON1_CWG1POLC_POSN                   equ 0002h
CWG1CON1_CWG1POLC_POSITION               equ 0002h
CWG1CON1_CWG1POLC_SIZE                   equ 0001h
CWG1CON1_CWG1POLC_LENGTH                 equ 0001h
CWG1CON1_CWG1POLC_MASK                   equ 0004h
CWG1CON1_CWG1POLD_POSN                   equ 0003h
CWG1CON1_CWG1POLD_POSITION               equ 0003h
CWG1CON1_CWG1POLD_SIZE                   equ 0001h
CWG1CON1_CWG1POLD_LENGTH                 equ 0001h
CWG1CON1_CWG1POLD_MASK                   equ 0008h
CWG1CON1_CWG1IN_POSN                     equ 0005h
CWG1CON1_CWG1IN_POSITION                 equ 0005h
CWG1CON1_CWG1IN_SIZE                     equ 0001h
CWG1CON1_CWG1IN_LENGTH                   equ 0001h
CWG1CON1_CWG1IN_MASK                     equ 0020h

// Register: CWG1AS0
#define CWG1AS0 CWG1AS0
CWG1AS0                                  equ 019Fh
// bitfield definitions
CWG1AS0_LSAC_POSN                        equ 0002h
CWG1AS0_LSAC_POSITION                    equ 0002h
CWG1AS0_LSAC_SIZE                        equ 0002h
CWG1AS0_LSAC_LENGTH                      equ 0002h
CWG1AS0_LSAC_MASK                        equ 000Ch
CWG1AS0_LSDBD_POSN                       equ 0004h
CWG1AS0_LSDBD_POSITION                   equ 0004h
CWG1AS0_LSDBD_SIZE                       equ 0002h
CWG1AS0_LSDBD_LENGTH                     equ 0002h
CWG1AS0_LSDBD_MASK                       equ 0030h
CWG1AS0_REN_POSN                         equ 0006h
CWG1AS0_REN_POSITION                     equ 0006h
CWG1AS0_REN_SIZE                         equ 0001h
CWG1AS0_REN_LENGTH                       equ 0001h
CWG1AS0_REN_MASK                         equ 0040h
CWG1AS0_SHUTDOWN_POSN                    equ 0007h
CWG1AS0_SHUTDOWN_POSITION                equ 0007h
CWG1AS0_SHUTDOWN_SIZE                    equ 0001h
CWG1AS0_SHUTDOWN_LENGTH                  equ 0001h
CWG1AS0_SHUTDOWN_MASK                    equ 0080h
CWG1AS0_LSAC0_POSN                       equ 0002h
CWG1AS0_LSAC0_POSITION                   equ 0002h
CWG1AS0_LSAC0_SIZE                       equ 0001h
CWG1AS0_LSAC0_LENGTH                     equ 0001h
CWG1AS0_LSAC0_MASK                       equ 0004h
CWG1AS0_LSCA1_POSN                       equ 0003h
CWG1AS0_LSCA1_POSITION                   equ 0003h
CWG1AS0_LSCA1_SIZE                       equ 0001h
CWG1AS0_LSCA1_LENGTH                     equ 0001h
CWG1AS0_LSCA1_MASK                       equ 0008h
CWG1AS0_LSDB0_POSN                       equ 0004h
CWG1AS0_LSDB0_POSITION                   equ 0004h
CWG1AS0_LSDB0_SIZE                       equ 0001h
CWG1AS0_LSDB0_LENGTH                     equ 0001h
CWG1AS0_LSDB0_MASK                       equ 0010h
CWG1AS0_LSDB1_POSN                       equ 0005h
CWG1AS0_LSDB1_POSITION                   equ 0005h
CWG1AS0_LSDB1_SIZE                       equ 0001h
CWG1AS0_LSDB1_LENGTH                     equ 0001h
CWG1AS0_LSDB1_MASK                       equ 0020h
CWG1AS0_CWG1LSAC0_POSN                   equ 0002h
CWG1AS0_CWG1LSAC0_POSITION               equ 0002h
CWG1AS0_CWG1LSAC0_SIZE                   equ 0001h
CWG1AS0_CWG1LSAC0_LENGTH                 equ 0001h
CWG1AS0_CWG1LSAC0_MASK                   equ 0004h
CWG1AS0_CWG1LSAC1_POSN                   equ 0003h
CWG1AS0_CWG1LSAC1_POSITION               equ 0003h
CWG1AS0_CWG1LSAC1_SIZE                   equ 0001h
CWG1AS0_CWG1LSAC1_LENGTH                 equ 0001h
CWG1AS0_CWG1LSAC1_MASK                   equ 0008h
CWG1AS0_CWG1LSDB0_POSN                   equ 0004h
CWG1AS0_CWG1LSDB0_POSITION               equ 0004h
CWG1AS0_CWG1LSDB0_SIZE                   equ 0001h
CWG1AS0_CWG1LSDB0_LENGTH                 equ 0001h
CWG1AS0_CWG1LSDB0_MASK                   equ 0010h
CWG1AS0_CWG1LSDB1_POSN                   equ 0005h
CWG1AS0_CWG1LSDB1_POSITION               equ 0005h
CWG1AS0_CWG1LSDB1_SIZE                   equ 0001h
CWG1AS0_CWG1LSDB1_LENGTH                 equ 0001h
CWG1AS0_CWG1LSDB1_MASK                   equ 0020h
CWG1AS0_CWG1LSAC_POSN                    equ 0002h
CWG1AS0_CWG1LSAC_POSITION                equ 0002h
CWG1AS0_CWG1LSAC_SIZE                    equ 0002h
CWG1AS0_CWG1LSAC_LENGTH                  equ 0002h
CWG1AS0_CWG1LSAC_MASK                    equ 000Ch
CWG1AS0_CWG1LSDB_POSN                    equ 0004h
CWG1AS0_CWG1LSDB_POSITION                equ 0004h
CWG1AS0_CWG1LSDB_SIZE                    equ 0002h
CWG1AS0_CWG1LSDB_LENGTH                  equ 0002h
CWG1AS0_CWG1LSDB_MASK                    equ 0030h
CWG1AS0_LSBD_POSN                        equ 0004h
CWG1AS0_LSBD_POSITION                    equ 0004h
CWG1AS0_LSBD_SIZE                        equ 0002h
CWG1AS0_LSBD_LENGTH                      equ 0002h
CWG1AS0_LSBD_MASK                        equ 0030h
CWG1AS0_LSAC1_POSN                       equ 0003h
CWG1AS0_LSAC1_POSITION                   equ 0003h
CWG1AS0_LSAC1_SIZE                       equ 0001h
CWG1AS0_LSAC1_LENGTH                     equ 0001h
CWG1AS0_LSAC1_MASK                       equ 0008h
CWG1AS0_LSBD0_POSN                       equ 0004h
CWG1AS0_LSBD0_POSITION                   equ 0004h
CWG1AS0_LSBD0_SIZE                       equ 0001h
CWG1AS0_LSBD0_LENGTH                     equ 0001h
CWG1AS0_LSBD0_MASK                       equ 0010h
CWG1AS0_LSBD1_POSN                       equ 0005h
CWG1AS0_LSBD1_POSITION                   equ 0005h
CWG1AS0_LSBD1_SIZE                       equ 0001h
CWG1AS0_LSBD1_LENGTH                     equ 0001h
CWG1AS0_LSBD1_MASK                       equ 0020h
CWG1AS0_CWG1LSBD0_POSN                   equ 0004h
CWG1AS0_CWG1LSBD0_POSITION               equ 0004h
CWG1AS0_CWG1LSBD0_SIZE                   equ 0001h
CWG1AS0_CWG1LSBD0_LENGTH                 equ 0001h
CWG1AS0_CWG1LSBD0_MASK                   equ 0010h
CWG1AS0_CWG1LSBD1_POSN                   equ 0005h
CWG1AS0_CWG1LSBD1_POSITION               equ 0005h
CWG1AS0_CWG1LSBD1_SIZE                   equ 0001h
CWG1AS0_CWG1LSBD1_LENGTH                 equ 0001h
CWG1AS0_CWG1LSBD1_MASK                   equ 0020h
CWG1AS0_CWG1LSBD_POSN                    equ 0004h
CWG1AS0_CWG1LSBD_POSITION                equ 0004h
CWG1AS0_CWG1LSBD_SIZE                    equ 0002h
CWG1AS0_CWG1LSBD_LENGTH                  equ 0002h
CWG1AS0_CWG1LSBD_MASK                    equ 0030h

// Register: CWG1AS1
#define CWG1AS1 CWG1AS1
CWG1AS1                                  equ 01A0h
// bitfield definitions
CWG1AS1_AS0E_POSN                        equ 0000h
CWG1AS1_AS0E_POSITION                    equ 0000h
CWG1AS1_AS0E_SIZE                        equ 0001h
CWG1AS1_AS0E_LENGTH                      equ 0001h
CWG1AS1_AS0E_MASK                        equ 0001h
CWG1AS1_AS1E_POSN                        equ 0001h
CWG1AS1_AS1E_POSITION                    equ 0001h
CWG1AS1_AS1E_SIZE                        equ 0001h
CWG1AS1_AS1E_LENGTH                      equ 0001h
CWG1AS1_AS1E_MASK                        equ 0002h
CWG1AS1_AS2E_POSN                        equ 0002h
CWG1AS1_AS2E_POSITION                    equ 0002h
CWG1AS1_AS2E_SIZE                        equ 0001h
CWG1AS1_AS2E_LENGTH                      equ 0001h
CWG1AS1_AS2E_MASK                        equ 0004h
CWG1AS1_AS6E_POSN                        equ 0006h
CWG1AS1_AS6E_POSITION                    equ 0006h
CWG1AS1_AS6E_SIZE                        equ 0001h
CWG1AS1_AS6E_LENGTH                      equ 0001h
CWG1AS1_AS6E_MASK                        equ 0040h
CWG1AS1_AS7E_POSN                        equ 0007h
CWG1AS1_AS7E_POSITION                    equ 0007h
CWG1AS1_AS7E_SIZE                        equ 0001h
CWG1AS1_AS7E_LENGTH                      equ 0001h
CWG1AS1_AS7E_MASK                        equ 0080h

// Register: CWG1STR
#define CWG1STR CWG1STR
CWG1STR                                  equ 01A1h
// bitfield definitions
CWG1STR_STRA_POSN                        equ 0000h
CWG1STR_STRA_POSITION                    equ 0000h
CWG1STR_STRA_SIZE                        equ 0001h
CWG1STR_STRA_LENGTH                      equ 0001h
CWG1STR_STRA_MASK                        equ 0001h
CWG1STR_STRB_POSN                        equ 0001h
CWG1STR_STRB_POSITION                    equ 0001h
CWG1STR_STRB_SIZE                        equ 0001h
CWG1STR_STRB_LENGTH                      equ 0001h
CWG1STR_STRB_MASK                        equ 0002h
CWG1STR_STRC_POSN                        equ 0002h
CWG1STR_STRC_POSITION                    equ 0002h
CWG1STR_STRC_SIZE                        equ 0001h
CWG1STR_STRC_LENGTH                      equ 0001h
CWG1STR_STRC_MASK                        equ 0004h
CWG1STR_STRD_POSN                        equ 0003h
CWG1STR_STRD_POSITION                    equ 0003h
CWG1STR_STRD_SIZE                        equ 0001h
CWG1STR_STRD_LENGTH                      equ 0001h
CWG1STR_STRD_MASK                        equ 0008h
CWG1STR_OVRA_POSN                        equ 0004h
CWG1STR_OVRA_POSITION                    equ 0004h
CWG1STR_OVRA_SIZE                        equ 0001h
CWG1STR_OVRA_LENGTH                      equ 0001h
CWG1STR_OVRA_MASK                        equ 0010h
CWG1STR_OVRB_POSN                        equ 0005h
CWG1STR_OVRB_POSITION                    equ 0005h
CWG1STR_OVRB_SIZE                        equ 0001h
CWG1STR_OVRB_LENGTH                      equ 0001h
CWG1STR_OVRB_MASK                        equ 0020h
CWG1STR_OVRC_POSN                        equ 0006h
CWG1STR_OVRC_POSITION                    equ 0006h
CWG1STR_OVRC_SIZE                        equ 0001h
CWG1STR_OVRC_LENGTH                      equ 0001h
CWG1STR_OVRC_MASK                        equ 0040h
CWG1STR_OVRD_POSN                        equ 0007h
CWG1STR_OVRD_POSITION                    equ 0007h
CWG1STR_OVRD_SIZE                        equ 0001h
CWG1STR_OVRD_LENGTH                      equ 0001h
CWG1STR_OVRD_MASK                        equ 0080h
CWG1STR_CWG1STRA_POSN                    equ 0000h
CWG1STR_CWG1STRA_POSITION                equ 0000h
CWG1STR_CWG1STRA_SIZE                    equ 0001h
CWG1STR_CWG1STRA_LENGTH                  equ 0001h
CWG1STR_CWG1STRA_MASK                    equ 0001h
CWG1STR_CWG1STRB_POSN                    equ 0001h
CWG1STR_CWG1STRB_POSITION                equ 0001h
CWG1STR_CWG1STRB_SIZE                    equ 0001h
CWG1STR_CWG1STRB_LENGTH                  equ 0001h
CWG1STR_CWG1STRB_MASK                    equ 0002h
CWG1STR_CWG1STRC_POSN                    equ 0002h
CWG1STR_CWG1STRC_POSITION                equ 0002h
CWG1STR_CWG1STRC_SIZE                    equ 0001h
CWG1STR_CWG1STRC_LENGTH                  equ 0001h
CWG1STR_CWG1STRC_MASK                    equ 0004h
CWG1STR_CWG1STRD_POSN                    equ 0003h
CWG1STR_CWG1STRD_POSITION                equ 0003h
CWG1STR_CWG1STRD_SIZE                    equ 0001h
CWG1STR_CWG1STRD_LENGTH                  equ 0001h
CWG1STR_CWG1STRD_MASK                    equ 0008h
CWG1STR_CWG1OVRA_POSN                    equ 0004h
CWG1STR_CWG1OVRA_POSITION                equ 0004h
CWG1STR_CWG1OVRA_SIZE                    equ 0001h
CWG1STR_CWG1OVRA_LENGTH                  equ 0001h
CWG1STR_CWG1OVRA_MASK                    equ 0010h
CWG1STR_CWG1OVRB_POSN                    equ 0005h
CWG1STR_CWG1OVRB_POSITION                equ 0005h
CWG1STR_CWG1OVRB_SIZE                    equ 0001h
CWG1STR_CWG1OVRB_LENGTH                  equ 0001h
CWG1STR_CWG1OVRB_MASK                    equ 0020h
CWG1STR_CWG1OVRC_POSN                    equ 0006h
CWG1STR_CWG1OVRC_POSITION                equ 0006h
CWG1STR_CWG1OVRC_SIZE                    equ 0001h
CWG1STR_CWG1OVRC_LENGTH                  equ 0001h
CWG1STR_CWG1OVRC_MASK                    equ 0040h
CWG1STR_CWG1OVRD_POSN                    equ 0007h
CWG1STR_CWG1OVRD_POSITION                equ 0007h
CWG1STR_CWG1OVRD_SIZE                    equ 0001h
CWG1STR_CWG1OVRD_LENGTH                  equ 0001h
CWG1STR_CWG1OVRD_MASK                    equ 0080h

// Register: CLCDATA
#define CLCDATA CLCDATA
CLCDATA                                  equ 01A3h
// bitfield definitions
CLCDATA_CLC1OUT_POSN                     equ 0000h
CLCDATA_CLC1OUT_POSITION                 equ 0000h
CLCDATA_CLC1OUT_SIZE                     equ 0001h
CLCDATA_CLC1OUT_LENGTH                   equ 0001h
CLCDATA_CLC1OUT_MASK                     equ 0001h
CLCDATA_CLC2OUT_POSN                     equ 0001h
CLCDATA_CLC2OUT_POSITION                 equ 0001h
CLCDATA_CLC2OUT_SIZE                     equ 0001h
CLCDATA_CLC2OUT_LENGTH                   equ 0001h
CLCDATA_CLC2OUT_MASK                     equ 0002h
CLCDATA_CLC3OUT_POSN                     equ 0002h
CLCDATA_CLC3OUT_POSITION                 equ 0002h
CLCDATA_CLC3OUT_SIZE                     equ 0001h
CLCDATA_CLC3OUT_LENGTH                   equ 0001h
CLCDATA_CLC3OUT_MASK                     equ 0004h
CLCDATA_CLC4OUT_POSN                     equ 0003h
CLCDATA_CLC4OUT_POSITION                 equ 0003h
CLCDATA_CLC4OUT_SIZE                     equ 0001h
CLCDATA_CLC4OUT_LENGTH                   equ 0001h
CLCDATA_CLC4OUT_MASK                     equ 0008h

// Register: CLCSELECT
#define CLCSELECT CLCSELECT
CLCSELECT                                equ 01A4h
// bitfield definitions
CLCSELECT_SLCT_POSN                      equ 0000h
CLCSELECT_SLCT_POSITION                  equ 0000h
CLCSELECT_SLCT_SIZE                      equ 0008h
CLCSELECT_SLCT_LENGTH                    equ 0008h
CLCSELECT_SLCT_MASK                      equ 00FFh
CLCSELECT_SLCT0_POSN                     equ 0000h
CLCSELECT_SLCT0_POSITION                 equ 0000h
CLCSELECT_SLCT0_SIZE                     equ 0001h
CLCSELECT_SLCT0_LENGTH                   equ 0001h
CLCSELECT_SLCT0_MASK                     equ 0001h
CLCSELECT_SLCT1_POSN                     equ 0001h
CLCSELECT_SLCT1_POSITION                 equ 0001h
CLCSELECT_SLCT1_SIZE                     equ 0001h
CLCSELECT_SLCT1_LENGTH                   equ 0001h
CLCSELECT_SLCT1_MASK                     equ 0002h

// Register: CLCnCON
#define CLCnCON CLCnCON
CLCnCON                                  equ 01A5h
// bitfield definitions
CLCnCON_MODE_POSN                        equ 0000h
CLCnCON_MODE_POSITION                    equ 0000h
CLCnCON_MODE_SIZE                        equ 0003h
CLCnCON_MODE_LENGTH                      equ 0003h
CLCnCON_MODE_MASK                        equ 0007h
CLCnCON_INTN_POSN                        equ 0003h
CLCnCON_INTN_POSITION                    equ 0003h
CLCnCON_INTN_SIZE                        equ 0001h
CLCnCON_INTN_LENGTH                      equ 0001h
CLCnCON_INTN_MASK                        equ 0008h
CLCnCON_INTP_POSN                        equ 0004h
CLCnCON_INTP_POSITION                    equ 0004h
CLCnCON_INTP_SIZE                        equ 0001h
CLCnCON_INTP_LENGTH                      equ 0001h
CLCnCON_INTP_MASK                        equ 0010h
CLCnCON_OUT_POSN                         equ 0005h
CLCnCON_OUT_POSITION                     equ 0005h
CLCnCON_OUT_SIZE                         equ 0001h
CLCnCON_OUT_LENGTH                       equ 0001h
CLCnCON_OUT_MASK                         equ 0020h
CLCnCON_EN_POSN                          equ 0007h
CLCnCON_EN_POSITION                      equ 0007h
CLCnCON_EN_SIZE                          equ 0001h
CLCnCON_EN_LENGTH                        equ 0001h
CLCnCON_EN_MASK                          equ 0080h
CLCnCON_MODE0_POSN                       equ 0000h
CLCnCON_MODE0_POSITION                   equ 0000h
CLCnCON_MODE0_SIZE                       equ 0001h
CLCnCON_MODE0_LENGTH                     equ 0001h
CLCnCON_MODE0_MASK                       equ 0001h
CLCnCON_MODE1_POSN                       equ 0001h
CLCnCON_MODE1_POSITION                   equ 0001h
CLCnCON_MODE1_SIZE                       equ 0001h
CLCnCON_MODE1_LENGTH                     equ 0001h
CLCnCON_MODE1_MASK                       equ 0002h
CLCnCON_MODE2_POSN                       equ 0002h
CLCnCON_MODE2_POSITION                   equ 0002h
CLCnCON_MODE2_SIZE                       equ 0001h
CLCnCON_MODE2_LENGTH                     equ 0001h
CLCnCON_MODE2_MASK                       equ 0004h

// Register: CLCnPOL
#define CLCnPOL CLCnPOL
CLCnPOL                                  equ 01A6h
// bitfield definitions
CLCnPOL_G1POL_POSN                       equ 0000h
CLCnPOL_G1POL_POSITION                   equ 0000h
CLCnPOL_G1POL_SIZE                       equ 0001h
CLCnPOL_G1POL_LENGTH                     equ 0001h
CLCnPOL_G1POL_MASK                       equ 0001h
CLCnPOL_G2POL_POSN                       equ 0001h
CLCnPOL_G2POL_POSITION                   equ 0001h
CLCnPOL_G2POL_SIZE                       equ 0001h
CLCnPOL_G2POL_LENGTH                     equ 0001h
CLCnPOL_G2POL_MASK                       equ 0002h
CLCnPOL_G3POL_POSN                       equ 0002h
CLCnPOL_G3POL_POSITION                   equ 0002h
CLCnPOL_G3POL_SIZE                       equ 0001h
CLCnPOL_G3POL_LENGTH                     equ 0001h
CLCnPOL_G3POL_MASK                       equ 0004h
CLCnPOL_G4POL_POSN                       equ 0003h
CLCnPOL_G4POL_POSITION                   equ 0003h
CLCnPOL_G4POL_SIZE                       equ 0001h
CLCnPOL_G4POL_LENGTH                     equ 0001h
CLCnPOL_G4POL_MASK                       equ 0008h
CLCnPOL_POL_POSN                         equ 0007h
CLCnPOL_POL_POSITION                     equ 0007h
CLCnPOL_POL_SIZE                         equ 0001h
CLCnPOL_POL_LENGTH                       equ 0001h
CLCnPOL_POL_MASK                         equ 0080h

// Register: CLCnSEL0
#define CLCnSEL0 CLCnSEL0
CLCnSEL0                                 equ 01A7h
// bitfield definitions
CLCnSEL0_D1S_POSN                        equ 0000h
CLCnSEL0_D1S_POSITION                    equ 0000h
CLCnSEL0_D1S_SIZE                        equ 0008h
CLCnSEL0_D1S_LENGTH                      equ 0008h
CLCnSEL0_D1S_MASK                        equ 00FFh
CLCnSEL0_D1S0_POSN                       equ 0000h
CLCnSEL0_D1S0_POSITION                   equ 0000h
CLCnSEL0_D1S0_SIZE                       equ 0001h
CLCnSEL0_D1S0_LENGTH                     equ 0001h
CLCnSEL0_D1S0_MASK                       equ 0001h
CLCnSEL0_D1S1_POSN                       equ 0001h
CLCnSEL0_D1S1_POSITION                   equ 0001h
CLCnSEL0_D1S1_SIZE                       equ 0001h
CLCnSEL0_D1S1_LENGTH                     equ 0001h
CLCnSEL0_D1S1_MASK                       equ 0002h
CLCnSEL0_D1S2_POSN                       equ 0002h
CLCnSEL0_D1S2_POSITION                   equ 0002h
CLCnSEL0_D1S2_SIZE                       equ 0001h
CLCnSEL0_D1S2_LENGTH                     equ 0001h
CLCnSEL0_D1S2_MASK                       equ 0004h
CLCnSEL0_D1S3_POSN                       equ 0003h
CLCnSEL0_D1S3_POSITION                   equ 0003h
CLCnSEL0_D1S3_SIZE                       equ 0001h
CLCnSEL0_D1S3_LENGTH                     equ 0001h
CLCnSEL0_D1S3_MASK                       equ 0008h
CLCnSEL0_D1S4_POSN                       equ 0004h
CLCnSEL0_D1S4_POSITION                   equ 0004h
CLCnSEL0_D1S4_SIZE                       equ 0001h
CLCnSEL0_D1S4_LENGTH                     equ 0001h
CLCnSEL0_D1S4_MASK                       equ 0010h
CLCnSEL0_D1S5_POSN                       equ 0005h
CLCnSEL0_D1S5_POSITION                   equ 0005h
CLCnSEL0_D1S5_SIZE                       equ 0001h
CLCnSEL0_D1S5_LENGTH                     equ 0001h
CLCnSEL0_D1S5_MASK                       equ 0020h

// Register: CLCnSEL1
#define CLCnSEL1 CLCnSEL1
CLCnSEL1                                 equ 01A8h
// bitfield definitions
CLCnSEL1_D2S_POSN                        equ 0000h
CLCnSEL1_D2S_POSITION                    equ 0000h
CLCnSEL1_D2S_SIZE                        equ 0008h
CLCnSEL1_D2S_LENGTH                      equ 0008h
CLCnSEL1_D2S_MASK                        equ 00FFh
CLCnSEL1_D2S0_POSN                       equ 0000h
CLCnSEL1_D2S0_POSITION                   equ 0000h
CLCnSEL1_D2S0_SIZE                       equ 0001h
CLCnSEL1_D2S0_LENGTH                     equ 0001h
CLCnSEL1_D2S0_MASK                       equ 0001h
CLCnSEL1_D2S1_POSN                       equ 0001h
CLCnSEL1_D2S1_POSITION                   equ 0001h
CLCnSEL1_D2S1_SIZE                       equ 0001h
CLCnSEL1_D2S1_LENGTH                     equ 0001h
CLCnSEL1_D2S1_MASK                       equ 0002h
CLCnSEL1_D2S2_POSN                       equ 0002h
CLCnSEL1_D2S2_POSITION                   equ 0002h
CLCnSEL1_D2S2_SIZE                       equ 0001h
CLCnSEL1_D2S2_LENGTH                     equ 0001h
CLCnSEL1_D2S2_MASK                       equ 0004h
CLCnSEL1_D2S3_POSN                       equ 0003h
CLCnSEL1_D2S3_POSITION                   equ 0003h
CLCnSEL1_D2S3_SIZE                       equ 0001h
CLCnSEL1_D2S3_LENGTH                     equ 0001h
CLCnSEL1_D2S3_MASK                       equ 0008h
CLCnSEL1_D2S4_POSN                       equ 0004h
CLCnSEL1_D2S4_POSITION                   equ 0004h
CLCnSEL1_D2S4_SIZE                       equ 0001h
CLCnSEL1_D2S4_LENGTH                     equ 0001h
CLCnSEL1_D2S4_MASK                       equ 0010h
CLCnSEL1_D2S5_POSN                       equ 0005h
CLCnSEL1_D2S5_POSITION                   equ 0005h
CLCnSEL1_D2S5_SIZE                       equ 0001h
CLCnSEL1_D2S5_LENGTH                     equ 0001h
CLCnSEL1_D2S5_MASK                       equ 0020h

// Register: CLCnSEL2
#define CLCnSEL2 CLCnSEL2
CLCnSEL2                                 equ 01A9h
// bitfield definitions
CLCnSEL2_D3S_POSN                        equ 0000h
CLCnSEL2_D3S_POSITION                    equ 0000h
CLCnSEL2_D3S_SIZE                        equ 0008h
CLCnSEL2_D3S_LENGTH                      equ 0008h
CLCnSEL2_D3S_MASK                        equ 00FFh
CLCnSEL2_D3S0_POSN                       equ 0000h
CLCnSEL2_D3S0_POSITION                   equ 0000h
CLCnSEL2_D3S0_SIZE                       equ 0001h
CLCnSEL2_D3S0_LENGTH                     equ 0001h
CLCnSEL2_D3S0_MASK                       equ 0001h
CLCnSEL2_D3S1_POSN                       equ 0001h
CLCnSEL2_D3S1_POSITION                   equ 0001h
CLCnSEL2_D3S1_SIZE                       equ 0001h
CLCnSEL2_D3S1_LENGTH                     equ 0001h
CLCnSEL2_D3S1_MASK                       equ 0002h
CLCnSEL2_D3S2_POSN                       equ 0002h
CLCnSEL2_D3S2_POSITION                   equ 0002h
CLCnSEL2_D3S2_SIZE                       equ 0001h
CLCnSEL2_D3S2_LENGTH                     equ 0001h
CLCnSEL2_D3S2_MASK                       equ 0004h
CLCnSEL2_D3S3_POSN                       equ 0003h
CLCnSEL2_D3S3_POSITION                   equ 0003h
CLCnSEL2_D3S3_SIZE                       equ 0001h
CLCnSEL2_D3S3_LENGTH                     equ 0001h
CLCnSEL2_D3S3_MASK                       equ 0008h
CLCnSEL2_D3S4_POSN                       equ 0004h
CLCnSEL2_D3S4_POSITION                   equ 0004h
CLCnSEL2_D3S4_SIZE                       equ 0001h
CLCnSEL2_D3S4_LENGTH                     equ 0001h
CLCnSEL2_D3S4_MASK                       equ 0010h
CLCnSEL2_D3S5_POSN                       equ 0005h
CLCnSEL2_D3S5_POSITION                   equ 0005h
CLCnSEL2_D3S5_SIZE                       equ 0001h
CLCnSEL2_D3S5_LENGTH                     equ 0001h
CLCnSEL2_D3S5_MASK                       equ 0020h

// Register: CLCnSEL3
#define CLCnSEL3 CLCnSEL3
CLCnSEL3                                 equ 01AAh
// bitfield definitions
CLCnSEL3_D4S_POSN                        equ 0000h
CLCnSEL3_D4S_POSITION                    equ 0000h
CLCnSEL3_D4S_SIZE                        equ 0008h
CLCnSEL3_D4S_LENGTH                      equ 0008h
CLCnSEL3_D4S_MASK                        equ 00FFh
CLCnSEL3_D4S0_POSN                       equ 0000h
CLCnSEL3_D4S0_POSITION                   equ 0000h
CLCnSEL3_D4S0_SIZE                       equ 0001h
CLCnSEL3_D4S0_LENGTH                     equ 0001h
CLCnSEL3_D4S0_MASK                       equ 0001h
CLCnSEL3_D4S1_POSN                       equ 0001h
CLCnSEL3_D4S1_POSITION                   equ 0001h
CLCnSEL3_D4S1_SIZE                       equ 0001h
CLCnSEL3_D4S1_LENGTH                     equ 0001h
CLCnSEL3_D4S1_MASK                       equ 0002h
CLCnSEL3_D4S2_POSN                       equ 0002h
CLCnSEL3_D4S2_POSITION                   equ 0002h
CLCnSEL3_D4S2_SIZE                       equ 0001h
CLCnSEL3_D4S2_LENGTH                     equ 0001h
CLCnSEL3_D4S2_MASK                       equ 0004h
CLCnSEL3_D4S3_POSN                       equ 0003h
CLCnSEL3_D4S3_POSITION                   equ 0003h
CLCnSEL3_D4S3_SIZE                       equ 0001h
CLCnSEL3_D4S3_LENGTH                     equ 0001h
CLCnSEL3_D4S3_MASK                       equ 0008h
CLCnSEL3_D4S4_POSN                       equ 0004h
CLCnSEL3_D4S4_POSITION                   equ 0004h
CLCnSEL3_D4S4_SIZE                       equ 0001h
CLCnSEL3_D4S4_LENGTH                     equ 0001h
CLCnSEL3_D4S4_MASK                       equ 0010h
CLCnSEL3_D4S5_POSN                       equ 0005h
CLCnSEL3_D4S5_POSITION                   equ 0005h
CLCnSEL3_D4S5_SIZE                       equ 0001h
CLCnSEL3_D4S5_LENGTH                     equ 0001h
CLCnSEL3_D4S5_MASK                       equ 0020h

// Register: CLCnGLS0
#define CLCnGLS0 CLCnGLS0
CLCnGLS0                                 equ 01ABh
// bitfield definitions
CLCnGLS0_G1D1N_POSN                      equ 0000h
CLCnGLS0_G1D1N_POSITION                  equ 0000h
CLCnGLS0_G1D1N_SIZE                      equ 0001h
CLCnGLS0_G1D1N_LENGTH                    equ 0001h
CLCnGLS0_G1D1N_MASK                      equ 0001h
CLCnGLS0_G1D1T_POSN                      equ 0001h
CLCnGLS0_G1D1T_POSITION                  equ 0001h
CLCnGLS0_G1D1T_SIZE                      equ 0001h
CLCnGLS0_G1D1T_LENGTH                    equ 0001h
CLCnGLS0_G1D1T_MASK                      equ 0002h
CLCnGLS0_G1D2N_POSN                      equ 0002h
CLCnGLS0_G1D2N_POSITION                  equ 0002h
CLCnGLS0_G1D2N_SIZE                      equ 0001h
CLCnGLS0_G1D2N_LENGTH                    equ 0001h
CLCnGLS0_G1D2N_MASK                      equ 0004h
CLCnGLS0_G1D2T_POSN                      equ 0003h
CLCnGLS0_G1D2T_POSITION                  equ 0003h
CLCnGLS0_G1D2T_SIZE                      equ 0001h
CLCnGLS0_G1D2T_LENGTH                    equ 0001h
CLCnGLS0_G1D2T_MASK                      equ 0008h
CLCnGLS0_G1D3N_POSN                      equ 0004h
CLCnGLS0_G1D3N_POSITION                  equ 0004h
CLCnGLS0_G1D3N_SIZE                      equ 0001h
CLCnGLS0_G1D3N_LENGTH                    equ 0001h
CLCnGLS0_G1D3N_MASK                      equ 0010h
CLCnGLS0_G1D3T_POSN                      equ 0005h
CLCnGLS0_G1D3T_POSITION                  equ 0005h
CLCnGLS0_G1D3T_SIZE                      equ 0001h
CLCnGLS0_G1D3T_LENGTH                    equ 0001h
CLCnGLS0_G1D3T_MASK                      equ 0020h
CLCnGLS0_G1D4N_POSN                      equ 0006h
CLCnGLS0_G1D4N_POSITION                  equ 0006h
CLCnGLS0_G1D4N_SIZE                      equ 0001h
CLCnGLS0_G1D4N_LENGTH                    equ 0001h
CLCnGLS0_G1D4N_MASK                      equ 0040h
CLCnGLS0_G1D4T_POSN                      equ 0007h
CLCnGLS0_G1D4T_POSITION                  equ 0007h
CLCnGLS0_G1D4T_SIZE                      equ 0001h
CLCnGLS0_G1D4T_LENGTH                    equ 0001h
CLCnGLS0_G1D4T_MASK                      equ 0080h

// Register: CLCnGLS1
#define CLCnGLS1 CLCnGLS1
CLCnGLS1                                 equ 01ACh
// bitfield definitions
CLCnGLS1_G2D1N_POSN                      equ 0000h
CLCnGLS1_G2D1N_POSITION                  equ 0000h
CLCnGLS1_G2D1N_SIZE                      equ 0001h
CLCnGLS1_G2D1N_LENGTH                    equ 0001h
CLCnGLS1_G2D1N_MASK                      equ 0001h
CLCnGLS1_G2D1T_POSN                      equ 0001h
CLCnGLS1_G2D1T_POSITION                  equ 0001h
CLCnGLS1_G2D1T_SIZE                      equ 0001h
CLCnGLS1_G2D1T_LENGTH                    equ 0001h
CLCnGLS1_G2D1T_MASK                      equ 0002h
CLCnGLS1_G2D2N_POSN                      equ 0002h
CLCnGLS1_G2D2N_POSITION                  equ 0002h
CLCnGLS1_G2D2N_SIZE                      equ 0001h
CLCnGLS1_G2D2N_LENGTH                    equ 0001h
CLCnGLS1_G2D2N_MASK                      equ 0004h
CLCnGLS1_G2D2T_POSN                      equ 0003h
CLCnGLS1_G2D2T_POSITION                  equ 0003h
CLCnGLS1_G2D2T_SIZE                      equ 0001h
CLCnGLS1_G2D2T_LENGTH                    equ 0001h
CLCnGLS1_G2D2T_MASK                      equ 0008h
CLCnGLS1_G2D3N_POSN                      equ 0004h
CLCnGLS1_G2D3N_POSITION                  equ 0004h
CLCnGLS1_G2D3N_SIZE                      equ 0001h
CLCnGLS1_G2D3N_LENGTH                    equ 0001h
CLCnGLS1_G2D3N_MASK                      equ 0010h
CLCnGLS1_G2D3T_POSN                      equ 0005h
CLCnGLS1_G2D3T_POSITION                  equ 0005h
CLCnGLS1_G2D3T_SIZE                      equ 0001h
CLCnGLS1_G2D3T_LENGTH                    equ 0001h
CLCnGLS1_G2D3T_MASK                      equ 0020h
CLCnGLS1_G2D4N_POSN                      equ 0006h
CLCnGLS1_G2D4N_POSITION                  equ 0006h
CLCnGLS1_G2D4N_SIZE                      equ 0001h
CLCnGLS1_G2D4N_LENGTH                    equ 0001h
CLCnGLS1_G2D4N_MASK                      equ 0040h
CLCnGLS1_G2D4T_POSN                      equ 0007h
CLCnGLS1_G2D4T_POSITION                  equ 0007h
CLCnGLS1_G2D4T_SIZE                      equ 0001h
CLCnGLS1_G2D4T_LENGTH                    equ 0001h
CLCnGLS1_G2D4T_MASK                      equ 0080h

// Register: CLCnGLS2
#define CLCnGLS2 CLCnGLS2
CLCnGLS2                                 equ 01ADh
// bitfield definitions
CLCnGLS2_G3D1N_POSN                      equ 0000h
CLCnGLS2_G3D1N_POSITION                  equ 0000h
CLCnGLS2_G3D1N_SIZE                      equ 0001h
CLCnGLS2_G3D1N_LENGTH                    equ 0001h
CLCnGLS2_G3D1N_MASK                      equ 0001h
CLCnGLS2_G3D1T_POSN                      equ 0001h
CLCnGLS2_G3D1T_POSITION                  equ 0001h
CLCnGLS2_G3D1T_SIZE                      equ 0001h
CLCnGLS2_G3D1T_LENGTH                    equ 0001h
CLCnGLS2_G3D1T_MASK                      equ 0002h
CLCnGLS2_G3D2N_POSN                      equ 0002h
CLCnGLS2_G3D2N_POSITION                  equ 0002h
CLCnGLS2_G3D2N_SIZE                      equ 0001h
CLCnGLS2_G3D2N_LENGTH                    equ 0001h
CLCnGLS2_G3D2N_MASK                      equ 0004h
CLCnGLS2_G3D2T_POSN                      equ 0003h
CLCnGLS2_G3D2T_POSITION                  equ 0003h
CLCnGLS2_G3D2T_SIZE                      equ 0001h
CLCnGLS2_G3D2T_LENGTH                    equ 0001h
CLCnGLS2_G3D2T_MASK                      equ 0008h
CLCnGLS2_G3D3N_POSN                      equ 0004h
CLCnGLS2_G3D3N_POSITION                  equ 0004h
CLCnGLS2_G3D3N_SIZE                      equ 0001h
CLCnGLS2_G3D3N_LENGTH                    equ 0001h
CLCnGLS2_G3D3N_MASK                      equ 0010h
CLCnGLS2_G3D3T_POSN                      equ 0005h
CLCnGLS2_G3D3T_POSITION                  equ 0005h
CLCnGLS2_G3D3T_SIZE                      equ 0001h
CLCnGLS2_G3D3T_LENGTH                    equ 0001h
CLCnGLS2_G3D3T_MASK                      equ 0020h
CLCnGLS2_G3D4N_POSN                      equ 0006h
CLCnGLS2_G3D4N_POSITION                  equ 0006h
CLCnGLS2_G3D4N_SIZE                      equ 0001h
CLCnGLS2_G3D4N_LENGTH                    equ 0001h
CLCnGLS2_G3D4N_MASK                      equ 0040h
CLCnGLS2_G3D4T_POSN                      equ 0007h
CLCnGLS2_G3D4T_POSITION                  equ 0007h
CLCnGLS2_G3D4T_SIZE                      equ 0001h
CLCnGLS2_G3D4T_LENGTH                    equ 0001h
CLCnGLS2_G3D4T_MASK                      equ 0080h

// Register: CLCnGLS3
#define CLCnGLS3 CLCnGLS3
CLCnGLS3                                 equ 01AEh
// bitfield definitions
CLCnGLS3_G4D1N_POSN                      equ 0000h
CLCnGLS3_G4D1N_POSITION                  equ 0000h
CLCnGLS3_G4D1N_SIZE                      equ 0001h
CLCnGLS3_G4D1N_LENGTH                    equ 0001h
CLCnGLS3_G4D1N_MASK                      equ 0001h
CLCnGLS3_G4D1T_POSN                      equ 0001h
CLCnGLS3_G4D1T_POSITION                  equ 0001h
CLCnGLS3_G4D1T_SIZE                      equ 0001h
CLCnGLS3_G4D1T_LENGTH                    equ 0001h
CLCnGLS3_G4D1T_MASK                      equ 0002h
CLCnGLS3_G4D2N_POSN                      equ 0002h
CLCnGLS3_G4D2N_POSITION                  equ 0002h
CLCnGLS3_G4D2N_SIZE                      equ 0001h
CLCnGLS3_G4D2N_LENGTH                    equ 0001h
CLCnGLS3_G4D2N_MASK                      equ 0004h
CLCnGLS3_G4D2T_POSN                      equ 0003h
CLCnGLS3_G4D2T_POSITION                  equ 0003h
CLCnGLS3_G4D2T_SIZE                      equ 0001h
CLCnGLS3_G4D2T_LENGTH                    equ 0001h
CLCnGLS3_G4D2T_MASK                      equ 0008h
CLCnGLS3_G4D3N_POSN                      equ 0004h
CLCnGLS3_G4D3N_POSITION                  equ 0004h
CLCnGLS3_G4D3N_SIZE                      equ 0001h
CLCnGLS3_G4D3N_LENGTH                    equ 0001h
CLCnGLS3_G4D3N_MASK                      equ 0010h
CLCnGLS3_G4D3T_POSN                      equ 0005h
CLCnGLS3_G4D3T_POSITION                  equ 0005h
CLCnGLS3_G4D3T_SIZE                      equ 0001h
CLCnGLS3_G4D3T_LENGTH                    equ 0001h
CLCnGLS3_G4D3T_MASK                      equ 0020h
CLCnGLS3_G4D4N_POSN                      equ 0006h
CLCnGLS3_G4D4N_POSITION                  equ 0006h
CLCnGLS3_G4D4N_SIZE                      equ 0001h
CLCnGLS3_G4D4N_LENGTH                    equ 0001h
CLCnGLS3_G4D4N_MASK                      equ 0040h
CLCnGLS3_G4D4T_POSN                      equ 0007h
CLCnGLS3_G4D4T_POSITION                  equ 0007h
CLCnGLS3_G4D4T_SIZE                      equ 0001h
CLCnGLS3_G4D4T_LENGTH                    equ 0001h
CLCnGLS3_G4D4T_MASK                      equ 0080h

// Register: U1RXB
#define U1RXB U1RXB
U1RXB                                    equ 01AFh
// bitfield definitions
U1RXB_RXB_POSN                           equ 0000h
U1RXB_RXB_POSITION                       equ 0000h
U1RXB_RXB_SIZE                           equ 0008h
U1RXB_RXB_LENGTH                         equ 0008h
U1RXB_RXB_MASK                           equ 00FFh

// Register: U1RXCHK
#define U1RXCHK U1RXCHK
U1RXCHK                                  equ 01B0h
// bitfield definitions
U1RXCHK_RXCHK_POSN                       equ 0000h
U1RXCHK_RXCHK_POSITION                   equ 0000h
U1RXCHK_RXCHK_SIZE                       equ 0008h
U1RXCHK_RXCHK_LENGTH                     equ 0008h
U1RXCHK_RXCHK_MASK                       equ 00FFh

// Register: U1TXB
#define U1TXB U1TXB
U1TXB                                    equ 01B1h
// bitfield definitions
U1TXB_TXB_POSN                           equ 0000h
U1TXB_TXB_POSITION                       equ 0000h
U1TXB_TXB_SIZE                           equ 0008h
U1TXB_TXB_LENGTH                         equ 0008h
U1TXB_TXB_MASK                           equ 00FFh

// Register: U1TXCHK
#define U1TXCHK U1TXCHK
U1TXCHK                                  equ 01B2h
// bitfield definitions
U1TXCHK_TXCHK_POSN                       equ 0000h
U1TXCHK_TXCHK_POSITION                   equ 0000h
U1TXCHK_TXCHK_SIZE                       equ 0008h
U1TXCHK_TXCHK_LENGTH                     equ 0008h
U1TXCHK_TXCHK_MASK                       equ 00FFh

// Register: U1P1
#define U1P1 U1P1
U1P1                                     equ 01B3h

// Register: U1P1L
#define U1P1L U1P1L
U1P1L                                    equ 01B3h
// bitfield definitions
U1P1L_P1L_POSN                           equ 0000h
U1P1L_P1L_POSITION                       equ 0000h
U1P1L_P1L_SIZE                           equ 0008h
U1P1L_P1L_LENGTH                         equ 0008h
U1P1L_P1L_MASK                           equ 00FFh

// Register: U1P1H
#define U1P1H U1P1H
U1P1H                                    equ 01B4h
// bitfield definitions
U1P1H_P1H_POSN                           equ 0000h
U1P1H_P1H_POSITION                       equ 0000h
U1P1H_P1H_SIZE                           equ 0001h
U1P1H_P1H_LENGTH                         equ 0001h
U1P1H_P1H_MASK                           equ 0001h

// Register: U1P2
#define U1P2 U1P2
U1P2                                     equ 01B5h

// Register: U1P2L
#define U1P2L U1P2L
U1P2L                                    equ 01B5h
// bitfield definitions
U1P2L_P2L_POSN                           equ 0000h
U1P2L_P2L_POSITION                       equ 0000h
U1P2L_P2L_SIZE                           equ 0008h
U1P2L_P2L_LENGTH                         equ 0008h
U1P2L_P2L_MASK                           equ 00FFh

// Register: U1P2H
#define U1P2H U1P2H
U1P2H                                    equ 01B6h
// bitfield definitions
U1P2H_P2H_POSN                           equ 0000h
U1P2H_P2H_POSITION                       equ 0000h
U1P2H_P2H_SIZE                           equ 0001h
U1P2H_P2H_LENGTH                         equ 0001h
U1P2H_P2H_MASK                           equ 0001h

// Register: U1P3
#define U1P3 U1P3
U1P3                                     equ 01B7h

// Register: U1P3L
#define U1P3L U1P3L
U1P3L                                    equ 01B7h
// bitfield definitions
U1P3L_P3L_POSN                           equ 0000h
U1P3L_P3L_POSITION                       equ 0000h
U1P3L_P3L_SIZE                           equ 0008h
U1P3L_P3L_LENGTH                         equ 0008h
U1P3L_P3L_MASK                           equ 00FFh

// Register: U1P3H
#define U1P3H U1P3H
U1P3H                                    equ 01B8h
// bitfield definitions
U1P3H_P3H_POSN                           equ 0000h
U1P3H_P3H_POSITION                       equ 0000h
U1P3H_P3H_SIZE                           equ 0001h
U1P3H_P3H_LENGTH                         equ 0001h
U1P3H_P3H_MASK                           equ 0001h

// Register: U1CON0
#define U1CON0 U1CON0
U1CON0                                   equ 01B9h
// bitfield definitions
U1CON0_MODE0_POSN                        equ 0000h
U1CON0_MODE0_POSITION                    equ 0000h
U1CON0_MODE0_SIZE                        equ 0001h
U1CON0_MODE0_LENGTH                      equ 0001h
U1CON0_MODE0_MASK                        equ 0001h
U1CON0_MODE1_POSN                        equ 0001h
U1CON0_MODE1_POSITION                    equ 0001h
U1CON0_MODE1_SIZE                        equ 0001h
U1CON0_MODE1_LENGTH                      equ 0001h
U1CON0_MODE1_MASK                        equ 0002h
U1CON0_MODE2_POSN                        equ 0002h
U1CON0_MODE2_POSITION                    equ 0002h
U1CON0_MODE2_SIZE                        equ 0001h
U1CON0_MODE2_LENGTH                      equ 0001h
U1CON0_MODE2_MASK                        equ 0004h
U1CON0_MODE3_POSN                        equ 0003h
U1CON0_MODE3_POSITION                    equ 0003h
U1CON0_MODE3_SIZE                        equ 0001h
U1CON0_MODE3_LENGTH                      equ 0001h
U1CON0_MODE3_MASK                        equ 0008h
U1CON0_U1MODE_POSN                       equ 0000h
U1CON0_U1MODE_POSITION                   equ 0000h
U1CON0_U1MODE_SIZE                       equ 0004h
U1CON0_U1MODE_LENGTH                     equ 0004h
U1CON0_U1MODE_MASK                       equ 000Fh
U1CON0_U1RXEN_POSN                       equ 0004h
U1CON0_U1RXEN_POSITION                   equ 0004h
U1CON0_U1RXEN_SIZE                       equ 0001h
U1CON0_U1RXEN_LENGTH                     equ 0001h
U1CON0_U1RXEN_MASK                       equ 0010h
U1CON0_U1TXEN_POSN                       equ 0005h
U1CON0_U1TXEN_POSITION                   equ 0005h
U1CON0_U1TXEN_SIZE                       equ 0001h
U1CON0_U1TXEN_LENGTH                     equ 0001h
U1CON0_U1TXEN_MASK                       equ 0020h
U1CON0_U1ABDEN_POSN                      equ 0006h
U1CON0_U1ABDEN_POSITION                  equ 0006h
U1CON0_U1ABDEN_SIZE                      equ 0001h
U1CON0_U1ABDEN_LENGTH                    equ 0001h
U1CON0_U1ABDEN_MASK                      equ 0040h
U1CON0_U1BRGS_POSN                       equ 0007h
U1CON0_U1BRGS_POSITION                   equ 0007h
U1CON0_U1BRGS_SIZE                       equ 0001h
U1CON0_U1BRGS_LENGTH                     equ 0001h
U1CON0_U1BRGS_MASK                       equ 0080h
U1CON0_U1MODE0_POSN                      equ 0000h
U1CON0_U1MODE0_POSITION                  equ 0000h
U1CON0_U1MODE0_SIZE                      equ 0001h
U1CON0_U1MODE0_LENGTH                    equ 0001h
U1CON0_U1MODE0_MASK                      equ 0001h
U1CON0_U1MODE1_POSN                      equ 0001h
U1CON0_U1MODE1_POSITION                  equ 0001h
U1CON0_U1MODE1_SIZE                      equ 0001h
U1CON0_U1MODE1_LENGTH                    equ 0001h
U1CON0_U1MODE1_MASK                      equ 0002h
U1CON0_U1MODE2_POSN                      equ 0002h
U1CON0_U1MODE2_POSITION                  equ 0002h
U1CON0_U1MODE2_SIZE                      equ 0001h
U1CON0_U1MODE2_LENGTH                    equ 0001h
U1CON0_U1MODE2_MASK                      equ 0004h
U1CON0_U1MODE3_POSN                      equ 0003h
U1CON0_U1MODE3_POSITION                  equ 0003h
U1CON0_U1MODE3_SIZE                      equ 0001h
U1CON0_U1MODE3_LENGTH                    equ 0001h
U1CON0_U1MODE3_MASK                      equ 0008h
U1CON0_MODE_POSN                         equ 0000h
U1CON0_MODE_POSITION                     equ 0000h
U1CON0_MODE_SIZE                         equ 0004h
U1CON0_MODE_LENGTH                       equ 0004h
U1CON0_MODE_MASK                         equ 000Fh
U1CON0_RXEN_POSN                         equ 0004h
U1CON0_RXEN_POSITION                     equ 0004h
U1CON0_RXEN_SIZE                         equ 0001h
U1CON0_RXEN_LENGTH                       equ 0001h
U1CON0_RXEN_MASK                         equ 0010h
U1CON0_TXEN_POSN                         equ 0005h
U1CON0_TXEN_POSITION                     equ 0005h
U1CON0_TXEN_SIZE                         equ 0001h
U1CON0_TXEN_LENGTH                       equ 0001h
U1CON0_TXEN_MASK                         equ 0020h
U1CON0_ABDEN_POSN                        equ 0006h
U1CON0_ABDEN_POSITION                    equ 0006h
U1CON0_ABDEN_SIZE                        equ 0001h
U1CON0_ABDEN_LENGTH                      equ 0001h
U1CON0_ABDEN_MASK                        equ 0040h
U1CON0_BRGS_POSN                         equ 0007h
U1CON0_BRGS_POSITION                     equ 0007h
U1CON0_BRGS_SIZE                         equ 0001h
U1CON0_BRGS_LENGTH                       equ 0001h
U1CON0_BRGS_MASK                         equ 0080h

// Register: U1CON1
#define U1CON1 U1CON1
U1CON1                                   equ 01BAh
// bitfield definitions
U1CON1_SENDB_POSN                        equ 0000h
U1CON1_SENDB_POSITION                    equ 0000h
U1CON1_SENDB_SIZE                        equ 0001h
U1CON1_SENDB_LENGTH                      equ 0001h
U1CON1_SENDB_MASK                        equ 0001h
U1CON1_BRKOVR_POSN                       equ 0001h
U1CON1_BRKOVR_POSITION                   equ 0001h
U1CON1_BRKOVR_SIZE                       equ 0001h
U1CON1_BRKOVR_LENGTH                     equ 0001h
U1CON1_BRKOVR_MASK                       equ 0002h
U1CON1_RXBIMD_POSN                       equ 0003h
U1CON1_RXBIMD_POSITION                   equ 0003h
U1CON1_RXBIMD_SIZE                       equ 0001h
U1CON1_RXBIMD_LENGTH                     equ 0001h
U1CON1_RXBIMD_MASK                       equ 0008h
U1CON1_WUE_POSN                          equ 0004h
U1CON1_WUE_POSITION                      equ 0004h
U1CON1_WUE_SIZE                          equ 0001h
U1CON1_WUE_LENGTH                        equ 0001h
U1CON1_WUE_MASK                          equ 0010h
U1CON1_ON_POSN                           equ 0007h
U1CON1_ON_POSITION                       equ 0007h
U1CON1_ON_SIZE                           equ 0001h
U1CON1_ON_LENGTH                         equ 0001h
U1CON1_ON_MASK                           equ 0080h
U1CON1_U1SENDB_POSN                      equ 0000h
U1CON1_U1SENDB_POSITION                  equ 0000h
U1CON1_U1SENDB_SIZE                      equ 0001h
U1CON1_U1SENDB_LENGTH                    equ 0001h
U1CON1_U1SENDB_MASK                      equ 0001h
U1CON1_U1BRKOVR_POSN                     equ 0001h
U1CON1_U1BRKOVR_POSITION                 equ 0001h
U1CON1_U1BRKOVR_SIZE                     equ 0001h
U1CON1_U1BRKOVR_LENGTH                   equ 0001h
U1CON1_U1BRKOVR_MASK                     equ 0002h
U1CON1_U1RXBIMD_POSN                     equ 0003h
U1CON1_U1RXBIMD_POSITION                 equ 0003h
U1CON1_U1RXBIMD_SIZE                     equ 0001h
U1CON1_U1RXBIMD_LENGTH                   equ 0001h
U1CON1_U1RXBIMD_MASK                     equ 0008h
U1CON1_U1WUE_POSN                        equ 0004h
U1CON1_U1WUE_POSITION                    equ 0004h
U1CON1_U1WUE_SIZE                        equ 0001h
U1CON1_U1WUE_LENGTH                      equ 0001h
U1CON1_U1WUE_MASK                        equ 0010h
U1CON1_U1ON_POSN                         equ 0007h
U1CON1_U1ON_POSITION                     equ 0007h
U1CON1_U1ON_SIZE                         equ 0001h
U1CON1_U1ON_LENGTH                       equ 0001h
U1CON1_U1ON_MASK                         equ 0080h

// Register: U1CON2
#define U1CON2 U1CON2
U1CON2                                   equ 01BBh
// bitfield definitions
U1CON2_FLO_POSN                          equ 0000h
U1CON2_FLO_POSITION                      equ 0000h
U1CON2_FLO_SIZE                          equ 0002h
U1CON2_FLO_LENGTH                        equ 0002h
U1CON2_FLO_MASK                          equ 0003h
U1CON2_TXPOL_POSN                        equ 0002h
U1CON2_TXPOL_POSITION                    equ 0002h
U1CON2_TXPOL_SIZE                        equ 0001h
U1CON2_TXPOL_LENGTH                      equ 0001h
U1CON2_TXPOL_MASK                        equ 0004h
U1CON2_C0EN_POSN                         equ 0003h
U1CON2_C0EN_POSITION                     equ 0003h
U1CON2_C0EN_SIZE                         equ 0001h
U1CON2_C0EN_LENGTH                       equ 0001h
U1CON2_C0EN_MASK                         equ 0008h
U1CON2_STP_POSN                          equ 0004h
U1CON2_STP_POSITION                      equ 0004h
U1CON2_STP_SIZE                          equ 0002h
U1CON2_STP_LENGTH                        equ 0002h
U1CON2_STP_MASK                          equ 0030h
U1CON2_RXPOL_POSN                        equ 0006h
U1CON2_RXPOL_POSITION                    equ 0006h
U1CON2_RXPOL_SIZE                        equ 0001h
U1CON2_RXPOL_LENGTH                      equ 0001h
U1CON2_RXPOL_MASK                        equ 0040h
U1CON2_RUNOVF_POSN                       equ 0007h
U1CON2_RUNOVF_POSITION                   equ 0007h
U1CON2_RUNOVF_SIZE                       equ 0001h
U1CON2_RUNOVF_LENGTH                     equ 0001h
U1CON2_RUNOVF_MASK                       equ 0080h
U1CON2_FLO0_POSN                         equ 0000h
U1CON2_FLO0_POSITION                     equ 0000h
U1CON2_FLO0_SIZE                         equ 0001h
U1CON2_FLO0_LENGTH                       equ 0001h
U1CON2_FLO0_MASK                         equ 0001h
U1CON2_FLO1_POSN                         equ 0001h
U1CON2_FLO1_POSITION                     equ 0001h
U1CON2_FLO1_SIZE                         equ 0001h
U1CON2_FLO1_LENGTH                       equ 0001h
U1CON2_FLO1_MASK                         equ 0002h
U1CON2_STP0_POSN                         equ 0004h
U1CON2_STP0_POSITION                     equ 0004h
U1CON2_STP0_SIZE                         equ 0001h
U1CON2_STP0_LENGTH                       equ 0001h
U1CON2_STP0_MASK                         equ 0010h
U1CON2_STP1_POSN                         equ 0005h
U1CON2_STP1_POSITION                     equ 0005h
U1CON2_STP1_SIZE                         equ 0001h
U1CON2_STP1_LENGTH                       equ 0001h
U1CON2_STP1_MASK                         equ 0020h
U1CON2_U1FLO_POSN                        equ 0000h
U1CON2_U1FLO_POSITION                    equ 0000h
U1CON2_U1FLO_SIZE                        equ 0002h
U1CON2_U1FLO_LENGTH                      equ 0002h
U1CON2_U1FLO_MASK                        equ 0003h
U1CON2_U1TXPOL_POSN                      equ 0002h
U1CON2_U1TXPOL_POSITION                  equ 0002h
U1CON2_U1TXPOL_SIZE                      equ 0001h
U1CON2_U1TXPOL_LENGTH                    equ 0001h
U1CON2_U1TXPOL_MASK                      equ 0004h
U1CON2_U1C0EN_POSN                       equ 0003h
U1CON2_U1C0EN_POSITION                   equ 0003h
U1CON2_U1C0EN_SIZE                       equ 0001h
U1CON2_U1C0EN_LENGTH                     equ 0001h
U1CON2_U1C0EN_MASK                       equ 0008h
U1CON2_U1STP_POSN                        equ 0004h
U1CON2_U1STP_POSITION                    equ 0004h
U1CON2_U1STP_SIZE                        equ 0002h
U1CON2_U1STP_LENGTH                      equ 0002h
U1CON2_U1STP_MASK                        equ 0030h
U1CON2_U1RXPOL_POSN                      equ 0006h
U1CON2_U1RXPOL_POSITION                  equ 0006h
U1CON2_U1RXPOL_SIZE                      equ 0001h
U1CON2_U1RXPOL_LENGTH                    equ 0001h
U1CON2_U1RXPOL_MASK                      equ 0040h
U1CON2_U1RUNOVF_POSN                     equ 0007h
U1CON2_U1RUNOVF_POSITION                 equ 0007h
U1CON2_U1RUNOVF_SIZE                     equ 0001h
U1CON2_U1RUNOVF_LENGTH                   equ 0001h
U1CON2_U1RUNOVF_MASK                     equ 0080h
U1CON2_U1FLO0_POSN                       equ 0000h
U1CON2_U1FLO0_POSITION                   equ 0000h
U1CON2_U1FLO0_SIZE                       equ 0001h
U1CON2_U1FLO0_LENGTH                     equ 0001h
U1CON2_U1FLO0_MASK                       equ 0001h
U1CON2_U1FLO1_POSN                       equ 0001h
U1CON2_U1FLO1_POSITION                   equ 0001h
U1CON2_U1FLO1_SIZE                       equ 0001h
U1CON2_U1FLO1_LENGTH                     equ 0001h
U1CON2_U1FLO1_MASK                       equ 0002h
U1CON2_U1STP0_POSN                       equ 0004h
U1CON2_U1STP0_POSITION                   equ 0004h
U1CON2_U1STP0_SIZE                       equ 0001h
U1CON2_U1STP0_LENGTH                     equ 0001h
U1CON2_U1STP0_MASK                       equ 0010h
U1CON2_U1STP1_POSN                       equ 0005h
U1CON2_U1STP1_POSITION                   equ 0005h
U1CON2_U1STP1_SIZE                       equ 0001h
U1CON2_U1STP1_LENGTH                     equ 0001h
U1CON2_U1STP1_MASK                       equ 0020h

// Register: U1BRG
#define U1BRG U1BRG
U1BRG                                    equ 01BCh

// Register: U1BRGL
#define U1BRGL U1BRGL
U1BRGL                                   equ 01BCh
// bitfield definitions
U1BRGL_BRGL_POSN                         equ 0000h
U1BRGL_BRGL_POSITION                     equ 0000h
U1BRGL_BRGL_SIZE                         equ 0008h
U1BRGL_BRGL_LENGTH                       equ 0008h
U1BRGL_BRGL_MASK                         equ 00FFh

// Register: U1BRGH
#define U1BRGH U1BRGH
U1BRGH                                   equ 01BDh
// bitfield definitions
U1BRGH_BRGH_POSN                         equ 0000h
U1BRGH_BRGH_POSITION                     equ 0000h
U1BRGH_BRGH_SIZE                         equ 0008h
U1BRGH_BRGH_LENGTH                       equ 0008h
U1BRGH_BRGH_MASK                         equ 00FFh

// Register: U1FIFO
#define U1FIFO U1FIFO
U1FIFO                                   equ 01BEh
// bitfield definitions
U1FIFO_RXBF_POSN                         equ 0000h
U1FIFO_RXBF_POSITION                     equ 0000h
U1FIFO_RXBF_SIZE                         equ 0001h
U1FIFO_RXBF_LENGTH                       equ 0001h
U1FIFO_RXBF_MASK                         equ 0001h
U1FIFO_RXBE_POSN                         equ 0001h
U1FIFO_RXBE_POSITION                     equ 0001h
U1FIFO_RXBE_SIZE                         equ 0001h
U1FIFO_RXBE_LENGTH                       equ 0001h
U1FIFO_RXBE_MASK                         equ 0002h
U1FIFO_XON_POSN                          equ 0002h
U1FIFO_XON_POSITION                      equ 0002h
U1FIFO_XON_SIZE                          equ 0001h
U1FIFO_XON_LENGTH                        equ 0001h
U1FIFO_XON_MASK                          equ 0004h
U1FIFO_RXIDL_POSN                        equ 0003h
U1FIFO_RXIDL_POSITION                    equ 0003h
U1FIFO_RXIDL_SIZE                        equ 0001h
U1FIFO_RXIDL_LENGTH                      equ 0001h
U1FIFO_RXIDL_MASK                        equ 0008h
U1FIFO_TXBF_POSN                         equ 0004h
U1FIFO_TXBF_POSITION                     equ 0004h
U1FIFO_TXBF_SIZE                         equ 0001h
U1FIFO_TXBF_LENGTH                       equ 0001h
U1FIFO_TXBF_MASK                         equ 0010h
U1FIFO_TXBE_POSN                         equ 0005h
U1FIFO_TXBE_POSITION                     equ 0005h
U1FIFO_TXBE_SIZE                         equ 0001h
U1FIFO_TXBE_LENGTH                       equ 0001h
U1FIFO_TXBE_MASK                         equ 0020h
U1FIFO_STPMD_POSN                        equ 0006h
U1FIFO_STPMD_POSITION                    equ 0006h
U1FIFO_STPMD_SIZE                        equ 0001h
U1FIFO_STPMD_LENGTH                      equ 0001h
U1FIFO_STPMD_MASK                        equ 0040h
U1FIFO_TXWRE_POSN                        equ 0007h
U1FIFO_TXWRE_POSITION                    equ 0007h
U1FIFO_TXWRE_SIZE                        equ 0001h
U1FIFO_TXWRE_LENGTH                      equ 0001h
U1FIFO_TXWRE_MASK                        equ 0080h
U1FIFO_U1RXBF_POSN                       equ 0000h
U1FIFO_U1RXBF_POSITION                   equ 0000h
U1FIFO_U1RXBF_SIZE                       equ 0001h
U1FIFO_U1RXBF_LENGTH                     equ 0001h
U1FIFO_U1RXBF_MASK                       equ 0001h
U1FIFO_U1RXBE_POSN                       equ 0001h
U1FIFO_U1RXBE_POSITION                   equ 0001h
U1FIFO_U1RXBE_SIZE                       equ 0001h
U1FIFO_U1RXBE_LENGTH                     equ 0001h
U1FIFO_U1RXBE_MASK                       equ 0002h
U1FIFO_U1XON_POSN                        equ 0002h
U1FIFO_U1XON_POSITION                    equ 0002h
U1FIFO_U1XON_SIZE                        equ 0001h
U1FIFO_U1XON_LENGTH                      equ 0001h
U1FIFO_U1XON_MASK                        equ 0004h
U1FIFO_U1RXIDL_POSN                      equ 0003h
U1FIFO_U1RXIDL_POSITION                  equ 0003h
U1FIFO_U1RXIDL_SIZE                      equ 0001h
U1FIFO_U1RXIDL_LENGTH                    equ 0001h
U1FIFO_U1RXIDL_MASK                      equ 0008h
U1FIFO_U1TXBF_POSN                       equ 0004h
U1FIFO_U1TXBF_POSITION                   equ 0004h
U1FIFO_U1TXBF_SIZE                       equ 0001h
U1FIFO_U1TXBF_LENGTH                     equ 0001h
U1FIFO_U1TXBF_MASK                       equ 0010h
U1FIFO_U1TXBE_POSN                       equ 0005h
U1FIFO_U1TXBE_POSITION                   equ 0005h
U1FIFO_U1TXBE_SIZE                       equ 0001h
U1FIFO_U1TXBE_LENGTH                     equ 0001h
U1FIFO_U1TXBE_MASK                       equ 0020h
U1FIFO_U1STPMD_POSN                      equ 0006h
U1FIFO_U1STPMD_POSITION                  equ 0006h
U1FIFO_U1STPMD_SIZE                      equ 0001h
U1FIFO_U1STPMD_LENGTH                    equ 0001h
U1FIFO_U1STPMD_MASK                      equ 0040h
U1FIFO_U1TXWRE_POSN                      equ 0007h
U1FIFO_U1TXWRE_POSITION                  equ 0007h
U1FIFO_U1TXWRE_SIZE                      equ 0001h
U1FIFO_U1TXWRE_LENGTH                    equ 0001h
U1FIFO_U1TXWRE_MASK                      equ 0080h
U1FIFO_U1RCIDL_POSN                      equ 0003h
U1FIFO_U1RCIDL_POSITION                  equ 0003h
U1FIFO_U1RCIDL_SIZE                      equ 0001h
U1FIFO_U1RCIDL_LENGTH                    equ 0001h
U1FIFO_U1RCIDL_MASK                      equ 0008h
U1FIFO_RCIDL_POSN                        equ 0003h
U1FIFO_RCIDL_POSITION                    equ 0003h
U1FIFO_RCIDL_SIZE                        equ 0001h
U1FIFO_RCIDL_LENGTH                      equ 0001h
U1FIFO_RCIDL_MASK                        equ 0008h

// Register: U1UIR
#define U1UIR U1UIR
U1UIR                                    equ 01C0h
// bitfield definitions
U1UIR_ABDIE_POSN                         equ 0002h
U1UIR_ABDIE_POSITION                     equ 0002h
U1UIR_ABDIE_SIZE                         equ 0001h
U1UIR_ABDIE_LENGTH                       equ 0001h
U1UIR_ABDIE_MASK                         equ 0004h
U1UIR_ABDIF_POSN                         equ 0006h
U1UIR_ABDIF_POSITION                     equ 0006h
U1UIR_ABDIF_SIZE                         equ 0001h
U1UIR_ABDIF_LENGTH                       equ 0001h
U1UIR_ABDIF_MASK                         equ 0040h
U1UIR_WUIF_POSN                          equ 0007h
U1UIR_WUIF_POSITION                      equ 0007h
U1UIR_WUIF_SIZE                          equ 0001h
U1UIR_WUIF_LENGTH                        equ 0001h
U1UIR_WUIF_MASK                          equ 0080h
U1UIR_U1ABDIE_POSN                       equ 0002h
U1UIR_U1ABDIE_POSITION                   equ 0002h
U1UIR_U1ABDIE_SIZE                       equ 0001h
U1UIR_U1ABDIE_LENGTH                     equ 0001h
U1UIR_U1ABDIE_MASK                       equ 0004h
U1UIR_U1ABDIF_POSN                       equ 0006h
U1UIR_U1ABDIF_POSITION                   equ 0006h
U1UIR_U1ABDIF_SIZE                       equ 0001h
U1UIR_U1ABDIF_LENGTH                     equ 0001h
U1UIR_U1ABDIF_MASK                       equ 0040h
U1UIR_U1WUIF_POSN                        equ 0007h
U1UIR_U1WUIF_POSITION                    equ 0007h
U1UIR_U1WUIF_SIZE                        equ 0001h
U1UIR_U1WUIF_LENGTH                      equ 0001h
U1UIR_U1WUIF_MASK                        equ 0080h

// Register: U1ERRIR
#define U1ERRIR U1ERRIR
U1ERRIR                                  equ 01C1h
// bitfield definitions
U1ERRIR_TXCIF_POSN                       equ 0000h
U1ERRIR_TXCIF_POSITION                   equ 0000h
U1ERRIR_TXCIF_SIZE                       equ 0001h
U1ERRIR_TXCIF_LENGTH                     equ 0001h
U1ERRIR_TXCIF_MASK                       equ 0001h
U1ERRIR_RXFOIF_POSN                      equ 0001h
U1ERRIR_RXFOIF_POSITION                  equ 0001h
U1ERRIR_RXFOIF_SIZE                      equ 0001h
U1ERRIR_RXFOIF_LENGTH                    equ 0001h
U1ERRIR_RXFOIF_MASK                      equ 0002h
U1ERRIR_RXBKIF_POSN                      equ 0002h
U1ERRIR_RXBKIF_POSITION                  equ 0002h
U1ERRIR_RXBKIF_SIZE                      equ 0001h
U1ERRIR_RXBKIF_LENGTH                    equ 0001h
U1ERRIR_RXBKIF_MASK                      equ 0004h
U1ERRIR_FERIF_POSN                       equ 0003h
U1ERRIR_FERIF_POSITION                   equ 0003h
U1ERRIR_FERIF_SIZE                       equ 0001h
U1ERRIR_FERIF_LENGTH                     equ 0001h
U1ERRIR_FERIF_MASK                       equ 0008h
U1ERRIR_CERIF_POSN                       equ 0004h
U1ERRIR_CERIF_POSITION                   equ 0004h
U1ERRIR_CERIF_SIZE                       equ 0001h
U1ERRIR_CERIF_LENGTH                     equ 0001h
U1ERRIR_CERIF_MASK                       equ 0010h
U1ERRIR_ABDOVF_POSN                      equ 0005h
U1ERRIR_ABDOVF_POSITION                  equ 0005h
U1ERRIR_ABDOVF_SIZE                      equ 0001h
U1ERRIR_ABDOVF_LENGTH                    equ 0001h
U1ERRIR_ABDOVF_MASK                      equ 0020h
U1ERRIR_PERIF_POSN                       equ 0006h
U1ERRIR_PERIF_POSITION                   equ 0006h
U1ERRIR_PERIF_SIZE                       equ 0001h
U1ERRIR_PERIF_LENGTH                     equ 0001h
U1ERRIR_PERIF_MASK                       equ 0040h
U1ERRIR_TXMTIF_POSN                      equ 0007h
U1ERRIR_TXMTIF_POSITION                  equ 0007h
U1ERRIR_TXMTIF_SIZE                      equ 0001h
U1ERRIR_TXMTIF_LENGTH                    equ 0001h
U1ERRIR_TXMTIF_MASK                      equ 0080h
U1ERRIR_U1TXCIF_POSN                     equ 0000h
U1ERRIR_U1TXCIF_POSITION                 equ 0000h
U1ERRIR_U1TXCIF_SIZE                     equ 0001h
U1ERRIR_U1TXCIF_LENGTH                   equ 0001h
U1ERRIR_U1TXCIF_MASK                     equ 0001h
U1ERRIR_U1RXFOIF_POSN                    equ 0001h
U1ERRIR_U1RXFOIF_POSITION                equ 0001h
U1ERRIR_U1RXFOIF_SIZE                    equ 0001h
U1ERRIR_U1RXFOIF_LENGTH                  equ 0001h
U1ERRIR_U1RXFOIF_MASK                    equ 0002h
U1ERRIR_U1RXBKIF_POSN                    equ 0002h
U1ERRIR_U1RXBKIF_POSITION                equ 0002h
U1ERRIR_U1RXBKIF_SIZE                    equ 0001h
U1ERRIR_U1RXBKIF_LENGTH                  equ 0001h
U1ERRIR_U1RXBKIF_MASK                    equ 0004h
U1ERRIR_U1FERIF_POSN                     equ 0003h
U1ERRIR_U1FERIF_POSITION                 equ 0003h
U1ERRIR_U1FERIF_SIZE                     equ 0001h
U1ERRIR_U1FERIF_LENGTH                   equ 0001h
U1ERRIR_U1FERIF_MASK                     equ 0008h
U1ERRIR_U1CERIF_POSN                     equ 0004h
U1ERRIR_U1CERIF_POSITION                 equ 0004h
U1ERRIR_U1CERIF_SIZE                     equ 0001h
U1ERRIR_U1CERIF_LENGTH                   equ 0001h
U1ERRIR_U1CERIF_MASK                     equ 0010h
U1ERRIR_U1ABDOVF_POSN                    equ 0005h
U1ERRIR_U1ABDOVF_POSITION                equ 0005h
U1ERRIR_U1ABDOVF_SIZE                    equ 0001h
U1ERRIR_U1ABDOVF_LENGTH                  equ 0001h
U1ERRIR_U1ABDOVF_MASK                    equ 0020h
U1ERRIR_U1PERIF_POSN                     equ 0006h
U1ERRIR_U1PERIF_POSITION                 equ 0006h
U1ERRIR_U1PERIF_SIZE                     equ 0001h
U1ERRIR_U1PERIF_LENGTH                   equ 0001h
U1ERRIR_U1PERIF_MASK                     equ 0040h
U1ERRIR_U1TXMTIF_POSN                    equ 0007h
U1ERRIR_U1TXMTIF_POSITION                equ 0007h
U1ERRIR_U1TXMTIF_SIZE                    equ 0001h
U1ERRIR_U1TXMTIF_LENGTH                  equ 0001h
U1ERRIR_U1TXMTIF_MASK                    equ 0080h

// Register: U1ERRIE
#define U1ERRIE U1ERRIE
U1ERRIE                                  equ 01C2h
// bitfield definitions
U1ERRIE_TXCIE_POSN                       equ 0000h
U1ERRIE_TXCIE_POSITION                   equ 0000h
U1ERRIE_TXCIE_SIZE                       equ 0001h
U1ERRIE_TXCIE_LENGTH                     equ 0001h
U1ERRIE_TXCIE_MASK                       equ 0001h
U1ERRIE_RXFOIE_POSN                      equ 0001h
U1ERRIE_RXFOIE_POSITION                  equ 0001h
U1ERRIE_RXFOIE_SIZE                      equ 0001h
U1ERRIE_RXFOIE_LENGTH                    equ 0001h
U1ERRIE_RXFOIE_MASK                      equ 0002h
U1ERRIE_RXBKIE_POSN                      equ 0002h
U1ERRIE_RXBKIE_POSITION                  equ 0002h
U1ERRIE_RXBKIE_SIZE                      equ 0001h
U1ERRIE_RXBKIE_LENGTH                    equ 0001h
U1ERRIE_RXBKIE_MASK                      equ 0004h
U1ERRIE_FERIE_POSN                       equ 0003h
U1ERRIE_FERIE_POSITION                   equ 0003h
U1ERRIE_FERIE_SIZE                       equ 0001h
U1ERRIE_FERIE_LENGTH                     equ 0001h
U1ERRIE_FERIE_MASK                       equ 0008h
U1ERRIE_CERIE_POSN                       equ 0004h
U1ERRIE_CERIE_POSITION                   equ 0004h
U1ERRIE_CERIE_SIZE                       equ 0001h
U1ERRIE_CERIE_LENGTH                     equ 0001h
U1ERRIE_CERIE_MASK                       equ 0010h
U1ERRIE_ABDOVE_POSN                      equ 0005h
U1ERRIE_ABDOVE_POSITION                  equ 0005h
U1ERRIE_ABDOVE_SIZE                      equ 0001h
U1ERRIE_ABDOVE_LENGTH                    equ 0001h
U1ERRIE_ABDOVE_MASK                      equ 0020h
U1ERRIE_PERIE_POSN                       equ 0006h
U1ERRIE_PERIE_POSITION                   equ 0006h
U1ERRIE_PERIE_SIZE                       equ 0001h
U1ERRIE_PERIE_LENGTH                     equ 0001h
U1ERRIE_PERIE_MASK                       equ 0040h
U1ERRIE_TXMTIE_POSN                      equ 0007h
U1ERRIE_TXMTIE_POSITION                  equ 0007h
U1ERRIE_TXMTIE_SIZE                      equ 0001h
U1ERRIE_TXMTIE_LENGTH                    equ 0001h
U1ERRIE_TXMTIE_MASK                      equ 0080h
U1ERRIE_U1TXCIE_POSN                     equ 0000h
U1ERRIE_U1TXCIE_POSITION                 equ 0000h
U1ERRIE_U1TXCIE_SIZE                     equ 0001h
U1ERRIE_U1TXCIE_LENGTH                   equ 0001h
U1ERRIE_U1TXCIE_MASK                     equ 0001h
U1ERRIE_U1RXFOIE_POSN                    equ 0001h
U1ERRIE_U1RXFOIE_POSITION                equ 0001h
U1ERRIE_U1RXFOIE_SIZE                    equ 0001h
U1ERRIE_U1RXFOIE_LENGTH                  equ 0001h
U1ERRIE_U1RXFOIE_MASK                    equ 0002h
U1ERRIE_U1RXBKIE_POSN                    equ 0002h
U1ERRIE_U1RXBKIE_POSITION                equ 0002h
U1ERRIE_U1RXBKIE_SIZE                    equ 0001h
U1ERRIE_U1RXBKIE_LENGTH                  equ 0001h
U1ERRIE_U1RXBKIE_MASK                    equ 0004h
U1ERRIE_U1FERIE_POSN                     equ 0003h
U1ERRIE_U1FERIE_POSITION                 equ 0003h
U1ERRIE_U1FERIE_SIZE                     equ 0001h
U1ERRIE_U1FERIE_LENGTH                   equ 0001h
U1ERRIE_U1FERIE_MASK                     equ 0008h
U1ERRIE_U1CERIE_POSN                     equ 0004h
U1ERRIE_U1CERIE_POSITION                 equ 0004h
U1ERRIE_U1CERIE_SIZE                     equ 0001h
U1ERRIE_U1CERIE_LENGTH                   equ 0001h
U1ERRIE_U1CERIE_MASK                     equ 0010h
U1ERRIE_U1ABDOVE_POSN                    equ 0005h
U1ERRIE_U1ABDOVE_POSITION                equ 0005h
U1ERRIE_U1ABDOVE_SIZE                    equ 0001h
U1ERRIE_U1ABDOVE_LENGTH                  equ 0001h
U1ERRIE_U1ABDOVE_MASK                    equ 0020h
U1ERRIE_U1PERIE_POSN                     equ 0006h
U1ERRIE_U1PERIE_POSITION                 equ 0006h
U1ERRIE_U1PERIE_SIZE                     equ 0001h
U1ERRIE_U1PERIE_LENGTH                   equ 0001h
U1ERRIE_U1PERIE_MASK                     equ 0040h
U1ERRIE_U1TXMTIE_POSN                    equ 0007h
U1ERRIE_U1TXMTIE_POSITION                equ 0007h
U1ERRIE_U1TXMTIE_SIZE                    equ 0001h
U1ERRIE_U1TXMTIE_LENGTH                  equ 0001h
U1ERRIE_U1TXMTIE_MASK                    equ 0080h

// Register: U2RXB
#define U2RXB U2RXB
U2RXB                                    equ 01C3h
// bitfield definitions
U2RXB_RXB_POSN                           equ 0000h
U2RXB_RXB_POSITION                       equ 0000h
U2RXB_RXB_SIZE                           equ 0008h
U2RXB_RXB_LENGTH                         equ 0008h
U2RXB_RXB_MASK                           equ 00FFh

// Register: U2TXB
#define U2TXB U2TXB
U2TXB                                    equ 01C5h
// bitfield definitions
U2TXB_TXB_POSN                           equ 0000h
U2TXB_TXB_POSITION                       equ 0000h
U2TXB_TXB_SIZE                           equ 0008h
U2TXB_TXB_LENGTH                         equ 0008h
U2TXB_TXB_MASK                           equ 00FFh

// Register: U2P1
#define U2P1 U2P1
U2P1                                     equ 01C7h

// Register: U2P1L
#define U2P1L U2P1L
U2P1L                                    equ 01C7h
// bitfield definitions
U2P1L_P1L_POSN                           equ 0000h
U2P1L_P1L_POSITION                       equ 0000h
U2P1L_P1L_SIZE                           equ 0008h
U2P1L_P1L_LENGTH                         equ 0008h
U2P1L_P1L_MASK                           equ 00FFh

// Register: U2P2
#define U2P2 U2P2
U2P2                                     equ 01C9h

// Register: U2P2L
#define U2P2L U2P2L
U2P2L                                    equ 01C9h
// bitfield definitions
U2P2L_P2L_POSN                           equ 0000h
U2P2L_P2L_POSITION                       equ 0000h
U2P2L_P2L_SIZE                           equ 0008h
U2P2L_P2L_LENGTH                         equ 0008h
U2P2L_P2L_MASK                           equ 00FFh

// Register: U2P3
#define U2P3 U2P3
U2P3                                     equ 01CBh

// Register: U2P3L
#define U2P3L U2P3L
U2P3L                                    equ 01CBh
// bitfield definitions
U2P3L_P3L_POSN                           equ 0000h
U2P3L_P3L_POSITION                       equ 0000h
U2P3L_P3L_SIZE                           equ 0008h
U2P3L_P3L_LENGTH                         equ 0008h
U2P3L_P3L_MASK                           equ 00FFh

// Register: U2CON0
#define U2CON0 U2CON0
U2CON0                                   equ 01CDh
// bitfield definitions
U2CON0_MODE0_POSN                        equ 0000h
U2CON0_MODE0_POSITION                    equ 0000h
U2CON0_MODE0_SIZE                        equ 0001h
U2CON0_MODE0_LENGTH                      equ 0001h
U2CON0_MODE0_MASK                        equ 0001h
U2CON0_MODE1_POSN                        equ 0001h
U2CON0_MODE1_POSITION                    equ 0001h
U2CON0_MODE1_SIZE                        equ 0001h
U2CON0_MODE1_LENGTH                      equ 0001h
U2CON0_MODE1_MASK                        equ 0002h
U2CON0_MODE2_POSN                        equ 0002h
U2CON0_MODE2_POSITION                    equ 0002h
U2CON0_MODE2_SIZE                        equ 0001h
U2CON0_MODE2_LENGTH                      equ 0001h
U2CON0_MODE2_MASK                        equ 0004h
U2CON0_U2MODE_POSN                       equ 0000h
U2CON0_U2MODE_POSITION                   equ 0000h
U2CON0_U2MODE_SIZE                       equ 0004h
U2CON0_U2MODE_LENGTH                     equ 0004h
U2CON0_U2MODE_MASK                       equ 000Fh
U2CON0_U2RXEN_POSN                       equ 0004h
U2CON0_U2RXEN_POSITION                   equ 0004h
U2CON0_U2RXEN_SIZE                       equ 0001h
U2CON0_U2RXEN_LENGTH                     equ 0001h
U2CON0_U2RXEN_MASK                       equ 0010h
U2CON0_U2TXEN_POSN                       equ 0005h
U2CON0_U2TXEN_POSITION                   equ 0005h
U2CON0_U2TXEN_SIZE                       equ 0001h
U2CON0_U2TXEN_LENGTH                     equ 0001h
U2CON0_U2TXEN_MASK                       equ 0020h
U2CON0_U2ABDEN_POSN                      equ 0006h
U2CON0_U2ABDEN_POSITION                  equ 0006h
U2CON0_U2ABDEN_SIZE                      equ 0001h
U2CON0_U2ABDEN_LENGTH                    equ 0001h
U2CON0_U2ABDEN_MASK                      equ 0040h
U2CON0_U2BRGS_POSN                       equ 0007h
U2CON0_U2BRGS_POSITION                   equ 0007h
U2CON0_U2BRGS_SIZE                       equ 0001h
U2CON0_U2BRGS_LENGTH                     equ 0001h
U2CON0_U2BRGS_MASK                       equ 0080h
U2CON0_U2MODE0_POSN                      equ 0000h
U2CON0_U2MODE0_POSITION                  equ 0000h
U2CON0_U2MODE0_SIZE                      equ 0001h
U2CON0_U2MODE0_LENGTH                    equ 0001h
U2CON0_U2MODE0_MASK                      equ 0001h
U2CON0_U2MODE1_POSN                      equ 0001h
U2CON0_U2MODE1_POSITION                  equ 0001h
U2CON0_U2MODE1_SIZE                      equ 0001h
U2CON0_U2MODE1_LENGTH                    equ 0001h
U2CON0_U2MODE1_MASK                      equ 0002h
U2CON0_U2MODE2_POSN                      equ 0002h
U2CON0_U2MODE2_POSITION                  equ 0002h
U2CON0_U2MODE2_SIZE                      equ 0001h
U2CON0_U2MODE2_LENGTH                    equ 0001h
U2CON0_U2MODE2_MASK                      equ 0004h
U2CON0_MODE_POSN                         equ 0000h
U2CON0_MODE_POSITION                     equ 0000h
U2CON0_MODE_SIZE                         equ 0004h
U2CON0_MODE_LENGTH                       equ 0004h
U2CON0_MODE_MASK                         equ 000Fh
U2CON0_RXEN_POSN                         equ 0004h
U2CON0_RXEN_POSITION                     equ 0004h
U2CON0_RXEN_SIZE                         equ 0001h
U2CON0_RXEN_LENGTH                       equ 0001h
U2CON0_RXEN_MASK                         equ 0010h
U2CON0_TXEN_POSN                         equ 0005h
U2CON0_TXEN_POSITION                     equ 0005h
U2CON0_TXEN_SIZE                         equ 0001h
U2CON0_TXEN_LENGTH                       equ 0001h
U2CON0_TXEN_MASK                         equ 0020h
U2CON0_ABDEN_POSN                        equ 0006h
U2CON0_ABDEN_POSITION                    equ 0006h
U2CON0_ABDEN_SIZE                        equ 0001h
U2CON0_ABDEN_LENGTH                      equ 0001h
U2CON0_ABDEN_MASK                        equ 0040h
U2CON0_BRGS_POSN                         equ 0007h
U2CON0_BRGS_POSITION                     equ 0007h
U2CON0_BRGS_SIZE                         equ 0001h
U2CON0_BRGS_LENGTH                       equ 0001h
U2CON0_BRGS_MASK                         equ 0080h

// Register: U2CON1
#define U2CON1 U2CON1
U2CON1                                   equ 01CEh
// bitfield definitions
U2CON1_SENDB_POSN                        equ 0000h
U2CON1_SENDB_POSITION                    equ 0000h
U2CON1_SENDB_SIZE                        equ 0001h
U2CON1_SENDB_LENGTH                      equ 0001h
U2CON1_SENDB_MASK                        equ 0001h
U2CON1_BRKOVR_POSN                       equ 0001h
U2CON1_BRKOVR_POSITION                   equ 0001h
U2CON1_BRKOVR_SIZE                       equ 0001h
U2CON1_BRKOVR_LENGTH                     equ 0001h
U2CON1_BRKOVR_MASK                       equ 0002h
U2CON1_RXBIMD_POSN                       equ 0003h
U2CON1_RXBIMD_POSITION                   equ 0003h
U2CON1_RXBIMD_SIZE                       equ 0001h
U2CON1_RXBIMD_LENGTH                     equ 0001h
U2CON1_RXBIMD_MASK                       equ 0008h
U2CON1_WUE_POSN                          equ 0004h
U2CON1_WUE_POSITION                      equ 0004h
U2CON1_WUE_SIZE                          equ 0001h
U2CON1_WUE_LENGTH                        equ 0001h
U2CON1_WUE_MASK                          equ 0010h
U2CON1_ON_POSN                           equ 0007h
U2CON1_ON_POSITION                       equ 0007h
U2CON1_ON_SIZE                           equ 0001h
U2CON1_ON_LENGTH                         equ 0001h
U2CON1_ON_MASK                           equ 0080h
U2CON1_U2SENDB_POSN                      equ 0000h
U2CON1_U2SENDB_POSITION                  equ 0000h
U2CON1_U2SENDB_SIZE                      equ 0001h
U2CON1_U2SENDB_LENGTH                    equ 0001h
U2CON1_U2SENDB_MASK                      equ 0001h
U2CON1_U2BRKOVR_POSN                     equ 0001h
U2CON1_U2BRKOVR_POSITION                 equ 0001h
U2CON1_U2BRKOVR_SIZE                     equ 0001h
U2CON1_U2BRKOVR_LENGTH                   equ 0001h
U2CON1_U2BRKOVR_MASK                     equ 0002h
U2CON1_U2RXBIMD_POSN                     equ 0003h
U2CON1_U2RXBIMD_POSITION                 equ 0003h
U2CON1_U2RXBIMD_SIZE                     equ 0001h
U2CON1_U2RXBIMD_LENGTH                   equ 0001h
U2CON1_U2RXBIMD_MASK                     equ 0008h
U2CON1_U2WUE_POSN                        equ 0004h
U2CON1_U2WUE_POSITION                    equ 0004h
U2CON1_U2WUE_SIZE                        equ 0001h
U2CON1_U2WUE_LENGTH                      equ 0001h
U2CON1_U2WUE_MASK                        equ 0010h
U2CON1_U2ON_POSN                         equ 0007h
U2CON1_U2ON_POSITION                     equ 0007h
U2CON1_U2ON_SIZE                         equ 0001h
U2CON1_U2ON_LENGTH                       equ 0001h
U2CON1_U2ON_MASK                         equ 0080h

// Register: U2CON2
#define U2CON2 U2CON2
U2CON2                                   equ 01CFh
// bitfield definitions
U2CON2_FLO_POSN                          equ 0000h
U2CON2_FLO_POSITION                      equ 0000h
U2CON2_FLO_SIZE                          equ 0002h
U2CON2_FLO_LENGTH                        equ 0002h
U2CON2_FLO_MASK                          equ 0003h
U2CON2_TXPOL_POSN                        equ 0002h
U2CON2_TXPOL_POSITION                    equ 0002h
U2CON2_TXPOL_SIZE                        equ 0001h
U2CON2_TXPOL_LENGTH                      equ 0001h
U2CON2_TXPOL_MASK                        equ 0004h
U2CON2_STP_POSN                          equ 0004h
U2CON2_STP_POSITION                      equ 0004h
U2CON2_STP_SIZE                          equ 0002h
U2CON2_STP_LENGTH                        equ 0002h
U2CON2_STP_MASK                          equ 0030h
U2CON2_RXPOL_POSN                        equ 0006h
U2CON2_RXPOL_POSITION                    equ 0006h
U2CON2_RXPOL_SIZE                        equ 0001h
U2CON2_RXPOL_LENGTH                      equ 0001h
U2CON2_RXPOL_MASK                        equ 0040h
U2CON2_RUNOVF_POSN                       equ 0007h
U2CON2_RUNOVF_POSITION                   equ 0007h
U2CON2_RUNOVF_SIZE                       equ 0001h
U2CON2_RUNOVF_LENGTH                     equ 0001h
U2CON2_RUNOVF_MASK                       equ 0080h
U2CON2_FLO0_POSN                         equ 0000h
U2CON2_FLO0_POSITION                     equ 0000h
U2CON2_FLO0_SIZE                         equ 0001h
U2CON2_FLO0_LENGTH                       equ 0001h
U2CON2_FLO0_MASK                         equ 0001h
U2CON2_FLO1_POSN                         equ 0001h
U2CON2_FLO1_POSITION                     equ 0001h
U2CON2_FLO1_SIZE                         equ 0001h
U2CON2_FLO1_LENGTH                       equ 0001h
U2CON2_FLO1_MASK                         equ 0002h
U2CON2_STP0_POSN                         equ 0004h
U2CON2_STP0_POSITION                     equ 0004h
U2CON2_STP0_SIZE                         equ 0001h
U2CON2_STP0_LENGTH                       equ 0001h
U2CON2_STP0_MASK                         equ 0010h
U2CON2_STP1_POSN                         equ 0005h
U2CON2_STP1_POSITION                     equ 0005h
U2CON2_STP1_SIZE                         equ 0001h
U2CON2_STP1_LENGTH                       equ 0001h
U2CON2_STP1_MASK                         equ 0020h
U2CON2_U2FLO_POSN                        equ 0000h
U2CON2_U2FLO_POSITION                    equ 0000h
U2CON2_U2FLO_SIZE                        equ 0002h
U2CON2_U2FLO_LENGTH                      equ 0002h
U2CON2_U2FLO_MASK                        equ 0003h
U2CON2_U2TXPOL_POSN                      equ 0002h
U2CON2_U2TXPOL_POSITION                  equ 0002h
U2CON2_U2TXPOL_SIZE                      equ 0001h
U2CON2_U2TXPOL_LENGTH                    equ 0001h
U2CON2_U2TXPOL_MASK                      equ 0004h
U2CON2_U2STP_POSN                        equ 0004h
U2CON2_U2STP_POSITION                    equ 0004h
U2CON2_U2STP_SIZE                        equ 0002h
U2CON2_U2STP_LENGTH                      equ 0002h
U2CON2_U2STP_MASK                        equ 0030h
U2CON2_U2RXPOL_POSN                      equ 0006h
U2CON2_U2RXPOL_POSITION                  equ 0006h
U2CON2_U2RXPOL_SIZE                      equ 0001h
U2CON2_U2RXPOL_LENGTH                    equ 0001h
U2CON2_U2RXPOL_MASK                      equ 0040h
U2CON2_U2RUNOVF_POSN                     equ 0007h
U2CON2_U2RUNOVF_POSITION                 equ 0007h
U2CON2_U2RUNOVF_SIZE                     equ 0001h
U2CON2_U2RUNOVF_LENGTH                   equ 0001h
U2CON2_U2RUNOVF_MASK                     equ 0080h
U2CON2_U2FLO0_POSN                       equ 0000h
U2CON2_U2FLO0_POSITION                   equ 0000h
U2CON2_U2FLO0_SIZE                       equ 0001h
U2CON2_U2FLO0_LENGTH                     equ 0001h
U2CON2_U2FLO0_MASK                       equ 0001h
U2CON2_U2FLO1_POSN                       equ 0001h
U2CON2_U2FLO1_POSITION                   equ 0001h
U2CON2_U2FLO1_SIZE                       equ 0001h
U2CON2_U2FLO1_LENGTH                     equ 0001h
U2CON2_U2FLO1_MASK                       equ 0002h
U2CON2_U2STP0_POSN                       equ 0004h
U2CON2_U2STP0_POSITION                   equ 0004h
U2CON2_U2STP0_SIZE                       equ 0001h
U2CON2_U2STP0_LENGTH                     equ 0001h
U2CON2_U2STP0_MASK                       equ 0010h
U2CON2_U2STP1_POSN                       equ 0005h
U2CON2_U2STP1_POSITION                   equ 0005h
U2CON2_U2STP1_SIZE                       equ 0001h
U2CON2_U2STP1_LENGTH                     equ 0001h
U2CON2_U2STP1_MASK                       equ 0020h

// Register: U2BRG
#define U2BRG U2BRG
U2BRG                                    equ 01D0h

// Register: U2BRGL
#define U2BRGL U2BRGL
U2BRGL                                   equ 01D0h
// bitfield definitions
U2BRGL_BRGL_POSN                         equ 0000h
U2BRGL_BRGL_POSITION                     equ 0000h
U2BRGL_BRGL_SIZE                         equ 0008h
U2BRGL_BRGL_LENGTH                       equ 0008h
U2BRGL_BRGL_MASK                         equ 00FFh

// Register: U2BRGH
#define U2BRGH U2BRGH
U2BRGH                                   equ 01D1h
// bitfield definitions
U2BRGH_BRGH_POSN                         equ 0000h
U2BRGH_BRGH_POSITION                     equ 0000h
U2BRGH_BRGH_SIZE                         equ 0008h
U2BRGH_BRGH_LENGTH                       equ 0008h
U2BRGH_BRGH_MASK                         equ 00FFh

// Register: U2FIFO
#define U2FIFO U2FIFO
U2FIFO                                   equ 01D2h
// bitfield definitions
U2FIFO_RXBF_POSN                         equ 0000h
U2FIFO_RXBF_POSITION                     equ 0000h
U2FIFO_RXBF_SIZE                         equ 0001h
U2FIFO_RXBF_LENGTH                       equ 0001h
U2FIFO_RXBF_MASK                         equ 0001h
U2FIFO_RXBE_POSN                         equ 0001h
U2FIFO_RXBE_POSITION                     equ 0001h
U2FIFO_RXBE_SIZE                         equ 0001h
U2FIFO_RXBE_LENGTH                       equ 0001h
U2FIFO_RXBE_MASK                         equ 0002h
U2FIFO_XON_POSN                          equ 0002h
U2FIFO_XON_POSITION                      equ 0002h
U2FIFO_XON_SIZE                          equ 0001h
U2FIFO_XON_LENGTH                        equ 0001h
U2FIFO_XON_MASK                          equ 0004h
U2FIFO_RXIDL_POSN                        equ 0003h
U2FIFO_RXIDL_POSITION                    equ 0003h
U2FIFO_RXIDL_SIZE                        equ 0001h
U2FIFO_RXIDL_LENGTH                      equ 0001h
U2FIFO_RXIDL_MASK                        equ 0008h
U2FIFO_TXBF_POSN                         equ 0004h
U2FIFO_TXBF_POSITION                     equ 0004h
U2FIFO_TXBF_SIZE                         equ 0001h
U2FIFO_TXBF_LENGTH                       equ 0001h
U2FIFO_TXBF_MASK                         equ 0010h
U2FIFO_TXBE_POSN                         equ 0005h
U2FIFO_TXBE_POSITION                     equ 0005h
U2FIFO_TXBE_SIZE                         equ 0001h
U2FIFO_TXBE_LENGTH                       equ 0001h
U2FIFO_TXBE_MASK                         equ 0020h
U2FIFO_STPMD_POSN                        equ 0006h
U2FIFO_STPMD_POSITION                    equ 0006h
U2FIFO_STPMD_SIZE                        equ 0001h
U2FIFO_STPMD_LENGTH                      equ 0001h
U2FIFO_STPMD_MASK                        equ 0040h
U2FIFO_TXWRE_POSN                        equ 0007h
U2FIFO_TXWRE_POSITION                    equ 0007h
U2FIFO_TXWRE_SIZE                        equ 0001h
U2FIFO_TXWRE_LENGTH                      equ 0001h
U2FIFO_TXWRE_MASK                        equ 0080h
U2FIFO_U2RXBF_POSN                       equ 0000h
U2FIFO_U2RXBF_POSITION                   equ 0000h
U2FIFO_U2RXBF_SIZE                       equ 0001h
U2FIFO_U2RXBF_LENGTH                     equ 0001h
U2FIFO_U2RXBF_MASK                       equ 0001h
U2FIFO_U2RXBE_POSN                       equ 0001h
U2FIFO_U2RXBE_POSITION                   equ 0001h
U2FIFO_U2RXBE_SIZE                       equ 0001h
U2FIFO_U2RXBE_LENGTH                     equ 0001h
U2FIFO_U2RXBE_MASK                       equ 0002h
U2FIFO_U2XON_POSN                        equ 0002h
U2FIFO_U2XON_POSITION                    equ 0002h
U2FIFO_U2XON_SIZE                        equ 0001h
U2FIFO_U2XON_LENGTH                      equ 0001h
U2FIFO_U2XON_MASK                        equ 0004h
U2FIFO_U2RXIDL_POSN                      equ 0003h
U2FIFO_U2RXIDL_POSITION                  equ 0003h
U2FIFO_U2RXIDL_SIZE                      equ 0001h
U2FIFO_U2RXIDL_LENGTH                    equ 0001h
U2FIFO_U2RXIDL_MASK                      equ 0008h
U2FIFO_U2TXBF_POSN                       equ 0004h
U2FIFO_U2TXBF_POSITION                   equ 0004h
U2FIFO_U2TXBF_SIZE                       equ 0001h
U2FIFO_U2TXBF_LENGTH                     equ 0001h
U2FIFO_U2TXBF_MASK                       equ 0010h
U2FIFO_U2TXBE_POSN                       equ 0005h
U2FIFO_U2TXBE_POSITION                   equ 0005h
U2FIFO_U2TXBE_SIZE                       equ 0001h
U2FIFO_U2TXBE_LENGTH                     equ 0001h
U2FIFO_U2TXBE_MASK                       equ 0020h
U2FIFO_U2STPMD_POSN                      equ 0006h
U2FIFO_U2STPMD_POSITION                  equ 0006h
U2FIFO_U2STPMD_SIZE                      equ 0001h
U2FIFO_U2STPMD_LENGTH                    equ 0001h
U2FIFO_U2STPMD_MASK                      equ 0040h
U2FIFO_U2TXWRE_POSN                      equ 0007h
U2FIFO_U2TXWRE_POSITION                  equ 0007h
U2FIFO_U2TXWRE_SIZE                      equ 0001h
U2FIFO_U2TXWRE_LENGTH                    equ 0001h
U2FIFO_U2TXWRE_MASK                      equ 0080h
U2FIFO_U2RCIDL_POSN                      equ 0003h
U2FIFO_U2RCIDL_POSITION                  equ 0003h
U2FIFO_U2RCIDL_SIZE                      equ 0001h
U2FIFO_U2RCIDL_LENGTH                    equ 0001h
U2FIFO_U2RCIDL_MASK                      equ 0008h
U2FIFO_RCIDL_POSN                        equ 0003h
U2FIFO_RCIDL_POSITION                    equ 0003h
U2FIFO_RCIDL_SIZE                        equ 0001h
U2FIFO_RCIDL_LENGTH                      equ 0001h
U2FIFO_RCIDL_MASK                        equ 0008h

// Register: U2UIR
#define U2UIR U2UIR
U2UIR                                    equ 01D4h
// bitfield definitions
U2UIR_ABDIE_POSN                         equ 0002h
U2UIR_ABDIE_POSITION                     equ 0002h
U2UIR_ABDIE_SIZE                         equ 0001h
U2UIR_ABDIE_LENGTH                       equ 0001h
U2UIR_ABDIE_MASK                         equ 0004h
U2UIR_ABDIF_POSN                         equ 0006h
U2UIR_ABDIF_POSITION                     equ 0006h
U2UIR_ABDIF_SIZE                         equ 0001h
U2UIR_ABDIF_LENGTH                       equ 0001h
U2UIR_ABDIF_MASK                         equ 0040h
U2UIR_WUIF_POSN                          equ 0007h
U2UIR_WUIF_POSITION                      equ 0007h
U2UIR_WUIF_SIZE                          equ 0001h
U2UIR_WUIF_LENGTH                        equ 0001h
U2UIR_WUIF_MASK                          equ 0080h
U2UIR_U2ABDIE_POSN                       equ 0002h
U2UIR_U2ABDIE_POSITION                   equ 0002h
U2UIR_U2ABDIE_SIZE                       equ 0001h
U2UIR_U2ABDIE_LENGTH                     equ 0001h
U2UIR_U2ABDIE_MASK                       equ 0004h
U2UIR_U2ABDIF_POSN                       equ 0006h
U2UIR_U2ABDIF_POSITION                   equ 0006h
U2UIR_U2ABDIF_SIZE                       equ 0001h
U2UIR_U2ABDIF_LENGTH                     equ 0001h
U2UIR_U2ABDIF_MASK                       equ 0040h
U2UIR_U2WUIF_POSN                        equ 0007h
U2UIR_U2WUIF_POSITION                    equ 0007h
U2UIR_U2WUIF_SIZE                        equ 0001h
U2UIR_U2WUIF_LENGTH                      equ 0001h
U2UIR_U2WUIF_MASK                        equ 0080h

// Register: U2ERRIR
#define U2ERRIR U2ERRIR
U2ERRIR                                  equ 01D5h
// bitfield definitions
U2ERRIR_RXFOIF_POSN                      equ 0001h
U2ERRIR_RXFOIF_POSITION                  equ 0001h
U2ERRIR_RXFOIF_SIZE                      equ 0001h
U2ERRIR_RXFOIF_LENGTH                    equ 0001h
U2ERRIR_RXFOIF_MASK                      equ 0002h
U2ERRIR_RXBKIF_POSN                      equ 0002h
U2ERRIR_RXBKIF_POSITION                  equ 0002h
U2ERRIR_RXBKIF_SIZE                      equ 0001h
U2ERRIR_RXBKIF_LENGTH                    equ 0001h
U2ERRIR_RXBKIF_MASK                      equ 0004h
U2ERRIR_FERIF_POSN                       equ 0003h
U2ERRIR_FERIF_POSITION                   equ 0003h
U2ERRIR_FERIF_SIZE                       equ 0001h
U2ERRIR_FERIF_LENGTH                     equ 0001h
U2ERRIR_FERIF_MASK                       equ 0008h
U2ERRIR_ABDOVF_POSN                      equ 0005h
U2ERRIR_ABDOVF_POSITION                  equ 0005h
U2ERRIR_ABDOVF_SIZE                      equ 0001h
U2ERRIR_ABDOVF_LENGTH                    equ 0001h
U2ERRIR_ABDOVF_MASK                      equ 0020h
U2ERRIR_PERIF_POSN                       equ 0006h
U2ERRIR_PERIF_POSITION                   equ 0006h
U2ERRIR_PERIF_SIZE                       equ 0001h
U2ERRIR_PERIF_LENGTH                     equ 0001h
U2ERRIR_PERIF_MASK                       equ 0040h
U2ERRIR_TXMTIF_POSN                      equ 0007h
U2ERRIR_TXMTIF_POSITION                  equ 0007h
U2ERRIR_TXMTIF_SIZE                      equ 0001h
U2ERRIR_TXMTIF_LENGTH                    equ 0001h
U2ERRIR_TXMTIF_MASK                      equ 0080h
U2ERRIR_U2RXFOIF_POSN                    equ 0001h
U2ERRIR_U2RXFOIF_POSITION                equ 0001h
U2ERRIR_U2RXFOIF_SIZE                    equ 0001h
U2ERRIR_U2RXFOIF_LENGTH                  equ 0001h
U2ERRIR_U2RXFOIF_MASK                    equ 0002h
U2ERRIR_U2RXBKIF_POSN                    equ 0002h
U2ERRIR_U2RXBKIF_POSITION                equ 0002h
U2ERRIR_U2RXBKIF_SIZE                    equ 0001h
U2ERRIR_U2RXBKIF_LENGTH                  equ 0001h
U2ERRIR_U2RXBKIF_MASK                    equ 0004h
U2ERRIR_U2FERIF_POSN                     equ 0003h
U2ERRIR_U2FERIF_POSITION                 equ 0003h
U2ERRIR_U2FERIF_SIZE                     equ 0001h
U2ERRIR_U2FERIF_LENGTH                   equ 0001h
U2ERRIR_U2FERIF_MASK                     equ 0008h
U2ERRIR_U2ABDOVF_POSN                    equ 0005h
U2ERRIR_U2ABDOVF_POSITION                equ 0005h
U2ERRIR_U2ABDOVF_SIZE                    equ 0001h
U2ERRIR_U2ABDOVF_LENGTH                  equ 0001h
U2ERRIR_U2ABDOVF_MASK                    equ 0020h
U2ERRIR_U2PERIF_POSN                     equ 0006h
U2ERRIR_U2PERIF_POSITION                 equ 0006h
U2ERRIR_U2PERIF_SIZE                     equ 0001h
U2ERRIR_U2PERIF_LENGTH                   equ 0001h
U2ERRIR_U2PERIF_MASK                     equ 0040h
U2ERRIR_U2TXMTIF_POSN                    equ 0007h
U2ERRIR_U2TXMTIF_POSITION                equ 0007h
U2ERRIR_U2TXMTIF_SIZE                    equ 0001h
U2ERRIR_U2TXMTIF_LENGTH                  equ 0001h
U2ERRIR_U2TXMTIF_MASK                    equ 0080h

// Register: U2ERRIE
#define U2ERRIE U2ERRIE
U2ERRIE                                  equ 01D6h
// bitfield definitions
U2ERRIE_RXFOIE_POSN                      equ 0001h
U2ERRIE_RXFOIE_POSITION                  equ 0001h
U2ERRIE_RXFOIE_SIZE                      equ 0001h
U2ERRIE_RXFOIE_LENGTH                    equ 0001h
U2ERRIE_RXFOIE_MASK                      equ 0002h
U2ERRIE_RXBKIE_POSN                      equ 0002h
U2ERRIE_RXBKIE_POSITION                  equ 0002h
U2ERRIE_RXBKIE_SIZE                      equ 0001h
U2ERRIE_RXBKIE_LENGTH                    equ 0001h
U2ERRIE_RXBKIE_MASK                      equ 0004h
U2ERRIE_FERIE_POSN                       equ 0003h
U2ERRIE_FERIE_POSITION                   equ 0003h
U2ERRIE_FERIE_SIZE                       equ 0001h
U2ERRIE_FERIE_LENGTH                     equ 0001h
U2ERRIE_FERIE_MASK                       equ 0008h
U2ERRIE_ABDOVE_POSN                      equ 0005h
U2ERRIE_ABDOVE_POSITION                  equ 0005h
U2ERRIE_ABDOVE_SIZE                      equ 0001h
U2ERRIE_ABDOVE_LENGTH                    equ 0001h
U2ERRIE_ABDOVE_MASK                      equ 0020h
U2ERRIE_PERIE_POSN                       equ 0006h
U2ERRIE_PERIE_POSITION                   equ 0006h
U2ERRIE_PERIE_SIZE                       equ 0001h
U2ERRIE_PERIE_LENGTH                     equ 0001h
U2ERRIE_PERIE_MASK                       equ 0040h
U2ERRIE_TXMTIE_POSN                      equ 0007h
U2ERRIE_TXMTIE_POSITION                  equ 0007h
U2ERRIE_TXMTIE_SIZE                      equ 0001h
U2ERRIE_TXMTIE_LENGTH                    equ 0001h
U2ERRIE_TXMTIE_MASK                      equ 0080h
U2ERRIE_U2RXFOIE_POSN                    equ 0001h
U2ERRIE_U2RXFOIE_POSITION                equ 0001h
U2ERRIE_U2RXFOIE_SIZE                    equ 0001h
U2ERRIE_U2RXFOIE_LENGTH                  equ 0001h
U2ERRIE_U2RXFOIE_MASK                    equ 0002h
U2ERRIE_U2RXBKIE_POSN                    equ 0002h
U2ERRIE_U2RXBKIE_POSITION                equ 0002h
U2ERRIE_U2RXBKIE_SIZE                    equ 0001h
U2ERRIE_U2RXBKIE_LENGTH                  equ 0001h
U2ERRIE_U2RXBKIE_MASK                    equ 0004h
U2ERRIE_U2FERIE_POSN                     equ 0003h
U2ERRIE_U2FERIE_POSITION                 equ 0003h
U2ERRIE_U2FERIE_SIZE                     equ 0001h
U2ERRIE_U2FERIE_LENGTH                   equ 0001h
U2ERRIE_U2FERIE_MASK                     equ 0008h
U2ERRIE_U2ABDOVE_POSN                    equ 0005h
U2ERRIE_U2ABDOVE_POSITION                equ 0005h
U2ERRIE_U2ABDOVE_SIZE                    equ 0001h
U2ERRIE_U2ABDOVE_LENGTH                  equ 0001h
U2ERRIE_U2ABDOVE_MASK                    equ 0020h
U2ERRIE_U2PERIE_POSN                     equ 0006h
U2ERRIE_U2PERIE_POSITION                 equ 0006h
U2ERRIE_U2PERIE_SIZE                     equ 0001h
U2ERRIE_U2PERIE_LENGTH                   equ 0001h
U2ERRIE_U2PERIE_MASK                     equ 0040h
U2ERRIE_U2TXMTIE_POSN                    equ 0007h
U2ERRIE_U2TXMTIE_POSITION                equ 0007h
U2ERRIE_U2TXMTIE_SIZE                    equ 0001h
U2ERRIE_U2TXMTIE_LENGTH                  equ 0001h
U2ERRIE_U2TXMTIE_MASK                    equ 0080h

// Register: SPI1RXB
#define SPI1RXB SPI1RXB
SPI1RXB                                  equ 01D7h
// bitfield definitions
SPI1RXB_RXB_POSN                         equ 0000h
SPI1RXB_RXB_POSITION                     equ 0000h
SPI1RXB_RXB_SIZE                         equ 0008h
SPI1RXB_RXB_LENGTH                       equ 0008h
SPI1RXB_RXB_MASK                         equ 00FFh
SPI1RXB_RXB0_POSN                        equ 0000h
SPI1RXB_RXB0_POSITION                    equ 0000h
SPI1RXB_RXB0_SIZE                        equ 0001h
SPI1RXB_RXB0_LENGTH                      equ 0001h
SPI1RXB_RXB0_MASK                        equ 0001h
SPI1RXB_RXB1_POSN                        equ 0001h
SPI1RXB_RXB1_POSITION                    equ 0001h
SPI1RXB_RXB1_SIZE                        equ 0001h
SPI1RXB_RXB1_LENGTH                      equ 0001h
SPI1RXB_RXB1_MASK                        equ 0002h
SPI1RXB_RXB2_POSN                        equ 0002h
SPI1RXB_RXB2_POSITION                    equ 0002h
SPI1RXB_RXB2_SIZE                        equ 0001h
SPI1RXB_RXB2_LENGTH                      equ 0001h
SPI1RXB_RXB2_MASK                        equ 0004h
SPI1RXB_RXB3_POSN                        equ 0003h
SPI1RXB_RXB3_POSITION                    equ 0003h
SPI1RXB_RXB3_SIZE                        equ 0001h
SPI1RXB_RXB3_LENGTH                      equ 0001h
SPI1RXB_RXB3_MASK                        equ 0008h
SPI1RXB_RXB4_POSN                        equ 0004h
SPI1RXB_RXB4_POSITION                    equ 0004h
SPI1RXB_RXB4_SIZE                        equ 0001h
SPI1RXB_RXB4_LENGTH                      equ 0001h
SPI1RXB_RXB4_MASK                        equ 0010h
SPI1RXB_RXB5_POSN                        equ 0005h
SPI1RXB_RXB5_POSITION                    equ 0005h
SPI1RXB_RXB5_SIZE                        equ 0001h
SPI1RXB_RXB5_LENGTH                      equ 0001h
SPI1RXB_RXB5_MASK                        equ 0020h
SPI1RXB_RXB6_POSN                        equ 0006h
SPI1RXB_RXB6_POSITION                    equ 0006h
SPI1RXB_RXB6_SIZE                        equ 0001h
SPI1RXB_RXB6_LENGTH                      equ 0001h
SPI1RXB_RXB6_MASK                        equ 0040h
SPI1RXB_RXB7_POSN                        equ 0007h
SPI1RXB_RXB7_POSITION                    equ 0007h
SPI1RXB_RXB7_SIZE                        equ 0001h
SPI1RXB_RXB7_LENGTH                      equ 0001h
SPI1RXB_RXB7_MASK                        equ 0080h

// Register: SPI1TXB
#define SPI1TXB SPI1TXB
SPI1TXB                                  equ 01D8h
// bitfield definitions
SPI1TXB_TXB_POSN                         equ 0000h
SPI1TXB_TXB_POSITION                     equ 0000h
SPI1TXB_TXB_SIZE                         equ 0008h
SPI1TXB_TXB_LENGTH                       equ 0008h
SPI1TXB_TXB_MASK                         equ 00FFh
SPI1TXB_TXB0_POSN                        equ 0000h
SPI1TXB_TXB0_POSITION                    equ 0000h
SPI1TXB_TXB0_SIZE                        equ 0001h
SPI1TXB_TXB0_LENGTH                      equ 0001h
SPI1TXB_TXB0_MASK                        equ 0001h
SPI1TXB_TXB1_POSN                        equ 0001h
SPI1TXB_TXB1_POSITION                    equ 0001h
SPI1TXB_TXB1_SIZE                        equ 0001h
SPI1TXB_TXB1_LENGTH                      equ 0001h
SPI1TXB_TXB1_MASK                        equ 0002h
SPI1TXB_TXB2_POSN                        equ 0002h
SPI1TXB_TXB2_POSITION                    equ 0002h
SPI1TXB_TXB2_SIZE                        equ 0001h
SPI1TXB_TXB2_LENGTH                      equ 0001h
SPI1TXB_TXB2_MASK                        equ 0004h
SPI1TXB_TXB3_POSN                        equ 0003h
SPI1TXB_TXB3_POSITION                    equ 0003h
SPI1TXB_TXB3_SIZE                        equ 0001h
SPI1TXB_TXB3_LENGTH                      equ 0001h
SPI1TXB_TXB3_MASK                        equ 0008h
SPI1TXB_TXB4_POSN                        equ 0004h
SPI1TXB_TXB4_POSITION                    equ 0004h
SPI1TXB_TXB4_SIZE                        equ 0001h
SPI1TXB_TXB4_LENGTH                      equ 0001h
SPI1TXB_TXB4_MASK                        equ 0010h
SPI1TXB_TXB5_POSN                        equ 0005h
SPI1TXB_TXB5_POSITION                    equ 0005h
SPI1TXB_TXB5_SIZE                        equ 0001h
SPI1TXB_TXB5_LENGTH                      equ 0001h
SPI1TXB_TXB5_MASK                        equ 0020h
SPI1TXB_TXB6_POSN                        equ 0006h
SPI1TXB_TXB6_POSITION                    equ 0006h
SPI1TXB_TXB6_SIZE                        equ 0001h
SPI1TXB_TXB6_LENGTH                      equ 0001h
SPI1TXB_TXB6_MASK                        equ 0040h
SPI1TXB_TXB7_POSN                        equ 0007h
SPI1TXB_TXB7_POSITION                    equ 0007h
SPI1TXB_TXB7_SIZE                        equ 0001h
SPI1TXB_TXB7_LENGTH                      equ 0001h
SPI1TXB_TXB7_MASK                        equ 0080h

// Register: SPI1TCNT
#define SPI1TCNT SPI1TCNT
SPI1TCNT                                 equ 01D9h

// Register: SPI1TCNTL
#define SPI1TCNTL SPI1TCNTL
SPI1TCNTL                                equ 01D9h
// bitfield definitions
SPI1TCNTL_TCNTL_POSN                     equ 0000h
SPI1TCNTL_TCNTL_POSITION                 equ 0000h
SPI1TCNTL_TCNTL_SIZE                     equ 0008h
SPI1TCNTL_TCNTL_LENGTH                   equ 0008h
SPI1TCNTL_TCNTL_MASK                     equ 00FFh

// Register: SPI1TCNTH
#define SPI1TCNTH SPI1TCNTH
SPI1TCNTH                                equ 01DAh
// bitfield definitions
SPI1TCNTH_TCNTH_POSN                     equ 0000h
SPI1TCNTH_TCNTH_POSITION                 equ 0000h
SPI1TCNTH_TCNTH_SIZE                     equ 0003h
SPI1TCNTH_TCNTH_LENGTH                   equ 0003h
SPI1TCNTH_TCNTH_MASK                     equ 0007h

// Register: SPI1CON0
#define SPI1CON0 SPI1CON0
SPI1CON0                                 equ 01DBh
// bitfield definitions
SPI1CON0_BMODE_POSN                      equ 0000h
SPI1CON0_BMODE_POSITION                  equ 0000h
SPI1CON0_BMODE_SIZE                      equ 0001h
SPI1CON0_BMODE_LENGTH                    equ 0001h
SPI1CON0_BMODE_MASK                      equ 0001h
SPI1CON0_MST_POSN                        equ 0001h
SPI1CON0_MST_POSITION                    equ 0001h
SPI1CON0_MST_SIZE                        equ 0001h
SPI1CON0_MST_LENGTH                      equ 0001h
SPI1CON0_MST_MASK                        equ 0002h
SPI1CON0_LSBF_POSN                       equ 0002h
SPI1CON0_LSBF_POSITION                   equ 0002h
SPI1CON0_LSBF_SIZE                       equ 0001h
SPI1CON0_LSBF_LENGTH                     equ 0001h
SPI1CON0_LSBF_MASK                       equ 0004h
SPI1CON0_EN_POSN                         equ 0007h
SPI1CON0_EN_POSITION                     equ 0007h
SPI1CON0_EN_SIZE                         equ 0001h
SPI1CON0_EN_LENGTH                       equ 0001h
SPI1CON0_EN_MASK                         equ 0080h
SPI1CON0_SPI1BMODE_POSN                  equ 0000h
SPI1CON0_SPI1BMODE_POSITION              equ 0000h
SPI1CON0_SPI1BMODE_SIZE                  equ 0001h
SPI1CON0_SPI1BMODE_LENGTH                equ 0001h
SPI1CON0_SPI1BMODE_MASK                  equ 0001h
SPI1CON0_SPI1MST_POSN                    equ 0001h
SPI1CON0_SPI1MST_POSITION                equ 0001h
SPI1CON0_SPI1MST_SIZE                    equ 0001h
SPI1CON0_SPI1MST_LENGTH                  equ 0001h
SPI1CON0_SPI1MST_MASK                    equ 0002h
SPI1CON0_SPI1LSBF_POSN                   equ 0002h
SPI1CON0_SPI1LSBF_POSITION               equ 0002h
SPI1CON0_SPI1LSBF_SIZE                   equ 0001h
SPI1CON0_SPI1LSBF_LENGTH                 equ 0001h
SPI1CON0_SPI1LSBF_MASK                   equ 0004h
SPI1CON0_SPI1SPIEN_POSN                  equ 0007h
SPI1CON0_SPI1SPIEN_POSITION              equ 0007h
SPI1CON0_SPI1SPIEN_SIZE                  equ 0001h
SPI1CON0_SPI1SPIEN_LENGTH                equ 0001h
SPI1CON0_SPI1SPIEN_MASK                  equ 0080h

// Register: SPI1CON1
#define SPI1CON1 SPI1CON1
SPI1CON1                                 equ 01DCh
// bitfield definitions
SPI1CON1_SDOP_POSN                       equ 0000h
SPI1CON1_SDOP_POSITION                   equ 0000h
SPI1CON1_SDOP_SIZE                       equ 0001h
SPI1CON1_SDOP_LENGTH                     equ 0001h
SPI1CON1_SDOP_MASK                       equ 0001h
SPI1CON1_SDIP_POSN                       equ 0001h
SPI1CON1_SDIP_POSITION                   equ 0001h
SPI1CON1_SDIP_SIZE                       equ 0001h
SPI1CON1_SDIP_LENGTH                     equ 0001h
SPI1CON1_SDIP_MASK                       equ 0002h
SPI1CON1_SSP_POSN                        equ 0002h
SPI1CON1_SSP_POSITION                    equ 0002h
SPI1CON1_SSP_SIZE                        equ 0001h
SPI1CON1_SSP_LENGTH                      equ 0001h
SPI1CON1_SSP_MASK                        equ 0004h
SPI1CON1_FST_POSN                        equ 0004h
SPI1CON1_FST_POSITION                    equ 0004h
SPI1CON1_FST_SIZE                        equ 0001h
SPI1CON1_FST_LENGTH                      equ 0001h
SPI1CON1_FST_MASK                        equ 0010h
SPI1CON1_CKP_POSN                        equ 0005h
SPI1CON1_CKP_POSITION                    equ 0005h
SPI1CON1_CKP_SIZE                        equ 0001h
SPI1CON1_CKP_LENGTH                      equ 0001h
SPI1CON1_CKP_MASK                        equ 0020h
SPI1CON1_CKE_POSN                        equ 0006h
SPI1CON1_CKE_POSITION                    equ 0006h
SPI1CON1_CKE_SIZE                        equ 0001h
SPI1CON1_CKE_LENGTH                      equ 0001h
SPI1CON1_CKE_MASK                        equ 0040h
SPI1CON1_SMP_POSN                        equ 0007h
SPI1CON1_SMP_POSITION                    equ 0007h
SPI1CON1_SMP_SIZE                        equ 0001h
SPI1CON1_SMP_LENGTH                      equ 0001h
SPI1CON1_SMP_MASK                        equ 0080h
SPI1CON1_SPI1SDOP_POSN                   equ 0000h
SPI1CON1_SPI1SDOP_POSITION               equ 0000h
SPI1CON1_SPI1SDOP_SIZE                   equ 0001h
SPI1CON1_SPI1SDOP_LENGTH                 equ 0001h
SPI1CON1_SPI1SDOP_MASK                   equ 0001h
SPI1CON1_SPI1SDIP_POSN                   equ 0001h
SPI1CON1_SPI1SDIP_POSITION               equ 0001h
SPI1CON1_SPI1SDIP_SIZE                   equ 0001h
SPI1CON1_SPI1SDIP_LENGTH                 equ 0001h
SPI1CON1_SPI1SDIP_MASK                   equ 0002h
SPI1CON1_SPI1SSP_POSN                    equ 0002h
SPI1CON1_SPI1SSP_POSITION                equ 0002h
SPI1CON1_SPI1SSP_SIZE                    equ 0001h
SPI1CON1_SPI1SSP_LENGTH                  equ 0001h
SPI1CON1_SPI1SSP_MASK                    equ 0004h
SPI1CON1_SPI1FST_POSN                    equ 0004h
SPI1CON1_SPI1FST_POSITION                equ 0004h
SPI1CON1_SPI1FST_SIZE                    equ 0001h
SPI1CON1_SPI1FST_LENGTH                  equ 0001h
SPI1CON1_SPI1FST_MASK                    equ 0010h
SPI1CON1_SPI1CKP_POSN                    equ 0005h
SPI1CON1_SPI1CKP_POSITION                equ 0005h
SPI1CON1_SPI1CKP_SIZE                    equ 0001h
SPI1CON1_SPI1CKP_LENGTH                  equ 0001h
SPI1CON1_SPI1CKP_MASK                    equ 0020h
SPI1CON1_SPI1CKE_POSN                    equ 0006h
SPI1CON1_SPI1CKE_POSITION                equ 0006h
SPI1CON1_SPI1CKE_SIZE                    equ 0001h
SPI1CON1_SPI1CKE_LENGTH                  equ 0001h
SPI1CON1_SPI1CKE_MASK                    equ 0040h
SPI1CON1_SPI1SMP_POSN                    equ 0007h
SPI1CON1_SPI1SMP_POSITION                equ 0007h
SPI1CON1_SPI1SMP_SIZE                    equ 0001h
SPI1CON1_SPI1SMP_LENGTH                  equ 0001h
SPI1CON1_SPI1SMP_MASK                    equ 0080h

// Register: SPI1CON2
#define SPI1CON2 SPI1CON2
SPI1CON2                                 equ 01DDh
// bitfield definitions
SPI1CON2_RXR_POSN                        equ 0000h
SPI1CON2_RXR_POSITION                    equ 0000h
SPI1CON2_RXR_SIZE                        equ 0001h
SPI1CON2_RXR_LENGTH                      equ 0001h
SPI1CON2_RXR_MASK                        equ 0001h
SPI1CON2_TXR_POSN                        equ 0001h
SPI1CON2_TXR_POSITION                    equ 0001h
SPI1CON2_TXR_SIZE                        equ 0001h
SPI1CON2_TXR_LENGTH                      equ 0001h
SPI1CON2_TXR_MASK                        equ 0002h
SPI1CON2_SSET_POSN                       equ 0002h
SPI1CON2_SSET_POSITION                   equ 0002h
SPI1CON2_SSET_SIZE                       equ 0001h
SPI1CON2_SSET_LENGTH                     equ 0001h
SPI1CON2_SSET_MASK                       equ 0004h
SPI1CON2_SSFLT_POSN                      equ 0006h
SPI1CON2_SSFLT_POSITION                  equ 0006h
SPI1CON2_SSFLT_SIZE                      equ 0001h
SPI1CON2_SSFLT_LENGTH                    equ 0001h
SPI1CON2_SSFLT_MASK                      equ 0040h
SPI1CON2_BUSY_POSN                       equ 0007h
SPI1CON2_BUSY_POSITION                   equ 0007h
SPI1CON2_BUSY_SIZE                       equ 0001h
SPI1CON2_BUSY_LENGTH                     equ 0001h
SPI1CON2_BUSY_MASK                       equ 0080h
SPI1CON2_SPI1RXR_POSN                    equ 0000h
SPI1CON2_SPI1RXR_POSITION                equ 0000h
SPI1CON2_SPI1RXR_SIZE                    equ 0001h
SPI1CON2_SPI1RXR_LENGTH                  equ 0001h
SPI1CON2_SPI1RXR_MASK                    equ 0001h
SPI1CON2_SPI1TXR_POSN                    equ 0001h
SPI1CON2_SPI1TXR_POSITION                equ 0001h
SPI1CON2_SPI1TXR_SIZE                    equ 0001h
SPI1CON2_SPI1TXR_LENGTH                  equ 0001h
SPI1CON2_SPI1TXR_MASK                    equ 0002h
SPI1CON2_SPI1SSET_POSN                   equ 0002h
SPI1CON2_SPI1SSET_POSITION               equ 0002h
SPI1CON2_SPI1SSET_SIZE                   equ 0001h
SPI1CON2_SPI1SSET_LENGTH                 equ 0001h
SPI1CON2_SPI1SSET_MASK                   equ 0004h
SPI1CON2_SPI1SSFLT_POSN                  equ 0006h
SPI1CON2_SPI1SSFLT_POSITION              equ 0006h
SPI1CON2_SPI1SSFLT_SIZE                  equ 0001h
SPI1CON2_SPI1SSFLT_LENGTH                equ 0001h
SPI1CON2_SPI1SSFLT_MASK                  equ 0040h
SPI1CON2_SPI1BUSY_POSN                   equ 0007h
SPI1CON2_SPI1BUSY_POSITION               equ 0007h
SPI1CON2_SPI1BUSY_SIZE                   equ 0001h
SPI1CON2_SPI1BUSY_LENGTH                 equ 0001h
SPI1CON2_SPI1BUSY_MASK                   equ 0080h

// Register: SPI1STATUS
#define SPI1STATUS SPI1STATUS
SPI1STATUS                               equ 01DEh
// bitfield definitions
SPI1STATUS_RXBF_POSN                     equ 0000h
SPI1STATUS_RXBF_POSITION                 equ 0000h
SPI1STATUS_RXBF_SIZE                     equ 0001h
SPI1STATUS_RXBF_LENGTH                   equ 0001h
SPI1STATUS_RXBF_MASK                     equ 0001h
SPI1STATUS_CLRBF_POSN                    equ 0002h
SPI1STATUS_CLRBF_POSITION                equ 0002h
SPI1STATUS_CLRBF_SIZE                    equ 0001h
SPI1STATUS_CLRBF_LENGTH                  equ 0001h
SPI1STATUS_CLRBF_MASK                    equ 0004h
SPI1STATUS_RXRE_POSN                     equ 0003h
SPI1STATUS_RXRE_POSITION                 equ 0003h
SPI1STATUS_RXRE_SIZE                     equ 0001h
SPI1STATUS_RXRE_LENGTH                   equ 0001h
SPI1STATUS_RXRE_MASK                     equ 0008h
SPI1STATUS_TXBE_POSN                     equ 0005h
SPI1STATUS_TXBE_POSITION                 equ 0005h
SPI1STATUS_TXBE_SIZE                     equ 0001h
SPI1STATUS_TXBE_LENGTH                   equ 0001h
SPI1STATUS_TXBE_MASK                     equ 0020h
SPI1STATUS_TXWE_POSN                     equ 0007h
SPI1STATUS_TXWE_POSITION                 equ 0007h
SPI1STATUS_TXWE_SIZE                     equ 0001h
SPI1STATUS_TXWE_LENGTH                   equ 0001h
SPI1STATUS_TXWE_MASK                     equ 0080h
SPI1STATUS_SPI1RXBF_POSN                 equ 0000h
SPI1STATUS_SPI1RXBF_POSITION             equ 0000h
SPI1STATUS_SPI1RXBF_SIZE                 equ 0001h
SPI1STATUS_SPI1RXBF_LENGTH               equ 0001h
SPI1STATUS_SPI1RXBF_MASK                 equ 0001h
SPI1STATUS_SPI1CLRBF_POSN                equ 0002h
SPI1STATUS_SPI1CLRBF_POSITION            equ 0002h
SPI1STATUS_SPI1CLRBF_SIZE                equ 0001h
SPI1STATUS_SPI1CLRBF_LENGTH              equ 0001h
SPI1STATUS_SPI1CLRBF_MASK                equ 0004h
SPI1STATUS_SPI1RXRE_POSN                 equ 0003h
SPI1STATUS_SPI1RXRE_POSITION             equ 0003h
SPI1STATUS_SPI1RXRE_SIZE                 equ 0001h
SPI1STATUS_SPI1RXRE_LENGTH               equ 0001h
SPI1STATUS_SPI1RXRE_MASK                 equ 0008h
SPI1STATUS_SPI1TXBE_POSN                 equ 0005h
SPI1STATUS_SPI1TXBE_POSITION             equ 0005h
SPI1STATUS_SPI1TXBE_SIZE                 equ 0001h
SPI1STATUS_SPI1TXBE_LENGTH               equ 0001h
SPI1STATUS_SPI1TXBE_MASK                 equ 0020h
SPI1STATUS_SPI1TXWE_POSN                 equ 0007h
SPI1STATUS_SPI1TXWE_POSITION             equ 0007h
SPI1STATUS_SPI1TXWE_SIZE                 equ 0001h
SPI1STATUS_SPI1TXWE_LENGTH               equ 0001h
SPI1STATUS_SPI1TXWE_MASK                 equ 0080h

// Register: SPI1TWIDTH
#define SPI1TWIDTH SPI1TWIDTH
SPI1TWIDTH                               equ 01DFh
// bitfield definitions
SPI1TWIDTH_TWIDTH_POSN                   equ 0000h
SPI1TWIDTH_TWIDTH_POSITION               equ 0000h
SPI1TWIDTH_TWIDTH_SIZE                   equ 0003h
SPI1TWIDTH_TWIDTH_LENGTH                 equ 0003h
SPI1TWIDTH_TWIDTH_MASK                   equ 0007h
SPI1TWIDTH_TWIDTH0_POSN                  equ 0000h
SPI1TWIDTH_TWIDTH0_POSITION              equ 0000h
SPI1TWIDTH_TWIDTH0_SIZE                  equ 0001h
SPI1TWIDTH_TWIDTH0_LENGTH                equ 0001h
SPI1TWIDTH_TWIDTH0_MASK                  equ 0001h
SPI1TWIDTH_TWIDTH1_POSN                  equ 0001h
SPI1TWIDTH_TWIDTH1_POSITION              equ 0001h
SPI1TWIDTH_TWIDTH1_SIZE                  equ 0001h
SPI1TWIDTH_TWIDTH1_LENGTH                equ 0001h
SPI1TWIDTH_TWIDTH1_MASK                  equ 0002h
SPI1TWIDTH_TWIDTH2_POSN                  equ 0002h
SPI1TWIDTH_TWIDTH2_POSITION              equ 0002h
SPI1TWIDTH_TWIDTH2_SIZE                  equ 0001h
SPI1TWIDTH_TWIDTH2_LENGTH                equ 0001h
SPI1TWIDTH_TWIDTH2_MASK                  equ 0004h

// Register: SPI1BAUD
#define SPI1BAUD SPI1BAUD
SPI1BAUD                                 equ 01E0h
// bitfield definitions
SPI1BAUD_BAUD_POSN                       equ 0000h
SPI1BAUD_BAUD_POSITION                   equ 0000h
SPI1BAUD_BAUD_SIZE                       equ 0008h
SPI1BAUD_BAUD_LENGTH                     equ 0008h
SPI1BAUD_BAUD_MASK                       equ 00FFh
SPI1BAUD_BAUD0_POSN                      equ 0000h
SPI1BAUD_BAUD0_POSITION                  equ 0000h
SPI1BAUD_BAUD0_SIZE                      equ 0001h
SPI1BAUD_BAUD0_LENGTH                    equ 0001h
SPI1BAUD_BAUD0_MASK                      equ 0001h
SPI1BAUD_BAUD1_POSN                      equ 0001h
SPI1BAUD_BAUD1_POSITION                  equ 0001h
SPI1BAUD_BAUD1_SIZE                      equ 0001h
SPI1BAUD_BAUD1_LENGTH                    equ 0001h
SPI1BAUD_BAUD1_MASK                      equ 0002h
SPI1BAUD_BAUD2_POSN                      equ 0002h
SPI1BAUD_BAUD2_POSITION                  equ 0002h
SPI1BAUD_BAUD2_SIZE                      equ 0001h
SPI1BAUD_BAUD2_LENGTH                    equ 0001h
SPI1BAUD_BAUD2_MASK                      equ 0004h
SPI1BAUD_BAUD3_POSN                      equ 0003h
SPI1BAUD_BAUD3_POSITION                  equ 0003h
SPI1BAUD_BAUD3_SIZE                      equ 0001h
SPI1BAUD_BAUD3_LENGTH                    equ 0001h
SPI1BAUD_BAUD3_MASK                      equ 0008h
SPI1BAUD_BAUD4_POSN                      equ 0004h
SPI1BAUD_BAUD4_POSITION                  equ 0004h
SPI1BAUD_BAUD4_SIZE                      equ 0001h
SPI1BAUD_BAUD4_LENGTH                    equ 0001h
SPI1BAUD_BAUD4_MASK                      equ 0010h
SPI1BAUD_BAUD5_POSN                      equ 0005h
SPI1BAUD_BAUD5_POSITION                  equ 0005h
SPI1BAUD_BAUD5_SIZE                      equ 0001h
SPI1BAUD_BAUD5_LENGTH                    equ 0001h
SPI1BAUD_BAUD5_MASK                      equ 0020h
SPI1BAUD_BAUD6_POSN                      equ 0006h
SPI1BAUD_BAUD6_POSITION                  equ 0006h
SPI1BAUD_BAUD6_SIZE                      equ 0001h
SPI1BAUD_BAUD6_LENGTH                    equ 0001h
SPI1BAUD_BAUD6_MASK                      equ 0040h
SPI1BAUD_BAUD7_POSN                      equ 0007h
SPI1BAUD_BAUD7_POSITION                  equ 0007h
SPI1BAUD_BAUD7_SIZE                      equ 0001h
SPI1BAUD_BAUD7_LENGTH                    equ 0001h
SPI1BAUD_BAUD7_MASK                      equ 0080h

// Register: SPI1INTF
#define SPI1INTF SPI1INTF
SPI1INTF                                 equ 01E1h
// bitfield definitions
SPI1INTF_TXUIF_POSN                      equ 0001h
SPI1INTF_TXUIF_POSITION                  equ 0001h
SPI1INTF_TXUIF_SIZE                      equ 0001h
SPI1INTF_TXUIF_LENGTH                    equ 0001h
SPI1INTF_TXUIF_MASK                      equ 0002h
SPI1INTF_RXOIF_POSN                      equ 0002h
SPI1INTF_RXOIF_POSITION                  equ 0002h
SPI1INTF_RXOIF_SIZE                      equ 0001h
SPI1INTF_RXOIF_LENGTH                    equ 0001h
SPI1INTF_RXOIF_MASK                      equ 0004h
SPI1INTF_EOSIF_POSN                      equ 0004h
SPI1INTF_EOSIF_POSITION                  equ 0004h
SPI1INTF_EOSIF_SIZE                      equ 0001h
SPI1INTF_EOSIF_LENGTH                    equ 0001h
SPI1INTF_EOSIF_MASK                      equ 0010h
SPI1INTF_SOSIF_POSN                      equ 0005h
SPI1INTF_SOSIF_POSITION                  equ 0005h
SPI1INTF_SOSIF_SIZE                      equ 0001h
SPI1INTF_SOSIF_LENGTH                    equ 0001h
SPI1INTF_SOSIF_MASK                      equ 0020h
SPI1INTF_TCZIF_POSN                      equ 0006h
SPI1INTF_TCZIF_POSITION                  equ 0006h
SPI1INTF_TCZIF_SIZE                      equ 0001h
SPI1INTF_TCZIF_LENGTH                    equ 0001h
SPI1INTF_TCZIF_MASK                      equ 0040h
SPI1INTF_SRMTIF_POSN                     equ 0007h
SPI1INTF_SRMTIF_POSITION                 equ 0007h
SPI1INTF_SRMTIF_SIZE                     equ 0001h
SPI1INTF_SRMTIF_LENGTH                   equ 0001h
SPI1INTF_SRMTIF_MASK                     equ 0080h
SPI1INTF_SPI1TXUIF_POSN                  equ 0001h
SPI1INTF_SPI1TXUIF_POSITION              equ 0001h
SPI1INTF_SPI1TXUIF_SIZE                  equ 0001h
SPI1INTF_SPI1TXUIF_LENGTH                equ 0001h
SPI1INTF_SPI1TXUIF_MASK                  equ 0002h
SPI1INTF_SPI1RXOIF_POSN                  equ 0002h
SPI1INTF_SPI1RXOIF_POSITION              equ 0002h
SPI1INTF_SPI1RXOIF_SIZE                  equ 0001h
SPI1INTF_SPI1RXOIF_LENGTH                equ 0001h
SPI1INTF_SPI1RXOIF_MASK                  equ 0004h
SPI1INTF_SPI1EOSIF_POSN                  equ 0004h
SPI1INTF_SPI1EOSIF_POSITION              equ 0004h
SPI1INTF_SPI1EOSIF_SIZE                  equ 0001h
SPI1INTF_SPI1EOSIF_LENGTH                equ 0001h
SPI1INTF_SPI1EOSIF_MASK                  equ 0010h
SPI1INTF_SPI1SOSIF_POSN                  equ 0005h
SPI1INTF_SPI1SOSIF_POSITION              equ 0005h
SPI1INTF_SPI1SOSIF_SIZE                  equ 0001h
SPI1INTF_SPI1SOSIF_LENGTH                equ 0001h
SPI1INTF_SPI1SOSIF_MASK                  equ 0020h
SPI1INTF_SPI1TCZIF_POSN                  equ 0006h
SPI1INTF_SPI1TCZIF_POSITION              equ 0006h
SPI1INTF_SPI1TCZIF_SIZE                  equ 0001h
SPI1INTF_SPI1TCZIF_LENGTH                equ 0001h
SPI1INTF_SPI1TCZIF_MASK                  equ 0040h
SPI1INTF_SPI1SRMTIF_POSN                 equ 0007h
SPI1INTF_SPI1SRMTIF_POSITION             equ 0007h
SPI1INTF_SPI1SRMTIF_SIZE                 equ 0001h
SPI1INTF_SPI1SRMTIF_LENGTH               equ 0001h
SPI1INTF_SPI1SRMTIF_MASK                 equ 0080h

// Register: SPI1INTE
#define SPI1INTE SPI1INTE
SPI1INTE                                 equ 01E2h
// bitfield definitions
SPI1INTE_TXUIE_POSN                      equ 0001h
SPI1INTE_TXUIE_POSITION                  equ 0001h
SPI1INTE_TXUIE_SIZE                      equ 0001h
SPI1INTE_TXUIE_LENGTH                    equ 0001h
SPI1INTE_TXUIE_MASK                      equ 0002h
SPI1INTE_RXOIE_POSN                      equ 0002h
SPI1INTE_RXOIE_POSITION                  equ 0002h
SPI1INTE_RXOIE_SIZE                      equ 0001h
SPI1INTE_RXOIE_LENGTH                    equ 0001h
SPI1INTE_RXOIE_MASK                      equ 0004h
SPI1INTE_EOSIE_POSN                      equ 0004h
SPI1INTE_EOSIE_POSITION                  equ 0004h
SPI1INTE_EOSIE_SIZE                      equ 0001h
SPI1INTE_EOSIE_LENGTH                    equ 0001h
SPI1INTE_EOSIE_MASK                      equ 0010h
SPI1INTE_SOSIE_POSN                      equ 0005h
SPI1INTE_SOSIE_POSITION                  equ 0005h
SPI1INTE_SOSIE_SIZE                      equ 0001h
SPI1INTE_SOSIE_LENGTH                    equ 0001h
SPI1INTE_SOSIE_MASK                      equ 0020h
SPI1INTE_TCZIE_POSN                      equ 0006h
SPI1INTE_TCZIE_POSITION                  equ 0006h
SPI1INTE_TCZIE_SIZE                      equ 0001h
SPI1INTE_TCZIE_LENGTH                    equ 0001h
SPI1INTE_TCZIE_MASK                      equ 0040h
SPI1INTE_SRMTIE_POSN                     equ 0007h
SPI1INTE_SRMTIE_POSITION                 equ 0007h
SPI1INTE_SRMTIE_SIZE                     equ 0001h
SPI1INTE_SRMTIE_LENGTH                   equ 0001h
SPI1INTE_SRMTIE_MASK                     equ 0080h
SPI1INTE_SPI1TXUIE_POSN                  equ 0001h
SPI1INTE_SPI1TXUIE_POSITION              equ 0001h
SPI1INTE_SPI1TXUIE_SIZE                  equ 0001h
SPI1INTE_SPI1TXUIE_LENGTH                equ 0001h
SPI1INTE_SPI1TXUIE_MASK                  equ 0002h
SPI1INTE_SPI1RXOIE_POSN                  equ 0002h
SPI1INTE_SPI1RXOIE_POSITION              equ 0002h
SPI1INTE_SPI1RXOIE_SIZE                  equ 0001h
SPI1INTE_SPI1RXOIE_LENGTH                equ 0001h
SPI1INTE_SPI1RXOIE_MASK                  equ 0004h
SPI1INTE_SPI1EOSIE_POSN                  equ 0004h
SPI1INTE_SPI1EOSIE_POSITION              equ 0004h
SPI1INTE_SPI1EOSIE_SIZE                  equ 0001h
SPI1INTE_SPI1EOSIE_LENGTH                equ 0001h
SPI1INTE_SPI1EOSIE_MASK                  equ 0010h
SPI1INTE_SPI1SOSIE_POSN                  equ 0005h
SPI1INTE_SPI1SOSIE_POSITION              equ 0005h
SPI1INTE_SPI1SOSIE_SIZE                  equ 0001h
SPI1INTE_SPI1SOSIE_LENGTH                equ 0001h
SPI1INTE_SPI1SOSIE_MASK                  equ 0020h
SPI1INTE_SPI1TCZIE_POSN                  equ 0006h
SPI1INTE_SPI1TCZIE_POSITION              equ 0006h
SPI1INTE_SPI1TCZIE_SIZE                  equ 0001h
SPI1INTE_SPI1TCZIE_LENGTH                equ 0001h
SPI1INTE_SPI1TCZIE_MASK                  equ 0040h
SPI1INTE_SPI1SRMTIE_POSN                 equ 0007h
SPI1INTE_SPI1SRMTIE_POSITION             equ 0007h
SPI1INTE_SPI1SRMTIE_SIZE                 equ 0001h
SPI1INTE_SPI1SRMTIE_LENGTH               equ 0001h
SPI1INTE_SPI1SRMTIE_MASK                 equ 0080h

// Register: SPI1CLK
#define SPI1CLK SPI1CLK
SPI1CLK                                  equ 01E3h
// bitfield definitions
SPI1CLK_CLKSEL_POSN                      equ 0000h
SPI1CLK_CLKSEL_POSITION                  equ 0000h
SPI1CLK_CLKSEL_SIZE                      equ 0008h
SPI1CLK_CLKSEL_LENGTH                    equ 0008h
SPI1CLK_CLKSEL_MASK                      equ 00FFh
SPI1CLK_CLKSEL0_POSN                     equ 0000h
SPI1CLK_CLKSEL0_POSITION                 equ 0000h
SPI1CLK_CLKSEL0_SIZE                     equ 0001h
SPI1CLK_CLKSEL0_LENGTH                   equ 0001h
SPI1CLK_CLKSEL0_MASK                     equ 0001h
SPI1CLK_CLKSEL1_POSN                     equ 0001h
SPI1CLK_CLKSEL1_POSITION                 equ 0001h
SPI1CLK_CLKSEL1_SIZE                     equ 0001h
SPI1CLK_CLKSEL1_LENGTH                   equ 0001h
SPI1CLK_CLKSEL1_MASK                     equ 0002h
SPI1CLK_CLKSEL2_POSN                     equ 0002h
SPI1CLK_CLKSEL2_POSITION                 equ 0002h
SPI1CLK_CLKSEL2_SIZE                     equ 0001h
SPI1CLK_CLKSEL2_LENGTH                   equ 0001h
SPI1CLK_CLKSEL2_MASK                     equ 0004h
SPI1CLK_CLKSEL3_POSN                     equ 0003h
SPI1CLK_CLKSEL3_POSITION                 equ 0003h
SPI1CLK_CLKSEL3_SIZE                     equ 0001h
SPI1CLK_CLKSEL3_LENGTH                   equ 0001h
SPI1CLK_CLKSEL3_MASK                     equ 0008h
SPI1CLK_SPI1CLKSEL_POSN                  equ 0000h
SPI1CLK_SPI1CLKSEL_POSITION              equ 0000h
SPI1CLK_SPI1CLKSEL_SIZE                  equ 0008h
SPI1CLK_SPI1CLKSEL_LENGTH                equ 0008h
SPI1CLK_SPI1CLKSEL_MASK                  equ 00FFh
SPI1CLK_SPI1CLKSEL0_POSN                 equ 0000h
SPI1CLK_SPI1CLKSEL0_POSITION             equ 0000h
SPI1CLK_SPI1CLKSEL0_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL0_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL0_MASK                 equ 0001h
SPI1CLK_SPI1CLKSEL1_POSN                 equ 0001h
SPI1CLK_SPI1CLKSEL1_POSITION             equ 0001h
SPI1CLK_SPI1CLKSEL1_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL1_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL1_MASK                 equ 0002h
SPI1CLK_SPI1CLKSEL2_POSN                 equ 0002h
SPI1CLK_SPI1CLKSEL2_POSITION             equ 0002h
SPI1CLK_SPI1CLKSEL2_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL2_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL2_MASK                 equ 0004h
SPI1CLK_SPI1CLKSEL3_POSN                 equ 0003h
SPI1CLK_SPI1CLKSEL3_POSITION             equ 0003h
SPI1CLK_SPI1CLKSEL3_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL3_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL3_MASK                 equ 0008h

// Register: I2C1STAT0
#define I2C1STAT0 I2C1STAT0
I2C1STAT0                                equ 01E4h
// bitfield definitions
I2C1STAT0_D_POSN                         equ 0003h
I2C1STAT0_D_POSITION                     equ 0003h
I2C1STAT0_D_SIZE                         equ 0001h
I2C1STAT0_D_LENGTH                       equ 0001h
I2C1STAT0_D_MASK                         equ 0008h
I2C1STAT0_R_POSN                         equ 0004h
I2C1STAT0_R_POSITION                     equ 0004h
I2C1STAT0_R_SIZE                         equ 0001h
I2C1STAT0_R_LENGTH                       equ 0001h
I2C1STAT0_R_MASK                         equ 0010h
I2C1STAT0_MMA_POSN                       equ 0005h
I2C1STAT0_MMA_POSITION                   equ 0005h
I2C1STAT0_MMA_SIZE                       equ 0001h
I2C1STAT0_MMA_LENGTH                     equ 0001h
I2C1STAT0_MMA_MASK                       equ 0020h
I2C1STAT0_SMA_POSN                       equ 0006h
I2C1STAT0_SMA_POSITION                   equ 0006h
I2C1STAT0_SMA_SIZE                       equ 0001h
I2C1STAT0_SMA_LENGTH                     equ 0001h
I2C1STAT0_SMA_MASK                       equ 0040h
I2C1STAT0_BFRE_POSN                      equ 0007h
I2C1STAT0_BFRE_POSITION                  equ 0007h
I2C1STAT0_BFRE_SIZE                      equ 0001h
I2C1STAT0_BFRE_LENGTH                    equ 0001h
I2C1STAT0_BFRE_MASK                      equ 0080h
I2C1STAT0_DATA_POSN                      equ 0003h
I2C1STAT0_DATA_POSITION                  equ 0003h
I2C1STAT0_DATA_SIZE                      equ 0001h
I2C1STAT0_DATA_LENGTH                    equ 0001h
I2C1STAT0_DATA_MASK                      equ 0008h
I2C1STAT0_READ_POSN                      equ 0004h
I2C1STAT0_READ_POSITION                  equ 0004h
I2C1STAT0_READ_SIZE                      equ 0001h
I2C1STAT0_READ_LENGTH                    equ 0001h
I2C1STAT0_READ_MASK                      equ 0010h
I2C1STAT0_NOT_ADDRESS_POSN               equ 0003h
I2C1STAT0_NOT_ADDRESS_POSITION           equ 0003h
I2C1STAT0_NOT_ADDRESS_SIZE               equ 0001h
I2C1STAT0_NOT_ADDRESS_LENGTH             equ 0001h
I2C1STAT0_NOT_ADDRESS_MASK               equ 0008h
I2C1STAT0_NOT_WRITE_POSN                 equ 0004h
I2C1STAT0_NOT_WRITE_POSITION             equ 0004h
I2C1STAT0_NOT_WRITE_SIZE                 equ 0001h
I2C1STAT0_NOT_WRITE_LENGTH               equ 0001h
I2C1STAT0_NOT_WRITE_MASK                 equ 0010h
I2C1STAT0_NOT_A_POSN                     equ 0003h
I2C1STAT0_NOT_A_POSITION                 equ 0003h
I2C1STAT0_NOT_A_SIZE                     equ 0001h
I2C1STAT0_NOT_A_LENGTH                   equ 0001h
I2C1STAT0_NOT_A_MASK                     equ 0008h
I2C1STAT0_NOT_W_POSN                     equ 0004h
I2C1STAT0_NOT_W_POSITION                 equ 0004h
I2C1STAT0_NOT_W_SIZE                     equ 0001h
I2C1STAT0_NOT_W_LENGTH                   equ 0001h
I2C1STAT0_NOT_W_MASK                     equ 0010h

// Register: I2C1STAT1
#define I2C1STAT1 I2C1STAT1
I2C1STAT1                                equ 01E5h
// bitfield definitions
I2C1STAT1_RXBF_POSN                      equ 0000h
I2C1STAT1_RXBF_POSITION                  equ 0000h
I2C1STAT1_RXBF_SIZE                      equ 0001h
I2C1STAT1_RXBF_LENGTH                    equ 0001h
I2C1STAT1_RXBF_MASK                      equ 0001h
I2C1STAT1_CLRBF_POSN                     equ 0002h
I2C1STAT1_CLRBF_POSITION                 equ 0002h
I2C1STAT1_CLRBF_SIZE                     equ 0001h
I2C1STAT1_CLRBF_LENGTH                   equ 0001h
I2C1STAT1_CLRBF_MASK                     equ 0004h
I2C1STAT1_RXRE_POSN                      equ 0003h
I2C1STAT1_RXRE_POSITION                  equ 0003h
I2C1STAT1_RXRE_SIZE                      equ 0001h
I2C1STAT1_RXRE_LENGTH                    equ 0001h
I2C1STAT1_RXRE_MASK                      equ 0008h
I2C1STAT1_TXBE_POSN                      equ 0005h
I2C1STAT1_TXBE_POSITION                  equ 0005h
I2C1STAT1_TXBE_SIZE                      equ 0001h
I2C1STAT1_TXBE_LENGTH                    equ 0001h
I2C1STAT1_TXBE_MASK                      equ 0020h
I2C1STAT1_TXWE_POSN                      equ 0007h
I2C1STAT1_TXWE_POSITION                  equ 0007h
I2C1STAT1_TXWE_SIZE                      equ 0001h
I2C1STAT1_TXWE_LENGTH                    equ 0001h
I2C1STAT1_TXWE_MASK                      equ 0080h

// Register: I2C1CON0
#define I2C1CON0 I2C1CON0
I2C1CON0                                 equ 01E6h
// bitfield definitions
I2C1CON0_MODE_POSN                       equ 0000h
I2C1CON0_MODE_POSITION                   equ 0000h
I2C1CON0_MODE_SIZE                       equ 0003h
I2C1CON0_MODE_LENGTH                     equ 0003h
I2C1CON0_MODE_MASK                       equ 0007h
I2C1CON0_MDR_POSN                        equ 0003h
I2C1CON0_MDR_POSITION                    equ 0003h
I2C1CON0_MDR_SIZE                        equ 0001h
I2C1CON0_MDR_LENGTH                      equ 0001h
I2C1CON0_MDR_MASK                        equ 0008h
I2C1CON0_CSTR_POSN                       equ 0004h
I2C1CON0_CSTR_POSITION                   equ 0004h
I2C1CON0_CSTR_SIZE                       equ 0001h
I2C1CON0_CSTR_LENGTH                     equ 0001h
I2C1CON0_CSTR_MASK                       equ 0010h
I2C1CON0_S_POSN                          equ 0005h
I2C1CON0_S_POSITION                      equ 0005h
I2C1CON0_S_SIZE                          equ 0001h
I2C1CON0_S_LENGTH                        equ 0001h
I2C1CON0_S_MASK                          equ 0020h
I2C1CON0_RSEN_POSN                       equ 0006h
I2C1CON0_RSEN_POSITION                   equ 0006h
I2C1CON0_RSEN_SIZE                       equ 0001h
I2C1CON0_RSEN_LENGTH                     equ 0001h
I2C1CON0_RSEN_MASK                       equ 0040h
I2C1CON0_EN_POSN                         equ 0007h
I2C1CON0_EN_POSITION                     equ 0007h
I2C1CON0_EN_SIZE                         equ 0001h
I2C1CON0_EN_LENGTH                       equ 0001h
I2C1CON0_EN_MASK                         equ 0080h
I2C1CON0_MODE0_POSN                      equ 0000h
I2C1CON0_MODE0_POSITION                  equ 0000h
I2C1CON0_MODE0_SIZE                      equ 0001h
I2C1CON0_MODE0_LENGTH                    equ 0001h
I2C1CON0_MODE0_MASK                      equ 0001h
I2C1CON0_MODE1_POSN                      equ 0001h
I2C1CON0_MODE1_POSITION                  equ 0001h
I2C1CON0_MODE1_SIZE                      equ 0001h
I2C1CON0_MODE1_LENGTH                    equ 0001h
I2C1CON0_MODE1_MASK                      equ 0002h
I2C1CON0_MODE2_POSN                      equ 0002h
I2C1CON0_MODE2_POSITION                  equ 0002h
I2C1CON0_MODE2_SIZE                      equ 0001h
I2C1CON0_MODE2_LENGTH                    equ 0001h
I2C1CON0_MODE2_MASK                      equ 0004h
I2C1CON0_I2CEN_POSN                      equ 0007h
I2C1CON0_I2CEN_POSITION                  equ 0007h
I2C1CON0_I2CEN_SIZE                      equ 0001h
I2C1CON0_I2CEN_LENGTH                    equ 0001h
I2C1CON0_I2CEN_MASK                      equ 0080h

// Register: I2C1CON1
#define I2C1CON1 I2C1CON1
I2C1CON1                                 equ 01E7h
// bitfield definitions
I2C1CON1_CSD_POSN                        equ 0000h
I2C1CON1_CSD_POSITION                    equ 0000h
I2C1CON1_CSD_SIZE                        equ 0001h
I2C1CON1_CSD_LENGTH                      equ 0001h
I2C1CON1_CSD_MASK                        equ 0001h
I2C1CON1_TXU_POSN                        equ 0001h
I2C1CON1_TXU_POSITION                    equ 0001h
I2C1CON1_TXU_SIZE                        equ 0001h
I2C1CON1_TXU_LENGTH                      equ 0001h
I2C1CON1_TXU_MASK                        equ 0002h
I2C1CON1_RXO_POSN                        equ 0002h
I2C1CON1_RXO_POSITION                    equ 0002h
I2C1CON1_RXO_SIZE                        equ 0001h
I2C1CON1_RXO_LENGTH                      equ 0001h
I2C1CON1_RXO_MASK                        equ 0004h
I2C1CON1_P_POSN                          equ 0003h
I2C1CON1_P_POSITION                      equ 0003h
I2C1CON1_P_SIZE                          equ 0001h
I2C1CON1_P_LENGTH                        equ 0001h
I2C1CON1_P_MASK                          equ 0008h
I2C1CON1_ACKT_POSN                       equ 0004h
I2C1CON1_ACKT_POSITION                   equ 0004h
I2C1CON1_ACKT_SIZE                       equ 0001h
I2C1CON1_ACKT_LENGTH                     equ 0001h
I2C1CON1_ACKT_MASK                       equ 0010h
I2C1CON1_ACKSTAT_POSN                    equ 0005h
I2C1CON1_ACKSTAT_POSITION                equ 0005h
I2C1CON1_ACKSTAT_SIZE                    equ 0001h
I2C1CON1_ACKSTAT_LENGTH                  equ 0001h
I2C1CON1_ACKSTAT_MASK                    equ 0020h
I2C1CON1_ACKDT_POSN                      equ 0006h
I2C1CON1_ACKDT_POSITION                  equ 0006h
I2C1CON1_ACKDT_SIZE                      equ 0001h
I2C1CON1_ACKDT_LENGTH                    equ 0001h
I2C1CON1_ACKDT_MASK                      equ 0040h
I2C1CON1_ACKCNT_POSN                     equ 0007h
I2C1CON1_ACKCNT_POSITION                 equ 0007h
I2C1CON1_ACKCNT_SIZE                     equ 0001h
I2C1CON1_ACKCNT_LENGTH                   equ 0001h
I2C1CON1_ACKCNT_MASK                     equ 0080h

// Register: I2C1CON2
#define I2C1CON2 I2C1CON2
I2C1CON2                                 equ 01E8h
// bitfield definitions
I2C1CON2_BFRET_POSN                      equ 0000h
I2C1CON2_BFRET_POSITION                  equ 0000h
I2C1CON2_BFRET_SIZE                      equ 0002h
I2C1CON2_BFRET_LENGTH                    equ 0002h
I2C1CON2_BFRET_MASK                      equ 0003h
I2C1CON2_SDAHT_POSN                      equ 0002h
I2C1CON2_SDAHT_POSITION                  equ 0002h
I2C1CON2_SDAHT_SIZE                      equ 0002h
I2C1CON2_SDAHT_LENGTH                    equ 0002h
I2C1CON2_SDAHT_MASK                      equ 000Ch
I2C1CON2_ABD_POSN                        equ 0004h
I2C1CON2_ABD_POSITION                    equ 0004h
I2C1CON2_ABD_SIZE                        equ 0001h
I2C1CON2_ABD_LENGTH                      equ 0001h
I2C1CON2_ABD_MASK                        equ 0010h
I2C1CON2_GCEN_POSN                       equ 0006h
I2C1CON2_GCEN_POSITION                   equ 0006h
I2C1CON2_GCEN_SIZE                       equ 0001h
I2C1CON2_GCEN_LENGTH                     equ 0001h
I2C1CON2_GCEN_MASK                       equ 0040h
I2C1CON2_ACNT_POSN                       equ 0007h
I2C1CON2_ACNT_POSITION                   equ 0007h
I2C1CON2_ACNT_SIZE                       equ 0001h
I2C1CON2_ACNT_LENGTH                     equ 0001h
I2C1CON2_ACNT_MASK                       equ 0080h
I2C1CON2_BFRET0_POSN                     equ 0000h
I2C1CON2_BFRET0_POSITION                 equ 0000h
I2C1CON2_BFRET0_SIZE                     equ 0001h
I2C1CON2_BFRET0_LENGTH                   equ 0001h
I2C1CON2_BFRET0_MASK                     equ 0001h
I2C1CON2_BFRET1_POSN                     equ 0001h
I2C1CON2_BFRET1_POSITION                 equ 0001h
I2C1CON2_BFRET1_SIZE                     equ 0001h
I2C1CON2_BFRET1_LENGTH                   equ 0001h
I2C1CON2_BFRET1_MASK                     equ 0002h
I2C1CON2_SDAHT0_POSN                     equ 0002h
I2C1CON2_SDAHT0_POSITION                 equ 0002h
I2C1CON2_SDAHT0_SIZE                     equ 0001h
I2C1CON2_SDAHT0_LENGTH                   equ 0001h
I2C1CON2_SDAHT0_MASK                     equ 0004h
I2C1CON2_SDAHT1_POSN                     equ 0003h
I2C1CON2_SDAHT1_POSITION                 equ 0003h
I2C1CON2_SDAHT1_SIZE                     equ 0001h
I2C1CON2_SDAHT1_LENGTH                   equ 0001h
I2C1CON2_SDAHT1_MASK                     equ 0008h

// Register: I2C1CON3
#define I2C1CON3 I2C1CON3
I2C1CON3                                 equ 01E9h
// bitfield definitions
I2C1CON3_ACNTMD_POSN                     equ 0000h
I2C1CON3_ACNTMD_POSITION                 equ 0000h
I2C1CON3_ACNTMD_SIZE                     equ 0002h
I2C1CON3_ACNTMD_LENGTH                   equ 0002h
I2C1CON3_ACNTMD_MASK                     equ 0003h
I2C1CON3_FME_POSN                        equ 0002h
I2C1CON3_FME_POSITION                    equ 0002h
I2C1CON3_FME_SIZE                        equ 0002h
I2C1CON3_FME_LENGTH                      equ 0002h
I2C1CON3_FME_MASK                        equ 000Ch
I2C1CON3_BFREDR_POSN                     equ 0004h
I2C1CON3_BFREDR_POSITION                 equ 0004h
I2C1CON3_BFREDR_SIZE                     equ 0001h
I2C1CON3_BFREDR_LENGTH                   equ 0001h
I2C1CON3_BFREDR_MASK                     equ 0010h
I2C1CON3_ACNTMD0_POSN                    equ 0000h
I2C1CON3_ACNTMD0_POSITION                equ 0000h
I2C1CON3_ACNTMD0_SIZE                    equ 0001h
I2C1CON3_ACNTMD0_LENGTH                  equ 0001h
I2C1CON3_ACNTMD0_MASK                    equ 0001h
I2C1CON3_ACNTMD1_POSN                    equ 0001h
I2C1CON3_ACNTMD1_POSITION                equ 0001h
I2C1CON3_ACNTMD1_SIZE                    equ 0001h
I2C1CON3_ACNTMD1_LENGTH                  equ 0001h
I2C1CON3_ACNTMD1_MASK                    equ 0002h
I2C1CON3_FME0_POSN                       equ 0002h
I2C1CON3_FME0_POSITION                   equ 0002h
I2C1CON3_FME0_SIZE                       equ 0001h
I2C1CON3_FME0_LENGTH                     equ 0001h
I2C1CON3_FME0_MASK                       equ 0004h
I2C1CON3_FME1_POSN                       equ 0003h
I2C1CON3_FME1_POSITION                   equ 0003h
I2C1CON3_FME1_SIZE                       equ 0001h
I2C1CON3_FME1_LENGTH                     equ 0001h
I2C1CON3_FME1_MASK                       equ 0008h

// Register: I2C1PIR
#define I2C1PIR I2C1PIR
I2C1PIR                                  equ 01EAh
// bitfield definitions
I2C1PIR_SCIF_POSN                        equ 0000h
I2C1PIR_SCIF_POSITION                    equ 0000h
I2C1PIR_SCIF_SIZE                        equ 0001h
I2C1PIR_SCIF_LENGTH                      equ 0001h
I2C1PIR_SCIF_MASK                        equ 0001h
I2C1PIR_RSCIF_POSN                       equ 0001h
I2C1PIR_RSCIF_POSITION                   equ 0001h
I2C1PIR_RSCIF_SIZE                       equ 0001h
I2C1PIR_RSCIF_LENGTH                     equ 0001h
I2C1PIR_RSCIF_MASK                       equ 0002h
I2C1PIR_PCIF_POSN                        equ 0002h
I2C1PIR_PCIF_POSITION                    equ 0002h
I2C1PIR_PCIF_SIZE                        equ 0001h
I2C1PIR_PCIF_LENGTH                      equ 0001h
I2C1PIR_PCIF_MASK                        equ 0004h
I2C1PIR_ADRIF_POSN                       equ 0003h
I2C1PIR_ADRIF_POSITION                   equ 0003h
I2C1PIR_ADRIF_SIZE                       equ 0001h
I2C1PIR_ADRIF_LENGTH                     equ 0001h
I2C1PIR_ADRIF_MASK                       equ 0008h
I2C1PIR_WRIF_POSN                        equ 0004h
I2C1PIR_WRIF_POSITION                    equ 0004h
I2C1PIR_WRIF_SIZE                        equ 0001h
I2C1PIR_WRIF_LENGTH                      equ 0001h
I2C1PIR_WRIF_MASK                        equ 0010h
I2C1PIR_ACKTIF_POSN                      equ 0006h
I2C1PIR_ACKTIF_POSITION                  equ 0006h
I2C1PIR_ACKTIF_SIZE                      equ 0001h
I2C1PIR_ACKTIF_LENGTH                    equ 0001h
I2C1PIR_ACKTIF_MASK                      equ 0040h
I2C1PIR_CNTIF_POSN                       equ 0007h
I2C1PIR_CNTIF_POSITION                   equ 0007h
I2C1PIR_CNTIF_SIZE                       equ 0001h
I2C1PIR_CNTIF_LENGTH                     equ 0001h
I2C1PIR_CNTIF_MASK                       equ 0080h
I2C1PIR_SC1IF_POSN                       equ 0000h
I2C1PIR_SC1IF_POSITION                   equ 0000h
I2C1PIR_SC1IF_SIZE                       equ 0001h
I2C1PIR_SC1IF_LENGTH                     equ 0001h
I2C1PIR_SC1IF_MASK                       equ 0001h
I2C1PIR_RSC1IF_POSN                      equ 0001h
I2C1PIR_RSC1IF_POSITION                  equ 0001h
I2C1PIR_RSC1IF_SIZE                      equ 0001h
I2C1PIR_RSC1IF_LENGTH                    equ 0001h
I2C1PIR_RSC1IF_MASK                      equ 0002h
I2C1PIR_PC1IF_POSN                       equ 0002h
I2C1PIR_PC1IF_POSITION                   equ 0002h
I2C1PIR_PC1IF_SIZE                       equ 0001h
I2C1PIR_PC1IF_LENGTH                     equ 0001h
I2C1PIR_PC1IF_MASK                       equ 0004h
I2C1PIR_ADR1IF_POSN                      equ 0003h
I2C1PIR_ADR1IF_POSITION                  equ 0003h
I2C1PIR_ADR1IF_SIZE                      equ 0001h
I2C1PIR_ADR1IF_LENGTH                    equ 0001h
I2C1PIR_ADR1IF_MASK                      equ 0008h
I2C1PIR_WR1IF_POSN                       equ 0004h
I2C1PIR_WR1IF_POSITION                   equ 0004h
I2C1PIR_WR1IF_SIZE                       equ 0001h
I2C1PIR_WR1IF_LENGTH                     equ 0001h
I2C1PIR_WR1IF_MASK                       equ 0010h
I2C1PIR_ACKT1IF_POSN                     equ 0006h
I2C1PIR_ACKT1IF_POSITION                 equ 0006h
I2C1PIR_ACKT1IF_SIZE                     equ 0001h
I2C1PIR_ACKT1IF_LENGTH                   equ 0001h
I2C1PIR_ACKT1IF_MASK                     equ 0040h
I2C1PIR_CNT1IF_POSN                      equ 0007h
I2C1PIR_CNT1IF_POSITION                  equ 0007h
I2C1PIR_CNT1IF_SIZE                      equ 0001h
I2C1PIR_CNT1IF_LENGTH                    equ 0001h
I2C1PIR_CNT1IF_MASK                      equ 0080h

// Register: I2C1PIE
#define I2C1PIE I2C1PIE
I2C1PIE                                  equ 01EBh
// bitfield definitions
I2C1PIE_SCIE_POSN                        equ 0000h
I2C1PIE_SCIE_POSITION                    equ 0000h
I2C1PIE_SCIE_SIZE                        equ 0001h
I2C1PIE_SCIE_LENGTH                      equ 0001h
I2C1PIE_SCIE_MASK                        equ 0001h
I2C1PIE_RSCIE_POSN                       equ 0001h
I2C1PIE_RSCIE_POSITION                   equ 0001h
I2C1PIE_RSCIE_SIZE                       equ 0001h
I2C1PIE_RSCIE_LENGTH                     equ 0001h
I2C1PIE_RSCIE_MASK                       equ 0002h
I2C1PIE_PCIE_POSN                        equ 0002h
I2C1PIE_PCIE_POSITION                    equ 0002h
I2C1PIE_PCIE_SIZE                        equ 0001h
I2C1PIE_PCIE_LENGTH                      equ 0001h
I2C1PIE_PCIE_MASK                        equ 0004h
I2C1PIE_ADRIE_POSN                       equ 0003h
I2C1PIE_ADRIE_POSITION                   equ 0003h
I2C1PIE_ADRIE_SIZE                       equ 0001h
I2C1PIE_ADRIE_LENGTH                     equ 0001h
I2C1PIE_ADRIE_MASK                       equ 0008h
I2C1PIE_WRIE_POSN                        equ 0004h
I2C1PIE_WRIE_POSITION                    equ 0004h
I2C1PIE_WRIE_SIZE                        equ 0001h
I2C1PIE_WRIE_LENGTH                      equ 0001h
I2C1PIE_WRIE_MASK                        equ 0010h
I2C1PIE_ACKTIE_POSN                      equ 0006h
I2C1PIE_ACKTIE_POSITION                  equ 0006h
I2C1PIE_ACKTIE_SIZE                      equ 0001h
I2C1PIE_ACKTIE_LENGTH                    equ 0001h
I2C1PIE_ACKTIE_MASK                      equ 0040h
I2C1PIE_CNTIE_POSN                       equ 0007h
I2C1PIE_CNTIE_POSITION                   equ 0007h
I2C1PIE_CNTIE_SIZE                       equ 0001h
I2C1PIE_CNTIE_LENGTH                     equ 0001h
I2C1PIE_CNTIE_MASK                       equ 0080h
I2C1PIE_SC1IE_POSN                       equ 0000h
I2C1PIE_SC1IE_POSITION                   equ 0000h
I2C1PIE_SC1IE_SIZE                       equ 0001h
I2C1PIE_SC1IE_LENGTH                     equ 0001h
I2C1PIE_SC1IE_MASK                       equ 0001h
I2C1PIE_RSC1IE_POSN                      equ 0001h
I2C1PIE_RSC1IE_POSITION                  equ 0001h
I2C1PIE_RSC1IE_SIZE                      equ 0001h
I2C1PIE_RSC1IE_LENGTH                    equ 0001h
I2C1PIE_RSC1IE_MASK                      equ 0002h
I2C1PIE_PC1IE_POSN                       equ 0002h
I2C1PIE_PC1IE_POSITION                   equ 0002h
I2C1PIE_PC1IE_SIZE                       equ 0001h
I2C1PIE_PC1IE_LENGTH                     equ 0001h
I2C1PIE_PC1IE_MASK                       equ 0004h
I2C1PIE_ADR1IE_POSN                      equ 0003h
I2C1PIE_ADR1IE_POSITION                  equ 0003h
I2C1PIE_ADR1IE_SIZE                      equ 0001h
I2C1PIE_ADR1IE_LENGTH                    equ 0001h
I2C1PIE_ADR1IE_MASK                      equ 0008h
I2C1PIE_WR1IE_POSN                       equ 0004h
I2C1PIE_WR1IE_POSITION                   equ 0004h
I2C1PIE_WR1IE_SIZE                       equ 0001h
I2C1PIE_WR1IE_LENGTH                     equ 0001h
I2C1PIE_WR1IE_MASK                       equ 0010h
I2C1PIE_ACKT1IE_POSN                     equ 0006h
I2C1PIE_ACKT1IE_POSITION                 equ 0006h
I2C1PIE_ACKT1IE_SIZE                     equ 0001h
I2C1PIE_ACKT1IE_LENGTH                   equ 0001h
I2C1PIE_ACKT1IE_MASK                     equ 0040h
I2C1PIE_CNT1IE_POSN                      equ 0007h
I2C1PIE_CNT1IE_POSITION                  equ 0007h
I2C1PIE_CNT1IE_SIZE                      equ 0001h
I2C1PIE_CNT1IE_LENGTH                    equ 0001h
I2C1PIE_CNT1IE_MASK                      equ 0080h

// Register: I2C1ERR
#define I2C1ERR I2C1ERR
I2C1ERR                                  equ 01ECh
// bitfield definitions
I2C1ERR_NACKIE_POSN                      equ 0000h
I2C1ERR_NACKIE_POSITION                  equ 0000h
I2C1ERR_NACKIE_SIZE                      equ 0001h
I2C1ERR_NACKIE_LENGTH                    equ 0001h
I2C1ERR_NACKIE_MASK                      equ 0001h
I2C1ERR_BCLIE_POSN                       equ 0001h
I2C1ERR_BCLIE_POSITION                   equ 0001h
I2C1ERR_BCLIE_SIZE                       equ 0001h
I2C1ERR_BCLIE_LENGTH                     equ 0001h
I2C1ERR_BCLIE_MASK                       equ 0002h
I2C1ERR_BTOIE_POSN                       equ 0002h
I2C1ERR_BTOIE_POSITION                   equ 0002h
I2C1ERR_BTOIE_SIZE                       equ 0001h
I2C1ERR_BTOIE_LENGTH                     equ 0001h
I2C1ERR_BTOIE_MASK                       equ 0004h
I2C1ERR_NACKIF_POSN                      equ 0004h
I2C1ERR_NACKIF_POSITION                  equ 0004h
I2C1ERR_NACKIF_SIZE                      equ 0001h
I2C1ERR_NACKIF_LENGTH                    equ 0001h
I2C1ERR_NACKIF_MASK                      equ 0010h
I2C1ERR_BCLIF_POSN                       equ 0005h
I2C1ERR_BCLIF_POSITION                   equ 0005h
I2C1ERR_BCLIF_SIZE                       equ 0001h
I2C1ERR_BCLIF_LENGTH                     equ 0001h
I2C1ERR_BCLIF_MASK                       equ 0020h
I2C1ERR_BTOIF_POSN                       equ 0006h
I2C1ERR_BTOIF_POSITION                   equ 0006h
I2C1ERR_BTOIF_SIZE                       equ 0001h
I2C1ERR_BTOIF_LENGTH                     equ 0001h
I2C1ERR_BTOIF_MASK                       equ 0040h
I2C1ERR_NACK1IE_POSN                     equ 0000h
I2C1ERR_NACK1IE_POSITION                 equ 0000h
I2C1ERR_NACK1IE_SIZE                     equ 0001h
I2C1ERR_NACK1IE_LENGTH                   equ 0001h
I2C1ERR_NACK1IE_MASK                     equ 0001h
I2C1ERR_BCL1IE_POSN                      equ 0001h
I2C1ERR_BCL1IE_POSITION                  equ 0001h
I2C1ERR_BCL1IE_SIZE                      equ 0001h
I2C1ERR_BCL1IE_LENGTH                    equ 0001h
I2C1ERR_BCL1IE_MASK                      equ 0002h
I2C1ERR_BTO1IE_POSN                      equ 0002h
I2C1ERR_BTO1IE_POSITION                  equ 0002h
I2C1ERR_BTO1IE_SIZE                      equ 0001h
I2C1ERR_BTO1IE_LENGTH                    equ 0001h
I2C1ERR_BTO1IE_MASK                      equ 0004h
I2C1ERR_NACK1IF_POSN                     equ 0004h
I2C1ERR_NACK1IF_POSITION                 equ 0004h
I2C1ERR_NACK1IF_SIZE                     equ 0001h
I2C1ERR_NACK1IF_LENGTH                   equ 0001h
I2C1ERR_NACK1IF_MASK                     equ 0010h
I2C1ERR_BCL1IF_POSN                      equ 0005h
I2C1ERR_BCL1IF_POSITION                  equ 0005h
I2C1ERR_BCL1IF_SIZE                      equ 0001h
I2C1ERR_BCL1IF_LENGTH                    equ 0001h
I2C1ERR_BCL1IF_MASK                      equ 0020h
I2C1ERR_BTO1IF_POSN                      equ 0006h
I2C1ERR_BTO1IF_POSITION                  equ 0006h
I2C1ERR_BTO1IF_SIZE                      equ 0001h
I2C1ERR_BTO1IF_LENGTH                    equ 0001h
I2C1ERR_BTO1IF_MASK                      equ 0040h

// Register: I2C1CNT
#define I2C1CNT I2C1CNT
I2C1CNT                                  equ 01EDh

// Register: I2C1CNTL
#define I2C1CNTL I2C1CNTL
I2C1CNTL                                 equ 01EDh
// bitfield definitions
I2C1CNTL_CNT_POSN                        equ 0000h
I2C1CNTL_CNT_POSITION                    equ 0000h
I2C1CNTL_CNT_SIZE                        equ 0008h
I2C1CNTL_CNT_LENGTH                      equ 0008h
I2C1CNTL_CNT_MASK                        equ 00FFh
I2C1CNTL_CNT0_POSN                       equ 0000h
I2C1CNTL_CNT0_POSITION                   equ 0000h
I2C1CNTL_CNT0_SIZE                       equ 0001h
I2C1CNTL_CNT0_LENGTH                     equ 0001h
I2C1CNTL_CNT0_MASK                       equ 0001h
I2C1CNTL_CNT1_POSN                       equ 0001h
I2C1CNTL_CNT1_POSITION                   equ 0001h
I2C1CNTL_CNT1_SIZE                       equ 0001h
I2C1CNTL_CNT1_LENGTH                     equ 0001h
I2C1CNTL_CNT1_MASK                       equ 0002h
I2C1CNTL_CNT2_POSN                       equ 0002h
I2C1CNTL_CNT2_POSITION                   equ 0002h
I2C1CNTL_CNT2_SIZE                       equ 0001h
I2C1CNTL_CNT2_LENGTH                     equ 0001h
I2C1CNTL_CNT2_MASK                       equ 0004h
I2C1CNTL_CNT3_POSN                       equ 0003h
I2C1CNTL_CNT3_POSITION                   equ 0003h
I2C1CNTL_CNT3_SIZE                       equ 0001h
I2C1CNTL_CNT3_LENGTH                     equ 0001h
I2C1CNTL_CNT3_MASK                       equ 0008h
I2C1CNTL_CNT4_POSN                       equ 0004h
I2C1CNTL_CNT4_POSITION                   equ 0004h
I2C1CNTL_CNT4_SIZE                       equ 0001h
I2C1CNTL_CNT4_LENGTH                     equ 0001h
I2C1CNTL_CNT4_MASK                       equ 0010h
I2C1CNTL_CNT5_POSN                       equ 0005h
I2C1CNTL_CNT5_POSITION                   equ 0005h
I2C1CNTL_CNT5_SIZE                       equ 0001h
I2C1CNTL_CNT5_LENGTH                     equ 0001h
I2C1CNTL_CNT5_MASK                       equ 0020h
I2C1CNTL_CNT6_POSN                       equ 0006h
I2C1CNTL_CNT6_POSITION                   equ 0006h
I2C1CNTL_CNT6_SIZE                       equ 0001h
I2C1CNTL_CNT6_LENGTH                     equ 0001h
I2C1CNTL_CNT6_MASK                       equ 0040h
I2C1CNTL_CNT7_POSN                       equ 0007h
I2C1CNTL_CNT7_POSITION                   equ 0007h
I2C1CNTL_CNT7_SIZE                       equ 0001h
I2C1CNTL_CNT7_LENGTH                     equ 0001h
I2C1CNTL_CNT7_MASK                       equ 0080h
I2C1CNTL_I2C1CNT_POSN                    equ 0000h
I2C1CNTL_I2C1CNT_POSITION                equ 0000h
I2C1CNTL_I2C1CNT_SIZE                    equ 0008h
I2C1CNTL_I2C1CNT_LENGTH                  equ 0008h
I2C1CNTL_I2C1CNT_MASK                    equ 00FFh
I2C1CNTL_I2C1CNT0_POSN                   equ 0000h
I2C1CNTL_I2C1CNT0_POSITION               equ 0000h
I2C1CNTL_I2C1CNT0_SIZE                   equ 0001h
I2C1CNTL_I2C1CNT0_LENGTH                 equ 0001h
I2C1CNTL_I2C1CNT0_MASK                   equ 0001h
I2C1CNTL_I2C1CNT1_POSN                   equ 0001h
I2C1CNTL_I2C1CNT1_POSITION               equ 0001h
I2C1CNTL_I2C1CNT1_SIZE                   equ 0001h
I2C1CNTL_I2C1CNT1_LENGTH                 equ 0001h
I2C1CNTL_I2C1CNT1_MASK                   equ 0002h
I2C1CNTL_I2C1CNT2_POSN                   equ 0002h
I2C1CNTL_I2C1CNT2_POSITION               equ 0002h
I2C1CNTL_I2C1CNT2_SIZE                   equ 0001h
I2C1CNTL_I2C1CNT2_LENGTH                 equ 0001h
I2C1CNTL_I2C1CNT2_MASK                   equ 0004h
I2C1CNTL_I2C1CNT3_POSN                   equ 0003h
I2C1CNTL_I2C1CNT3_POSITION               equ 0003h
I2C1CNTL_I2C1CNT3_SIZE                   equ 0001h
I2C1CNTL_I2C1CNT3_LENGTH                 equ 0001h
I2C1CNTL_I2C1CNT3_MASK                   equ 0008h
I2C1CNTL_I2C1CNT4_POSN                   equ 0004h
I2C1CNTL_I2C1CNT4_POSITION               equ 0004h
I2C1CNTL_I2C1CNT4_SIZE                   equ 0001h
I2C1CNTL_I2C1CNT4_LENGTH                 equ 0001h
I2C1CNTL_I2C1CNT4_MASK                   equ 0010h
I2C1CNTL_I2C1CNT5_POSN                   equ 0005h
I2C1CNTL_I2C1CNT5_POSITION               equ 0005h
I2C1CNTL_I2C1CNT5_SIZE                   equ 0001h
I2C1CNTL_I2C1CNT5_LENGTH                 equ 0001h
I2C1CNTL_I2C1CNT5_MASK                   equ 0020h
I2C1CNTL_I2C1CNT6_POSN                   equ 0006h
I2C1CNTL_I2C1CNT6_POSITION               equ 0006h
I2C1CNTL_I2C1CNT6_SIZE                   equ 0001h
I2C1CNTL_I2C1CNT6_LENGTH                 equ 0001h
I2C1CNTL_I2C1CNT6_MASK                   equ 0040h
I2C1CNTL_I2C1CNT7_POSN                   equ 0007h
I2C1CNTL_I2C1CNT7_POSITION               equ 0007h
I2C1CNTL_I2C1CNT7_SIZE                   equ 0001h
I2C1CNTL_I2C1CNT7_LENGTH                 equ 0001h
I2C1CNTL_I2C1CNT7_MASK                   equ 0080h

// Register: I2C1CNTH
#define I2C1CNTH I2C1CNTH
I2C1CNTH                                 equ 01EEh
// bitfield definitions
I2C1CNTH_CNT_POSN                        equ 0000h
I2C1CNTH_CNT_POSITION                    equ 0000h
I2C1CNTH_CNT_SIZE                        equ 0008h
I2C1CNTH_CNT_LENGTH                      equ 0008h
I2C1CNTH_CNT_MASK                        equ 00FFh
I2C1CNTH_CNT8_POSN                       equ 0000h
I2C1CNTH_CNT8_POSITION                   equ 0000h
I2C1CNTH_CNT8_SIZE                       equ 0001h
I2C1CNTH_CNT8_LENGTH                     equ 0001h
I2C1CNTH_CNT8_MASK                       equ 0001h
I2C1CNTH_CNT9_POSN                       equ 0001h
I2C1CNTH_CNT9_POSITION                   equ 0001h
I2C1CNTH_CNT9_SIZE                       equ 0001h
I2C1CNTH_CNT9_LENGTH                     equ 0001h
I2C1CNTH_CNT9_MASK                       equ 0002h
I2C1CNTH_CNT10_POSN                      equ 0002h
I2C1CNTH_CNT10_POSITION                  equ 0002h
I2C1CNTH_CNT10_SIZE                      equ 0001h
I2C1CNTH_CNT10_LENGTH                    equ 0001h
I2C1CNTH_CNT10_MASK                      equ 0004h
I2C1CNTH_CNT11_POSN                      equ 0003h
I2C1CNTH_CNT11_POSITION                  equ 0003h
I2C1CNTH_CNT11_SIZE                      equ 0001h
I2C1CNTH_CNT11_LENGTH                    equ 0001h
I2C1CNTH_CNT11_MASK                      equ 0008h
I2C1CNTH_CNT12_POSN                      equ 0004h
I2C1CNTH_CNT12_POSITION                  equ 0004h
I2C1CNTH_CNT12_SIZE                      equ 0001h
I2C1CNTH_CNT12_LENGTH                    equ 0001h
I2C1CNTH_CNT12_MASK                      equ 0010h
I2C1CNTH_CNT13_POSN                      equ 0005h
I2C1CNTH_CNT13_POSITION                  equ 0005h
I2C1CNTH_CNT13_SIZE                      equ 0001h
I2C1CNTH_CNT13_LENGTH                    equ 0001h
I2C1CNTH_CNT13_MASK                      equ 0020h
I2C1CNTH_CNT14_POSN                      equ 0006h
I2C1CNTH_CNT14_POSITION                  equ 0006h
I2C1CNTH_CNT14_SIZE                      equ 0001h
I2C1CNTH_CNT14_LENGTH                    equ 0001h
I2C1CNTH_CNT14_MASK                      equ 0040h
I2C1CNTH_CNT15_POSN                      equ 0007h
I2C1CNTH_CNT15_POSITION                  equ 0007h
I2C1CNTH_CNT15_SIZE                      equ 0001h
I2C1CNTH_CNT15_LENGTH                    equ 0001h
I2C1CNTH_CNT15_MASK                      equ 0080h
I2C1CNTH_I2C1CNT_POSN                    equ 0000h
I2C1CNTH_I2C1CNT_POSITION                equ 0000h
I2C1CNTH_I2C1CNT_SIZE                    equ 0008h
I2C1CNTH_I2C1CNT_LENGTH                  equ 0008h
I2C1CNTH_I2C1CNT_MASK                    equ 00FFh
I2C1CNTH_I2C1CNT8_POSN                   equ 0000h
I2C1CNTH_I2C1CNT8_POSITION               equ 0000h
I2C1CNTH_I2C1CNT8_SIZE                   equ 0001h
I2C1CNTH_I2C1CNT8_LENGTH                 equ 0001h
I2C1CNTH_I2C1CNT8_MASK                   equ 0001h
I2C1CNTH_I2C1CNT9_POSN                   equ 0001h
I2C1CNTH_I2C1CNT9_POSITION               equ 0001h
I2C1CNTH_I2C1CNT9_SIZE                   equ 0001h
I2C1CNTH_I2C1CNT9_LENGTH                 equ 0001h
I2C1CNTH_I2C1CNT9_MASK                   equ 0002h
I2C1CNTH_I2C1CNT10_POSN                  equ 0002h
I2C1CNTH_I2C1CNT10_POSITION              equ 0002h
I2C1CNTH_I2C1CNT10_SIZE                  equ 0001h
I2C1CNTH_I2C1CNT10_LENGTH                equ 0001h
I2C1CNTH_I2C1CNT10_MASK                  equ 0004h
I2C1CNTH_I2C1CNT11_POSN                  equ 0003h
I2C1CNTH_I2C1CNT11_POSITION              equ 0003h
I2C1CNTH_I2C1CNT11_SIZE                  equ 0001h
I2C1CNTH_I2C1CNT11_LENGTH                equ 0001h
I2C1CNTH_I2C1CNT11_MASK                  equ 0008h
I2C1CNTH_I2C1CNT12_POSN                  equ 0004h
I2C1CNTH_I2C1CNT12_POSITION              equ 0004h
I2C1CNTH_I2C1CNT12_SIZE                  equ 0001h
I2C1CNTH_I2C1CNT12_LENGTH                equ 0001h
I2C1CNTH_I2C1CNT12_MASK                  equ 0010h
I2C1CNTH_I2C1CNT13_POSN                  equ 0005h
I2C1CNTH_I2C1CNT13_POSITION              equ 0005h
I2C1CNTH_I2C1CNT13_SIZE                  equ 0001h
I2C1CNTH_I2C1CNT13_LENGTH                equ 0001h
I2C1CNTH_I2C1CNT13_MASK                  equ 0020h
I2C1CNTH_I2C1CNT14_POSN                  equ 0006h
I2C1CNTH_I2C1CNT14_POSITION              equ 0006h
I2C1CNTH_I2C1CNT14_SIZE                  equ 0001h
I2C1CNTH_I2C1CNT14_LENGTH                equ 0001h
I2C1CNTH_I2C1CNT14_MASK                  equ 0040h
I2C1CNTH_I2C1CNT15_POSN                  equ 0007h
I2C1CNTH_I2C1CNT15_POSITION              equ 0007h
I2C1CNTH_I2C1CNT15_SIZE                  equ 0001h
I2C1CNTH_I2C1CNT15_LENGTH                equ 0001h
I2C1CNTH_I2C1CNT15_MASK                  equ 0080h

// Register: I2C1RXB
#define I2C1RXB I2C1RXB
I2C1RXB                                  equ 01EFh
// bitfield definitions
I2C1RXB_RXB_POSN                         equ 0000h
I2C1RXB_RXB_POSITION                     equ 0000h
I2C1RXB_RXB_SIZE                         equ 0008h
I2C1RXB_RXB_LENGTH                       equ 0008h
I2C1RXB_RXB_MASK                         equ 00FFh

// Register: I2C1TXB
#define I2C1TXB I2C1TXB
I2C1TXB                                  equ 01F0h
// bitfield definitions
I2C1TXB_TXB_POSN                         equ 0000h
I2C1TXB_TXB_POSITION                     equ 0000h
I2C1TXB_TXB_SIZE                         equ 0008h
I2C1TXB_TXB_LENGTH                       equ 0008h
I2C1TXB_TXB_MASK                         equ 00FFh

// Register: I2C1ADB0
#define I2C1ADB0 I2C1ADB0
I2C1ADB0                                 equ 01F1h
// bitfield definitions
I2C1ADB0_ADB_POSN                        equ 0000h
I2C1ADB0_ADB_POSITION                    equ 0000h
I2C1ADB0_ADB_SIZE                        equ 0008h
I2C1ADB0_ADB_LENGTH                      equ 0008h
I2C1ADB0_ADB_MASK                        equ 00FFh

// Register: I2C1ADB1
#define I2C1ADB1 I2C1ADB1
I2C1ADB1                                 equ 01F2h
// bitfield definitions
I2C1ADB1_ADB_POSN                        equ 0000h
I2C1ADB1_ADB_POSITION                    equ 0000h
I2C1ADB1_ADB_SIZE                        equ 0008h
I2C1ADB1_ADB_LENGTH                      equ 0008h
I2C1ADB1_ADB_MASK                        equ 00FFh

// Register: I2C1ADR0
#define I2C1ADR0 I2C1ADR0
I2C1ADR0                                 equ 01F3h
// bitfield definitions
I2C1ADR0_ADR_POSN                        equ 0000h
I2C1ADR0_ADR_POSITION                    equ 0000h
I2C1ADR0_ADR_SIZE                        equ 0008h
I2C1ADR0_ADR_LENGTH                      equ 0008h
I2C1ADR0_ADR_MASK                        equ 00FFh

// Register: I2C1ADR1
#define I2C1ADR1 I2C1ADR1
I2C1ADR1                                 equ 01F4h
// bitfield definitions
I2C1ADR1_ADR_POSN                        equ 0001h
I2C1ADR1_ADR_POSITION                    equ 0001h
I2C1ADR1_ADR_SIZE                        equ 0007h
I2C1ADR1_ADR_LENGTH                      equ 0007h
I2C1ADR1_ADR_MASK                        equ 00FEh

// Register: I2C1ADR2
#define I2C1ADR2 I2C1ADR2
I2C1ADR2                                 equ 01F5h
// bitfield definitions
I2C1ADR2_ADR_POSN                        equ 0000h
I2C1ADR2_ADR_POSITION                    equ 0000h
I2C1ADR2_ADR_SIZE                        equ 0008h
I2C1ADR2_ADR_LENGTH                      equ 0008h
I2C1ADR2_ADR_MASK                        equ 00FFh

// Register: I2C1ADR3
#define I2C1ADR3 I2C1ADR3
I2C1ADR3                                 equ 01F6h
// bitfield definitions
I2C1ADR3_ADR_POSN                        equ 0001h
I2C1ADR3_ADR_POSITION                    equ 0001h
I2C1ADR3_ADR_SIZE                        equ 0007h
I2C1ADR3_ADR_LENGTH                      equ 0007h
I2C1ADR3_ADR_MASK                        equ 00FEh

// Register: I2C1BTO
#define I2C1BTO I2C1BTO
I2C1BTO                                  equ 01F7h
// bitfield definitions
I2C1BTO_TOTIME_POSN                      equ 0000h
I2C1BTO_TOTIME_POSITION                  equ 0000h
I2C1BTO_TOTIME_SIZE                      equ 0006h
I2C1BTO_TOTIME_LENGTH                    equ 0006h
I2C1BTO_TOTIME_MASK                      equ 003Fh
I2C1BTO_TOBY32_POSN                      equ 0006h
I2C1BTO_TOBY32_POSITION                  equ 0006h
I2C1BTO_TOBY32_SIZE                      equ 0001h
I2C1BTO_TOBY32_LENGTH                    equ 0001h
I2C1BTO_TOBY32_MASK                      equ 0040h
I2C1BTO_TOREC_POSN                       equ 0007h
I2C1BTO_TOREC_POSITION                   equ 0007h
I2C1BTO_TOREC_SIZE                       equ 0001h
I2C1BTO_TOREC_LENGTH                     equ 0001h
I2C1BTO_TOREC_MASK                       equ 0080h
I2C1BTO_TOTIME0_POSN                     equ 0000h
I2C1BTO_TOTIME0_POSITION                 equ 0000h
I2C1BTO_TOTIME0_SIZE                     equ 0001h
I2C1BTO_TOTIME0_LENGTH                   equ 0001h
I2C1BTO_TOTIME0_MASK                     equ 0001h
I2C1BTO_TOTIME1_POSN                     equ 0001h
I2C1BTO_TOTIME1_POSITION                 equ 0001h
I2C1BTO_TOTIME1_SIZE                     equ 0001h
I2C1BTO_TOTIME1_LENGTH                   equ 0001h
I2C1BTO_TOTIME1_MASK                     equ 0002h
I2C1BTO_TOTIME2_POSN                     equ 0002h
I2C1BTO_TOTIME2_POSITION                 equ 0002h
I2C1BTO_TOTIME2_SIZE                     equ 0001h
I2C1BTO_TOTIME2_LENGTH                   equ 0001h
I2C1BTO_TOTIME2_MASK                     equ 0004h
I2C1BTO_TOTIME3_POSN                     equ 0003h
I2C1BTO_TOTIME3_POSITION                 equ 0003h
I2C1BTO_TOTIME3_SIZE                     equ 0001h
I2C1BTO_TOTIME3_LENGTH                   equ 0001h
I2C1BTO_TOTIME3_MASK                     equ 0008h
I2C1BTO_TOTIME4_POSN                     equ 0004h
I2C1BTO_TOTIME4_POSITION                 equ 0004h
I2C1BTO_TOTIME4_SIZE                     equ 0001h
I2C1BTO_TOTIME4_LENGTH                   equ 0001h
I2C1BTO_TOTIME4_MASK                     equ 0010h
I2C1BTO_TOTIME5_POSN                     equ 0005h
I2C1BTO_TOTIME5_POSITION                 equ 0005h
I2C1BTO_TOTIME5_SIZE                     equ 0001h
I2C1BTO_TOTIME5_LENGTH                   equ 0001h
I2C1BTO_TOTIME5_MASK                     equ 0020h

// Register: I2C1BAUD
#define I2C1BAUD I2C1BAUD
I2C1BAUD                                 equ 01F8h
// bitfield definitions
I2C1BAUD_BAUD_POSN                       equ 0000h
I2C1BAUD_BAUD_POSITION                   equ 0000h
I2C1BAUD_BAUD_SIZE                       equ 0008h
I2C1BAUD_BAUD_LENGTH                     equ 0008h
I2C1BAUD_BAUD_MASK                       equ 00FFh

// Register: I2C1CLK
#define I2C1CLK I2C1CLK
I2C1CLK                                  equ 01F9h
// bitfield definitions
I2C1CLK_CLK_POSN                         equ 0000h
I2C1CLK_CLK_POSITION                     equ 0000h
I2C1CLK_CLK_SIZE                         equ 0008h
I2C1CLK_CLK_LENGTH                       equ 0008h
I2C1CLK_CLK_MASK                         equ 00FFh
I2C1CLK_I2CCLK_POSN                      equ 0000h
I2C1CLK_I2CCLK_POSITION                  equ 0000h
I2C1CLK_I2CCLK_SIZE                      equ 0008h
I2C1CLK_I2CCLK_LENGTH                    equ 0008h
I2C1CLK_I2CCLK_MASK                      equ 00FFh
I2C1CLK_CLK0_POSN                        equ 0000h
I2C1CLK_CLK0_POSITION                    equ 0000h
I2C1CLK_CLK0_SIZE                        equ 0001h
I2C1CLK_CLK0_LENGTH                      equ 0001h
I2C1CLK_CLK0_MASK                        equ 0001h
I2C1CLK_CLK1_POSN                        equ 0001h
I2C1CLK_CLK1_POSITION                    equ 0001h
I2C1CLK_CLK1_SIZE                        equ 0001h
I2C1CLK_CLK1_LENGTH                      equ 0001h
I2C1CLK_CLK1_MASK                        equ 0002h
I2C1CLK_CLK2_POSN                        equ 0002h
I2C1CLK_CLK2_POSITION                    equ 0002h
I2C1CLK_CLK2_SIZE                        equ 0001h
I2C1CLK_CLK2_LENGTH                      equ 0001h
I2C1CLK_CLK2_MASK                        equ 0004h
I2C1CLK_CLK3_POSN                        equ 0003h
I2C1CLK_CLK3_POSITION                    equ 0003h
I2C1CLK_CLK3_SIZE                        equ 0001h
I2C1CLK_CLK3_LENGTH                      equ 0001h
I2C1CLK_CLK3_MASK                        equ 0008h
I2C1CLK_I2CCLK0_POSN                     equ 0000h
I2C1CLK_I2CCLK0_POSITION                 equ 0000h
I2C1CLK_I2CCLK0_SIZE                     equ 0001h
I2C1CLK_I2CCLK0_LENGTH                   equ 0001h
I2C1CLK_I2CCLK0_MASK                     equ 0001h
I2C1CLK_I2CCLK1_POSN                     equ 0001h
I2C1CLK_I2CCLK1_POSITION                 equ 0001h
I2C1CLK_I2CCLK1_SIZE                     equ 0001h
I2C1CLK_I2CCLK1_LENGTH                   equ 0001h
I2C1CLK_I2CCLK1_MASK                     equ 0002h
I2C1CLK_I2CCLK2_POSN                     equ 0002h
I2C1CLK_I2CCLK2_POSITION                 equ 0002h
I2C1CLK_I2CCLK2_SIZE                     equ 0001h
I2C1CLK_I2CCLK2_LENGTH                   equ 0001h
I2C1CLK_I2CCLK2_MASK                     equ 0004h
I2C1CLK_I2CCLK3_POSN                     equ 0003h
I2C1CLK_I2CCLK3_POSITION                 equ 0003h
I2C1CLK_I2CCLK3_SIZE                     equ 0001h
I2C1CLK_I2CCLK3_LENGTH                   equ 0001h
I2C1CLK_I2CCLK3_MASK                     equ 0008h

// Register: I2C1BTOC
#define I2C1BTOC I2C1BTOC
I2C1BTOC                                 equ 01FAh
// bitfield definitions
I2C1BTOC_BTOC_POSN                       equ 0000h
I2C1BTOC_BTOC_POSITION                   equ 0000h
I2C1BTOC_BTOC_SIZE                       equ 0008h
I2C1BTOC_BTOC_LENGTH                     equ 0008h
I2C1BTOC_BTOC_MASK                       equ 00FFh
I2C1BTOC_I2CBTOC_POSN                    equ 0000h
I2C1BTOC_I2CBTOC_POSITION                equ 0000h
I2C1BTOC_I2CBTOC_SIZE                    equ 0008h
I2C1BTOC_I2CBTOC_LENGTH                  equ 0008h
I2C1BTOC_I2CBTOC_MASK                    equ 00FFh
I2C1BTOC_BTOC0_POSN                      equ 0000h
I2C1BTOC_BTOC0_POSITION                  equ 0000h
I2C1BTOC_BTOC0_SIZE                      equ 0001h
I2C1BTOC_BTOC0_LENGTH                    equ 0001h
I2C1BTOC_BTOC0_MASK                      equ 0001h
I2C1BTOC_BTOC1_POSN                      equ 0001h
I2C1BTOC_BTOC1_POSITION                  equ 0001h
I2C1BTOC_BTOC1_SIZE                      equ 0001h
I2C1BTOC_BTOC1_LENGTH                    equ 0001h
I2C1BTOC_BTOC1_MASK                      equ 0002h
I2C1BTOC_BTOC2_POSN                      equ 0002h
I2C1BTOC_BTOC2_POSITION                  equ 0002h
I2C1BTOC_BTOC2_SIZE                      equ 0001h
I2C1BTOC_BTOC2_LENGTH                    equ 0001h
I2C1BTOC_BTOC2_MASK                      equ 0004h
I2C1BTOC_I2CBTOC0_POSN                   equ 0000h
I2C1BTOC_I2CBTOC0_POSITION               equ 0000h
I2C1BTOC_I2CBTOC0_SIZE                   equ 0001h
I2C1BTOC_I2CBTOC0_LENGTH                 equ 0001h
I2C1BTOC_I2CBTOC0_MASK                   equ 0001h
I2C1BTOC_I2CBTOC1_POSN                   equ 0001h
I2C1BTOC_I2CBTOC1_POSITION               equ 0001h
I2C1BTOC_I2CBTOC1_SIZE                   equ 0001h
I2C1BTOC_I2CBTOC1_LENGTH                 equ 0001h
I2C1BTOC_I2CBTOC1_MASK                   equ 0002h
I2C1BTOC_I2CBTOC2_POSN                   equ 0002h
I2C1BTOC_I2CBTOC2_POSITION               equ 0002h
I2C1BTOC_I2CBTOC2_SIZE                   equ 0001h
I2C1BTOC_I2CBTOC2_LENGTH                 equ 0001h
I2C1BTOC_I2CBTOC2_MASK                   equ 0004h

// Register: FVRCON
#define FVRCON FVRCON
FVRCON                                   equ 0201h
// bitfield definitions
FVRCON_ADFVR_POSN                        equ 0000h
FVRCON_ADFVR_POSITION                    equ 0000h
FVRCON_ADFVR_SIZE                        equ 0002h
FVRCON_ADFVR_LENGTH                      equ 0002h
FVRCON_ADFVR_MASK                        equ 0003h
FVRCON_TSRNG_POSN                        equ 0004h
FVRCON_TSRNG_POSITION                    equ 0004h
FVRCON_TSRNG_SIZE                        equ 0001h
FVRCON_TSRNG_LENGTH                      equ 0001h
FVRCON_TSRNG_MASK                        equ 0010h
FVRCON_TSEN_POSN                         equ 0005h
FVRCON_TSEN_POSITION                     equ 0005h
FVRCON_TSEN_SIZE                         equ 0001h
FVRCON_TSEN_LENGTH                       equ 0001h
FVRCON_TSEN_MASK                         equ 0020h
FVRCON_RDY_POSN                          equ 0006h
FVRCON_RDY_POSITION                      equ 0006h
FVRCON_RDY_SIZE                          equ 0001h
FVRCON_RDY_LENGTH                        equ 0001h
FVRCON_RDY_MASK                          equ 0040h
FVRCON_EN_POSN                           equ 0007h
FVRCON_EN_POSITION                       equ 0007h
FVRCON_EN_SIZE                           equ 0001h
FVRCON_EN_LENGTH                         equ 0001h
FVRCON_EN_MASK                           equ 0080h
FVRCON_ADFVR0_POSN                       equ 0000h
FVRCON_ADFVR0_POSITION                   equ 0000h
FVRCON_ADFVR0_SIZE                       equ 0001h
FVRCON_ADFVR0_LENGTH                     equ 0001h
FVRCON_ADFVR0_MASK                       equ 0001h
FVRCON_ADFVR1_POSN                       equ 0001h
FVRCON_ADFVR1_POSITION                   equ 0001h
FVRCON_ADFVR1_SIZE                       equ 0001h
FVRCON_ADFVR1_LENGTH                     equ 0001h
FVRCON_ADFVR1_MASK                       equ 0002h
FVRCON_FVRRDY_POSN                       equ 0006h
FVRCON_FVRRDY_POSITION                   equ 0006h
FVRCON_FVRRDY_SIZE                       equ 0001h
FVRCON_FVRRDY_LENGTH                     equ 0001h
FVRCON_FVRRDY_MASK                       equ 0040h
FVRCON_FVREN_POSN                        equ 0007h
FVRCON_FVREN_POSITION                    equ 0007h
FVRCON_FVREN_SIZE                        equ 0001h
FVRCON_FVREN_LENGTH                      equ 0001h
FVRCON_FVREN_MASK                        equ 0080h

// Register: HLVDCON0
#define HLVDCON0 HLVDCON0
HLVDCON0                                 equ 0202h
// bitfield definitions
HLVDCON0_INTL_POSN                       equ 0000h
HLVDCON0_INTL_POSITION                   equ 0000h
HLVDCON0_INTL_SIZE                       equ 0001h
HLVDCON0_INTL_LENGTH                     equ 0001h
HLVDCON0_INTL_MASK                       equ 0001h
HLVDCON0_INTH_POSN                       equ 0001h
HLVDCON0_INTH_POSITION                   equ 0001h
HLVDCON0_INTH_SIZE                       equ 0001h
HLVDCON0_INTH_LENGTH                     equ 0001h
HLVDCON0_INTH_MASK                       equ 0002h
HLVDCON0_RDY_POSN                        equ 0004h
HLVDCON0_RDY_POSITION                    equ 0004h
HLVDCON0_RDY_SIZE                        equ 0001h
HLVDCON0_RDY_LENGTH                      equ 0001h
HLVDCON0_RDY_MASK                        equ 0010h
HLVDCON0_OUT_POSN                        equ 0005h
HLVDCON0_OUT_POSITION                    equ 0005h
HLVDCON0_OUT_SIZE                        equ 0001h
HLVDCON0_OUT_LENGTH                      equ 0001h
HLVDCON0_OUT_MASK                        equ 0020h
HLVDCON0_EN_POSN                         equ 0007h
HLVDCON0_EN_POSITION                     equ 0007h
HLVDCON0_EN_SIZE                         equ 0001h
HLVDCON0_EN_LENGTH                       equ 0001h
HLVDCON0_EN_MASK                         equ 0080h
HLVDCON0_HLVDINTL_POSN                   equ 0000h
HLVDCON0_HLVDINTL_POSITION               equ 0000h
HLVDCON0_HLVDINTL_SIZE                   equ 0001h
HLVDCON0_HLVDINTL_LENGTH                 equ 0001h
HLVDCON0_HLVDINTL_MASK                   equ 0001h
HLVDCON0_HLVDINTH_POSN                   equ 0001h
HLVDCON0_HLVDINTH_POSITION               equ 0001h
HLVDCON0_HLVDINTH_SIZE                   equ 0001h
HLVDCON0_HLVDINTH_LENGTH                 equ 0001h
HLVDCON0_HLVDINTH_MASK                   equ 0002h
HLVDCON0_HLVDRDY_POSN                    equ 0004h
HLVDCON0_HLVDRDY_POSITION                equ 0004h
HLVDCON0_HLVDRDY_SIZE                    equ 0001h
HLVDCON0_HLVDRDY_LENGTH                  equ 0001h
HLVDCON0_HLVDRDY_MASK                    equ 0010h
HLVDCON0_HLVDOUT_POSN                    equ 0005h
HLVDCON0_HLVDOUT_POSITION                equ 0005h
HLVDCON0_HLVDOUT_SIZE                    equ 0001h
HLVDCON0_HLVDOUT_LENGTH                  equ 0001h
HLVDCON0_HLVDOUT_MASK                    equ 0020h
HLVDCON0_HLVDEN_POSN                     equ 0007h
HLVDCON0_HLVDEN_POSITION                 equ 0007h
HLVDCON0_HLVDEN_SIZE                     equ 0001h
HLVDCON0_HLVDEN_LENGTH                   equ 0001h
HLVDCON0_HLVDEN_MASK                     equ 0080h

// Register: HLVDCON1
#define HLVDCON1 HLVDCON1
HLVDCON1                                 equ 0203h
// bitfield definitions
HLVDCON1_SEL_POSN                        equ 0000h
HLVDCON1_SEL_POSITION                    equ 0000h
HLVDCON1_SEL_SIZE                        equ 0004h
HLVDCON1_SEL_LENGTH                      equ 0004h
HLVDCON1_SEL_MASK                        equ 000Fh
HLVDCON1_SEL0_POSN                       equ 0000h
HLVDCON1_SEL0_POSITION                   equ 0000h
HLVDCON1_SEL0_SIZE                       equ 0001h
HLVDCON1_SEL0_LENGTH                     equ 0001h
HLVDCON1_SEL0_MASK                       equ 0001h
HLVDCON1_SEL1_POSN                       equ 0001h
HLVDCON1_SEL1_POSITION                   equ 0001h
HLVDCON1_SEL1_SIZE                       equ 0001h
HLVDCON1_SEL1_LENGTH                     equ 0001h
HLVDCON1_SEL1_MASK                       equ 0002h
HLVDCON1_SEL2_POSN                       equ 0002h
HLVDCON1_SEL2_POSITION                   equ 0002h
HLVDCON1_SEL2_SIZE                       equ 0001h
HLVDCON1_SEL2_LENGTH                     equ 0001h
HLVDCON1_SEL2_MASK                       equ 0004h
HLVDCON1_SEL3_POSN                       equ 0003h
HLVDCON1_SEL3_POSITION                   equ 0003h
HLVDCON1_SEL3_SIZE                       equ 0001h
HLVDCON1_SEL3_LENGTH                     equ 0001h
HLVDCON1_SEL3_MASK                       equ 0008h
HLVDCON1_HLVDSEL0_POSN                   equ 0000h
HLVDCON1_HLVDSEL0_POSITION               equ 0000h
HLVDCON1_HLVDSEL0_SIZE                   equ 0001h
HLVDCON1_HLVDSEL0_LENGTH                 equ 0001h
HLVDCON1_HLVDSEL0_MASK                   equ 0001h
HLVDCON1_HLVDSEL1_POSN                   equ 0001h
HLVDCON1_HLVDSEL1_POSITION               equ 0001h
HLVDCON1_HLVDSEL1_SIZE                   equ 0001h
HLVDCON1_HLVDSEL1_LENGTH                 equ 0001h
HLVDCON1_HLVDSEL1_MASK                   equ 0002h
HLVDCON1_HLVDSEL2_POSN                   equ 0002h
HLVDCON1_HLVDSEL2_POSITION               equ 0002h
HLVDCON1_HLVDSEL2_SIZE                   equ 0001h
HLVDCON1_HLVDSEL2_LENGTH                 equ 0001h
HLVDCON1_HLVDSEL2_MASK                   equ 0004h
HLVDCON1_HLVDSEL3_POSN                   equ 0003h
HLVDCON1_HLVDSEL3_POSITION               equ 0003h
HLVDCON1_HLVDSEL3_SIZE                   equ 0001h
HLVDCON1_HLVDSEL3_LENGTH                 equ 0001h
HLVDCON1_HLVDSEL3_MASK                   equ 0008h

// Register: ADLTH
#define ADLTH ADLTH
ADLTH                                    equ 0215h

// Register: ADLTHL
#define ADLTHL ADLTHL
ADLTHL                                   equ 0215h
// bitfield definitions
ADLTHL_LTH_POSN                          equ 0000h
ADLTHL_LTH_POSITION                      equ 0000h
ADLTHL_LTH_SIZE                          equ 0008h
ADLTHL_LTH_LENGTH                        equ 0008h
ADLTHL_LTH_MASK                          equ 00FFh
ADLTHL_ADLTH0_POSN                       equ 0000h
ADLTHL_ADLTH0_POSITION                   equ 0000h
ADLTHL_ADLTH0_SIZE                       equ 0001h
ADLTHL_ADLTH0_LENGTH                     equ 0001h
ADLTHL_ADLTH0_MASK                       equ 0001h
ADLTHL_ADLTH1_POSN                       equ 0001h
ADLTHL_ADLTH1_POSITION                   equ 0001h
ADLTHL_ADLTH1_SIZE                       equ 0001h
ADLTHL_ADLTH1_LENGTH                     equ 0001h
ADLTHL_ADLTH1_MASK                       equ 0002h
ADLTHL_ADLTH2_POSN                       equ 0002h
ADLTHL_ADLTH2_POSITION                   equ 0002h
ADLTHL_ADLTH2_SIZE                       equ 0001h
ADLTHL_ADLTH2_LENGTH                     equ 0001h
ADLTHL_ADLTH2_MASK                       equ 0004h
ADLTHL_ADLTH3_POSN                       equ 0003h
ADLTHL_ADLTH3_POSITION                   equ 0003h
ADLTHL_ADLTH3_SIZE                       equ 0001h
ADLTHL_ADLTH3_LENGTH                     equ 0001h
ADLTHL_ADLTH3_MASK                       equ 0008h
ADLTHL_ADLTH4_POSN                       equ 0004h
ADLTHL_ADLTH4_POSITION                   equ 0004h
ADLTHL_ADLTH4_SIZE                       equ 0001h
ADLTHL_ADLTH4_LENGTH                     equ 0001h
ADLTHL_ADLTH4_MASK                       equ 0010h
ADLTHL_ADLTH5_POSN                       equ 0005h
ADLTHL_ADLTH5_POSITION                   equ 0005h
ADLTHL_ADLTH5_SIZE                       equ 0001h
ADLTHL_ADLTH5_LENGTH                     equ 0001h
ADLTHL_ADLTH5_MASK                       equ 0020h
ADLTHL_ADLTH6_POSN                       equ 0006h
ADLTHL_ADLTH6_POSITION                   equ 0006h
ADLTHL_ADLTH6_SIZE                       equ 0001h
ADLTHL_ADLTH6_LENGTH                     equ 0001h
ADLTHL_ADLTH6_MASK                       equ 0040h
ADLTHL_ADLTH7_POSN                       equ 0007h
ADLTHL_ADLTH7_POSITION                   equ 0007h
ADLTHL_ADLTH7_SIZE                       equ 0001h
ADLTHL_ADLTH7_LENGTH                     equ 0001h
ADLTHL_ADLTH7_MASK                       equ 0080h
ADLTHL_ADLTH_POSN                        equ 0000h
ADLTHL_ADLTH_POSITION                    equ 0000h
ADLTHL_ADLTH_SIZE                        equ 0008h
ADLTHL_ADLTH_LENGTH                      equ 0008h
ADLTHL_ADLTH_MASK                        equ 00FFh
ADLTHL_LTH0_POSN                         equ 0000h
ADLTHL_LTH0_POSITION                     equ 0000h
ADLTHL_LTH0_SIZE                         equ 0001h
ADLTHL_LTH0_LENGTH                       equ 0001h
ADLTHL_LTH0_MASK                         equ 0001h
ADLTHL_LTH1_POSN                         equ 0001h
ADLTHL_LTH1_POSITION                     equ 0001h
ADLTHL_LTH1_SIZE                         equ 0001h
ADLTHL_LTH1_LENGTH                       equ 0001h
ADLTHL_LTH1_MASK                         equ 0002h
ADLTHL_LTH2_POSN                         equ 0002h
ADLTHL_LTH2_POSITION                     equ 0002h
ADLTHL_LTH2_SIZE                         equ 0001h
ADLTHL_LTH2_LENGTH                       equ 0001h
ADLTHL_LTH2_MASK                         equ 0004h
ADLTHL_LTH3_POSN                         equ 0003h
ADLTHL_LTH3_POSITION                     equ 0003h
ADLTHL_LTH3_SIZE                         equ 0001h
ADLTHL_LTH3_LENGTH                       equ 0001h
ADLTHL_LTH3_MASK                         equ 0008h
ADLTHL_LTH4_POSN                         equ 0004h
ADLTHL_LTH4_POSITION                     equ 0004h
ADLTHL_LTH4_SIZE                         equ 0001h
ADLTHL_LTH4_LENGTH                       equ 0001h
ADLTHL_LTH4_MASK                         equ 0010h
ADLTHL_LTH5_POSN                         equ 0005h
ADLTHL_LTH5_POSITION                     equ 0005h
ADLTHL_LTH5_SIZE                         equ 0001h
ADLTHL_LTH5_LENGTH                       equ 0001h
ADLTHL_LTH5_MASK                         equ 0020h
ADLTHL_LTH6_POSN                         equ 0006h
ADLTHL_LTH6_POSITION                     equ 0006h
ADLTHL_LTH6_SIZE                         equ 0001h
ADLTHL_LTH6_LENGTH                       equ 0001h
ADLTHL_LTH6_MASK                         equ 0040h
ADLTHL_LTH7_POSN                         equ 0007h
ADLTHL_LTH7_POSITION                     equ 0007h
ADLTHL_LTH7_SIZE                         equ 0001h
ADLTHL_LTH7_LENGTH                       equ 0001h
ADLTHL_LTH7_MASK                         equ 0080h

// Register: ADLTHH
#define ADLTHH ADLTHH
ADLTHH                                   equ 0216h
// bitfield definitions
ADLTHH_LTH_POSN                          equ 0000h
ADLTHH_LTH_POSITION                      equ 0000h
ADLTHH_LTH_SIZE                          equ 0008h
ADLTHH_LTH_LENGTH                        equ 0008h
ADLTHH_LTH_MASK                          equ 00FFh
ADLTHH_ADLTH8_POSN                       equ 0000h
ADLTHH_ADLTH8_POSITION                   equ 0000h
ADLTHH_ADLTH8_SIZE                       equ 0001h
ADLTHH_ADLTH8_LENGTH                     equ 0001h
ADLTHH_ADLTH8_MASK                       equ 0001h
ADLTHH_ADLTH9_POSN                       equ 0001h
ADLTHH_ADLTH9_POSITION                   equ 0001h
ADLTHH_ADLTH9_SIZE                       equ 0001h
ADLTHH_ADLTH9_LENGTH                     equ 0001h
ADLTHH_ADLTH9_MASK                       equ 0002h
ADLTHH_ADLTH10_POSN                      equ 0002h
ADLTHH_ADLTH10_POSITION                  equ 0002h
ADLTHH_ADLTH10_SIZE                      equ 0001h
ADLTHH_ADLTH10_LENGTH                    equ 0001h
ADLTHH_ADLTH10_MASK                      equ 0004h
ADLTHH_ADLTH11_POSN                      equ 0003h
ADLTHH_ADLTH11_POSITION                  equ 0003h
ADLTHH_ADLTH11_SIZE                      equ 0001h
ADLTHH_ADLTH11_LENGTH                    equ 0001h
ADLTHH_ADLTH11_MASK                      equ 0008h
ADLTHH_ADLTH12_POSN                      equ 0004h
ADLTHH_ADLTH12_POSITION                  equ 0004h
ADLTHH_ADLTH12_SIZE                      equ 0001h
ADLTHH_ADLTH12_LENGTH                    equ 0001h
ADLTHH_ADLTH12_MASK                      equ 0010h
ADLTHH_ADLTH13_POSN                      equ 0005h
ADLTHH_ADLTH13_POSITION                  equ 0005h
ADLTHH_ADLTH13_SIZE                      equ 0001h
ADLTHH_ADLTH13_LENGTH                    equ 0001h
ADLTHH_ADLTH13_MASK                      equ 0020h
ADLTHH_ADLTH14_POSN                      equ 0006h
ADLTHH_ADLTH14_POSITION                  equ 0006h
ADLTHH_ADLTH14_SIZE                      equ 0001h
ADLTHH_ADLTH14_LENGTH                    equ 0001h
ADLTHH_ADLTH14_MASK                      equ 0040h
ADLTHH_ADLTH15_POSN                      equ 0007h
ADLTHH_ADLTH15_POSITION                  equ 0007h
ADLTHH_ADLTH15_SIZE                      equ 0001h
ADLTHH_ADLTH15_LENGTH                    equ 0001h
ADLTHH_ADLTH15_MASK                      equ 0080h
ADLTHH_ADLTH_POSN                        equ 0000h
ADLTHH_ADLTH_POSITION                    equ 0000h
ADLTHH_ADLTH_SIZE                        equ 0008h
ADLTHH_ADLTH_LENGTH                      equ 0008h
ADLTHH_ADLTH_MASK                        equ 00FFh
ADLTHH_LTH8_POSN                         equ 0000h
ADLTHH_LTH8_POSITION                     equ 0000h
ADLTHH_LTH8_SIZE                         equ 0001h
ADLTHH_LTH8_LENGTH                       equ 0001h
ADLTHH_LTH8_MASK                         equ 0001h
ADLTHH_LTH9_POSN                         equ 0001h
ADLTHH_LTH9_POSITION                     equ 0001h
ADLTHH_LTH9_SIZE                         equ 0001h
ADLTHH_LTH9_LENGTH                       equ 0001h
ADLTHH_LTH9_MASK                         equ 0002h
ADLTHH_LTH10_POSN                        equ 0002h
ADLTHH_LTH10_POSITION                    equ 0002h
ADLTHH_LTH10_SIZE                        equ 0001h
ADLTHH_LTH10_LENGTH                      equ 0001h
ADLTHH_LTH10_MASK                        equ 0004h
ADLTHH_LTH11_POSN                        equ 0003h
ADLTHH_LTH11_POSITION                    equ 0003h
ADLTHH_LTH11_SIZE                        equ 0001h
ADLTHH_LTH11_LENGTH                      equ 0001h
ADLTHH_LTH11_MASK                        equ 0008h
ADLTHH_LTH12_POSN                        equ 0004h
ADLTHH_LTH12_POSITION                    equ 0004h
ADLTHH_LTH12_SIZE                        equ 0001h
ADLTHH_LTH12_LENGTH                      equ 0001h
ADLTHH_LTH12_MASK                        equ 0010h
ADLTHH_LTH13_POSN                        equ 0005h
ADLTHH_LTH13_POSITION                    equ 0005h
ADLTHH_LTH13_SIZE                        equ 0001h
ADLTHH_LTH13_LENGTH                      equ 0001h
ADLTHH_LTH13_MASK                        equ 0020h
ADLTHH_LTH14_POSN                        equ 0006h
ADLTHH_LTH14_POSITION                    equ 0006h
ADLTHH_LTH14_SIZE                        equ 0001h
ADLTHH_LTH14_LENGTH                      equ 0001h
ADLTHH_LTH14_MASK                        equ 0040h
ADLTHH_LTH15_POSN                        equ 0007h
ADLTHH_LTH15_POSITION                    equ 0007h
ADLTHH_LTH15_SIZE                        equ 0001h
ADLTHH_LTH15_LENGTH                      equ 0001h
ADLTHH_LTH15_MASK                        equ 0080h

// Register: ADUTH
#define ADUTH ADUTH
ADUTH                                    equ 0217h

// Register: ADUTHL
#define ADUTHL ADUTHL
ADUTHL                                   equ 0217h
// bitfield definitions
ADUTHL_UTH_POSN                          equ 0000h
ADUTHL_UTH_POSITION                      equ 0000h
ADUTHL_UTH_SIZE                          equ 0008h
ADUTHL_UTH_LENGTH                        equ 0008h
ADUTHL_UTH_MASK                          equ 00FFh
ADUTHL_ADUTH0_POSN                       equ 0000h
ADUTHL_ADUTH0_POSITION                   equ 0000h
ADUTHL_ADUTH0_SIZE                       equ 0001h
ADUTHL_ADUTH0_LENGTH                     equ 0001h
ADUTHL_ADUTH0_MASK                       equ 0001h
ADUTHL_ADUTH1_POSN                       equ 0001h
ADUTHL_ADUTH1_POSITION                   equ 0001h
ADUTHL_ADUTH1_SIZE                       equ 0001h
ADUTHL_ADUTH1_LENGTH                     equ 0001h
ADUTHL_ADUTH1_MASK                       equ 0002h
ADUTHL_ADUTH2_POSN                       equ 0002h
ADUTHL_ADUTH2_POSITION                   equ 0002h
ADUTHL_ADUTH2_SIZE                       equ 0001h
ADUTHL_ADUTH2_LENGTH                     equ 0001h
ADUTHL_ADUTH2_MASK                       equ 0004h
ADUTHL_ADUTH3_POSN                       equ 0003h
ADUTHL_ADUTH3_POSITION                   equ 0003h
ADUTHL_ADUTH3_SIZE                       equ 0001h
ADUTHL_ADUTH3_LENGTH                     equ 0001h
ADUTHL_ADUTH3_MASK                       equ 0008h
ADUTHL_ADUTH4_POSN                       equ 0004h
ADUTHL_ADUTH4_POSITION                   equ 0004h
ADUTHL_ADUTH4_SIZE                       equ 0001h
ADUTHL_ADUTH4_LENGTH                     equ 0001h
ADUTHL_ADUTH4_MASK                       equ 0010h
ADUTHL_ADUTH5_POSN                       equ 0005h
ADUTHL_ADUTH5_POSITION                   equ 0005h
ADUTHL_ADUTH5_SIZE                       equ 0001h
ADUTHL_ADUTH5_LENGTH                     equ 0001h
ADUTHL_ADUTH5_MASK                       equ 0020h
ADUTHL_ADUTH6_POSN                       equ 0006h
ADUTHL_ADUTH6_POSITION                   equ 0006h
ADUTHL_ADUTH6_SIZE                       equ 0001h
ADUTHL_ADUTH6_LENGTH                     equ 0001h
ADUTHL_ADUTH6_MASK                       equ 0040h
ADUTHL_ADUTH7_POSN                       equ 0007h
ADUTHL_ADUTH7_POSITION                   equ 0007h
ADUTHL_ADUTH7_SIZE                       equ 0001h
ADUTHL_ADUTH7_LENGTH                     equ 0001h
ADUTHL_ADUTH7_MASK                       equ 0080h
ADUTHL_ADUTH_POSN                        equ 0000h
ADUTHL_ADUTH_POSITION                    equ 0000h
ADUTHL_ADUTH_SIZE                        equ 0008h
ADUTHL_ADUTH_LENGTH                      equ 0008h
ADUTHL_ADUTH_MASK                        equ 00FFh
ADUTHL_UTH0_POSN                         equ 0000h
ADUTHL_UTH0_POSITION                     equ 0000h
ADUTHL_UTH0_SIZE                         equ 0001h
ADUTHL_UTH0_LENGTH                       equ 0001h
ADUTHL_UTH0_MASK                         equ 0001h
ADUTHL_UTH1_POSN                         equ 0001h
ADUTHL_UTH1_POSITION                     equ 0001h
ADUTHL_UTH1_SIZE                         equ 0001h
ADUTHL_UTH1_LENGTH                       equ 0001h
ADUTHL_UTH1_MASK                         equ 0002h
ADUTHL_UTH2_POSN                         equ 0002h
ADUTHL_UTH2_POSITION                     equ 0002h
ADUTHL_UTH2_SIZE                         equ 0001h
ADUTHL_UTH2_LENGTH                       equ 0001h
ADUTHL_UTH2_MASK                         equ 0004h
ADUTHL_UTH3_POSN                         equ 0003h
ADUTHL_UTH3_POSITION                     equ 0003h
ADUTHL_UTH3_SIZE                         equ 0001h
ADUTHL_UTH3_LENGTH                       equ 0001h
ADUTHL_UTH3_MASK                         equ 0008h
ADUTHL_UTH4_POSN                         equ 0004h
ADUTHL_UTH4_POSITION                     equ 0004h
ADUTHL_UTH4_SIZE                         equ 0001h
ADUTHL_UTH4_LENGTH                       equ 0001h
ADUTHL_UTH4_MASK                         equ 0010h
ADUTHL_UTH5_POSN                         equ 0005h
ADUTHL_UTH5_POSITION                     equ 0005h
ADUTHL_UTH5_SIZE                         equ 0001h
ADUTHL_UTH5_LENGTH                       equ 0001h
ADUTHL_UTH5_MASK                         equ 0020h
ADUTHL_UTH6_POSN                         equ 0006h
ADUTHL_UTH6_POSITION                     equ 0006h
ADUTHL_UTH6_SIZE                         equ 0001h
ADUTHL_UTH6_LENGTH                       equ 0001h
ADUTHL_UTH6_MASK                         equ 0040h
ADUTHL_UTH7_POSN                         equ 0007h
ADUTHL_UTH7_POSITION                     equ 0007h
ADUTHL_UTH7_SIZE                         equ 0001h
ADUTHL_UTH7_LENGTH                       equ 0001h
ADUTHL_UTH7_MASK                         equ 0080h

// Register: ADUTHH
#define ADUTHH ADUTHH
ADUTHH                                   equ 0218h
// bitfield definitions
ADUTHH_UTH_POSN                          equ 0000h
ADUTHH_UTH_POSITION                      equ 0000h
ADUTHH_UTH_SIZE                          equ 0008h
ADUTHH_UTH_LENGTH                        equ 0008h
ADUTHH_UTH_MASK                          equ 00FFh
ADUTHH_ADUTH8_POSN                       equ 0000h
ADUTHH_ADUTH8_POSITION                   equ 0000h
ADUTHH_ADUTH8_SIZE                       equ 0001h
ADUTHH_ADUTH8_LENGTH                     equ 0001h
ADUTHH_ADUTH8_MASK                       equ 0001h
ADUTHH_ADUTH9_POSN                       equ 0001h
ADUTHH_ADUTH9_POSITION                   equ 0001h
ADUTHH_ADUTH9_SIZE                       equ 0001h
ADUTHH_ADUTH9_LENGTH                     equ 0001h
ADUTHH_ADUTH9_MASK                       equ 0002h
ADUTHH_ADUTH10_POSN                      equ 0002h
ADUTHH_ADUTH10_POSITION                  equ 0002h
ADUTHH_ADUTH10_SIZE                      equ 0001h
ADUTHH_ADUTH10_LENGTH                    equ 0001h
ADUTHH_ADUTH10_MASK                      equ 0004h
ADUTHH_ADUTH11_POSN                      equ 0003h
ADUTHH_ADUTH11_POSITION                  equ 0003h
ADUTHH_ADUTH11_SIZE                      equ 0001h
ADUTHH_ADUTH11_LENGTH                    equ 0001h
ADUTHH_ADUTH11_MASK                      equ 0008h
ADUTHH_ADUTH12_POSN                      equ 0004h
ADUTHH_ADUTH12_POSITION                  equ 0004h
ADUTHH_ADUTH12_SIZE                      equ 0001h
ADUTHH_ADUTH12_LENGTH                    equ 0001h
ADUTHH_ADUTH12_MASK                      equ 0010h
ADUTHH_ADUTH13_POSN                      equ 0005h
ADUTHH_ADUTH13_POSITION                  equ 0005h
ADUTHH_ADUTH13_SIZE                      equ 0001h
ADUTHH_ADUTH13_LENGTH                    equ 0001h
ADUTHH_ADUTH13_MASK                      equ 0020h
ADUTHH_ADUTH14_POSN                      equ 0006h
ADUTHH_ADUTH14_POSITION                  equ 0006h
ADUTHH_ADUTH14_SIZE                      equ 0001h
ADUTHH_ADUTH14_LENGTH                    equ 0001h
ADUTHH_ADUTH14_MASK                      equ 0040h
ADUTHH_ADUTH15_POSN                      equ 0007h
ADUTHH_ADUTH15_POSITION                  equ 0007h
ADUTHH_ADUTH15_SIZE                      equ 0001h
ADUTHH_ADUTH15_LENGTH                    equ 0001h
ADUTHH_ADUTH15_MASK                      equ 0080h
ADUTHH_ADUTH_POSN                        equ 0000h
ADUTHH_ADUTH_POSITION                    equ 0000h
ADUTHH_ADUTH_SIZE                        equ 0008h
ADUTHH_ADUTH_LENGTH                      equ 0008h
ADUTHH_ADUTH_MASK                        equ 00FFh
ADUTHH_UTH8_POSN                         equ 0000h
ADUTHH_UTH8_POSITION                     equ 0000h
ADUTHH_UTH8_SIZE                         equ 0001h
ADUTHH_UTH8_LENGTH                       equ 0001h
ADUTHH_UTH8_MASK                         equ 0001h
ADUTHH_UTH9_POSN                         equ 0001h
ADUTHH_UTH9_POSITION                     equ 0001h
ADUTHH_UTH9_SIZE                         equ 0001h
ADUTHH_UTH9_LENGTH                       equ 0001h
ADUTHH_UTH9_MASK                         equ 0002h
ADUTHH_UTH10_POSN                        equ 0002h
ADUTHH_UTH10_POSITION                    equ 0002h
ADUTHH_UTH10_SIZE                        equ 0001h
ADUTHH_UTH10_LENGTH                      equ 0001h
ADUTHH_UTH10_MASK                        equ 0004h
ADUTHH_UTH11_POSN                        equ 0003h
ADUTHH_UTH11_POSITION                    equ 0003h
ADUTHH_UTH11_SIZE                        equ 0001h
ADUTHH_UTH11_LENGTH                      equ 0001h
ADUTHH_UTH11_MASK                        equ 0008h
ADUTHH_UTH12_POSN                        equ 0004h
ADUTHH_UTH12_POSITION                    equ 0004h
ADUTHH_UTH12_SIZE                        equ 0001h
ADUTHH_UTH12_LENGTH                      equ 0001h
ADUTHH_UTH12_MASK                        equ 0010h
ADUTHH_UTH13_POSN                        equ 0005h
ADUTHH_UTH13_POSITION                    equ 0005h
ADUTHH_UTH13_SIZE                        equ 0001h
ADUTHH_UTH13_LENGTH                      equ 0001h
ADUTHH_UTH13_MASK                        equ 0020h
ADUTHH_UTH14_POSN                        equ 0006h
ADUTHH_UTH14_POSITION                    equ 0006h
ADUTHH_UTH14_SIZE                        equ 0001h
ADUTHH_UTH14_LENGTH                      equ 0001h
ADUTHH_UTH14_MASK                        equ 0040h
ADUTHH_UTH15_POSN                        equ 0007h
ADUTHH_UTH15_POSITION                    equ 0007h
ADUTHH_UTH15_SIZE                        equ 0001h
ADUTHH_UTH15_LENGTH                      equ 0001h
ADUTHH_UTH15_MASK                        equ 0080h

// Register: ADERR
#define ADERR ADERR
ADERR                                    equ 0219h

// Register: ADERRL
#define ADERRL ADERRL
ADERRL                                   equ 0219h
// bitfield definitions
ADERRL_ERR_POSN                          equ 0000h
ADERRL_ERR_POSITION                      equ 0000h
ADERRL_ERR_SIZE                          equ 0008h
ADERRL_ERR_LENGTH                        equ 0008h
ADERRL_ERR_MASK                          equ 00FFh
ADERRL_ADERR0_POSN                       equ 0000h
ADERRL_ADERR0_POSITION                   equ 0000h
ADERRL_ADERR0_SIZE                       equ 0001h
ADERRL_ADERR0_LENGTH                     equ 0001h
ADERRL_ADERR0_MASK                       equ 0001h
ADERRL_ADERR1_POSN                       equ 0001h
ADERRL_ADERR1_POSITION                   equ 0001h
ADERRL_ADERR1_SIZE                       equ 0001h
ADERRL_ADERR1_LENGTH                     equ 0001h
ADERRL_ADERR1_MASK                       equ 0002h
ADERRL_ADERR2_POSN                       equ 0002h
ADERRL_ADERR2_POSITION                   equ 0002h
ADERRL_ADERR2_SIZE                       equ 0001h
ADERRL_ADERR2_LENGTH                     equ 0001h
ADERRL_ADERR2_MASK                       equ 0004h
ADERRL_ADERR3_POSN                       equ 0003h
ADERRL_ADERR3_POSITION                   equ 0003h
ADERRL_ADERR3_SIZE                       equ 0001h
ADERRL_ADERR3_LENGTH                     equ 0001h
ADERRL_ADERR3_MASK                       equ 0008h
ADERRL_ADERR4_POSN                       equ 0004h
ADERRL_ADERR4_POSITION                   equ 0004h
ADERRL_ADERR4_SIZE                       equ 0001h
ADERRL_ADERR4_LENGTH                     equ 0001h
ADERRL_ADERR4_MASK                       equ 0010h
ADERRL_ADERR5_POSN                       equ 0005h
ADERRL_ADERR5_POSITION                   equ 0005h
ADERRL_ADERR5_SIZE                       equ 0001h
ADERRL_ADERR5_LENGTH                     equ 0001h
ADERRL_ADERR5_MASK                       equ 0020h
ADERRL_ADERR6_POSN                       equ 0006h
ADERRL_ADERR6_POSITION                   equ 0006h
ADERRL_ADERR6_SIZE                       equ 0001h
ADERRL_ADERR6_LENGTH                     equ 0001h
ADERRL_ADERR6_MASK                       equ 0040h
ADERRL_ADERR7_POSN                       equ 0007h
ADERRL_ADERR7_POSITION                   equ 0007h
ADERRL_ADERR7_SIZE                       equ 0001h
ADERRL_ADERR7_LENGTH                     equ 0001h
ADERRL_ADERR7_MASK                       equ 0080h
ADERRL_ADERR_POSN                        equ 0000h
ADERRL_ADERR_POSITION                    equ 0000h
ADERRL_ADERR_SIZE                        equ 0008h
ADERRL_ADERR_LENGTH                      equ 0008h
ADERRL_ADERR_MASK                        equ 00FFh
ADERRL_ERR0_POSN                         equ 0000h
ADERRL_ERR0_POSITION                     equ 0000h
ADERRL_ERR0_SIZE                         equ 0001h
ADERRL_ERR0_LENGTH                       equ 0001h
ADERRL_ERR0_MASK                         equ 0001h
ADERRL_ERR1_POSN                         equ 0001h
ADERRL_ERR1_POSITION                     equ 0001h
ADERRL_ERR1_SIZE                         equ 0001h
ADERRL_ERR1_LENGTH                       equ 0001h
ADERRL_ERR1_MASK                         equ 0002h
ADERRL_ERR2_POSN                         equ 0002h
ADERRL_ERR2_POSITION                     equ 0002h
ADERRL_ERR2_SIZE                         equ 0001h
ADERRL_ERR2_LENGTH                       equ 0001h
ADERRL_ERR2_MASK                         equ 0004h
ADERRL_ERR3_POSN                         equ 0003h
ADERRL_ERR3_POSITION                     equ 0003h
ADERRL_ERR3_SIZE                         equ 0001h
ADERRL_ERR3_LENGTH                       equ 0001h
ADERRL_ERR3_MASK                         equ 0008h
ADERRL_ERR4_POSN                         equ 0004h
ADERRL_ERR4_POSITION                     equ 0004h
ADERRL_ERR4_SIZE                         equ 0001h
ADERRL_ERR4_LENGTH                       equ 0001h
ADERRL_ERR4_MASK                         equ 0010h
ADERRL_ERR5_POSN                         equ 0005h
ADERRL_ERR5_POSITION                     equ 0005h
ADERRL_ERR5_SIZE                         equ 0001h
ADERRL_ERR5_LENGTH                       equ 0001h
ADERRL_ERR5_MASK                         equ 0020h
ADERRL_ERR6_POSN                         equ 0006h
ADERRL_ERR6_POSITION                     equ 0006h
ADERRL_ERR6_SIZE                         equ 0001h
ADERRL_ERR6_LENGTH                       equ 0001h
ADERRL_ERR6_MASK                         equ 0040h
ADERRL_ERR7_POSN                         equ 0007h
ADERRL_ERR7_POSITION                     equ 0007h
ADERRL_ERR7_SIZE                         equ 0001h
ADERRL_ERR7_LENGTH                       equ 0001h
ADERRL_ERR7_MASK                         equ 0080h

// Register: ADERRH
#define ADERRH ADERRH
ADERRH                                   equ 021Ah
// bitfield definitions
ADERRH_ERR_POSN                          equ 0000h
ADERRH_ERR_POSITION                      equ 0000h
ADERRH_ERR_SIZE                          equ 0008h
ADERRH_ERR_LENGTH                        equ 0008h
ADERRH_ERR_MASK                          equ 00FFh
ADERRH_ADERR8_POSN                       equ 0000h
ADERRH_ADERR8_POSITION                   equ 0000h
ADERRH_ADERR8_SIZE                       equ 0001h
ADERRH_ADERR8_LENGTH                     equ 0001h
ADERRH_ADERR8_MASK                       equ 0001h
ADERRH_ADERR9_POSN                       equ 0001h
ADERRH_ADERR9_POSITION                   equ 0001h
ADERRH_ADERR9_SIZE                       equ 0001h
ADERRH_ADERR9_LENGTH                     equ 0001h
ADERRH_ADERR9_MASK                       equ 0002h
ADERRH_ADERR10_POSN                      equ 0002h
ADERRH_ADERR10_POSITION                  equ 0002h
ADERRH_ADERR10_SIZE                      equ 0001h
ADERRH_ADERR10_LENGTH                    equ 0001h
ADERRH_ADERR10_MASK                      equ 0004h
ADERRH_ADERR11_POSN                      equ 0003h
ADERRH_ADERR11_POSITION                  equ 0003h
ADERRH_ADERR11_SIZE                      equ 0001h
ADERRH_ADERR11_LENGTH                    equ 0001h
ADERRH_ADERR11_MASK                      equ 0008h
ADERRH_ADERR12_POSN                      equ 0004h
ADERRH_ADERR12_POSITION                  equ 0004h
ADERRH_ADERR12_SIZE                      equ 0001h
ADERRH_ADERR12_LENGTH                    equ 0001h
ADERRH_ADERR12_MASK                      equ 0010h
ADERRH_ADERR13_POSN                      equ 0005h
ADERRH_ADERR13_POSITION                  equ 0005h
ADERRH_ADERR13_SIZE                      equ 0001h
ADERRH_ADERR13_LENGTH                    equ 0001h
ADERRH_ADERR13_MASK                      equ 0020h
ADERRH_ADERR14_POSN                      equ 0006h
ADERRH_ADERR14_POSITION                  equ 0006h
ADERRH_ADERR14_SIZE                      equ 0001h
ADERRH_ADERR14_LENGTH                    equ 0001h
ADERRH_ADERR14_MASK                      equ 0040h
ADERRH_ADERR15_POSN                      equ 0007h
ADERRH_ADERR15_POSITION                  equ 0007h
ADERRH_ADERR15_SIZE                      equ 0001h
ADERRH_ADERR15_LENGTH                    equ 0001h
ADERRH_ADERR15_MASK                      equ 0080h
ADERRH_ADERR_POSN                        equ 0000h
ADERRH_ADERR_POSITION                    equ 0000h
ADERRH_ADERR_SIZE                        equ 0008h
ADERRH_ADERR_LENGTH                      equ 0008h
ADERRH_ADERR_MASK                        equ 00FFh
ADERRH_ERR8_POSN                         equ 0000h
ADERRH_ERR8_POSITION                     equ 0000h
ADERRH_ERR8_SIZE                         equ 0001h
ADERRH_ERR8_LENGTH                       equ 0001h
ADERRH_ERR8_MASK                         equ 0001h
ADERRH_ERR9_POSN                         equ 0001h
ADERRH_ERR9_POSITION                     equ 0001h
ADERRH_ERR9_SIZE                         equ 0001h
ADERRH_ERR9_LENGTH                       equ 0001h
ADERRH_ERR9_MASK                         equ 0002h
ADERRH_ERR10_POSN                        equ 0002h
ADERRH_ERR10_POSITION                    equ 0002h
ADERRH_ERR10_SIZE                        equ 0001h
ADERRH_ERR10_LENGTH                      equ 0001h
ADERRH_ERR10_MASK                        equ 0004h
ADERRH_ERR11_POSN                        equ 0003h
ADERRH_ERR11_POSITION                    equ 0003h
ADERRH_ERR11_SIZE                        equ 0001h
ADERRH_ERR11_LENGTH                      equ 0001h
ADERRH_ERR11_MASK                        equ 0008h
ADERRH_ERR12_POSN                        equ 0004h
ADERRH_ERR12_POSITION                    equ 0004h
ADERRH_ERR12_SIZE                        equ 0001h
ADERRH_ERR12_LENGTH                      equ 0001h
ADERRH_ERR12_MASK                        equ 0010h
ADERRH_ERR13_POSN                        equ 0005h
ADERRH_ERR13_POSITION                    equ 0005h
ADERRH_ERR13_SIZE                        equ 0001h
ADERRH_ERR13_LENGTH                      equ 0001h
ADERRH_ERR13_MASK                        equ 0020h
ADERRH_ERR14_POSN                        equ 0006h
ADERRH_ERR14_POSITION                    equ 0006h
ADERRH_ERR14_SIZE                        equ 0001h
ADERRH_ERR14_LENGTH                      equ 0001h
ADERRH_ERR14_MASK                        equ 0040h
ADERRH_ERR15_POSN                        equ 0007h
ADERRH_ERR15_POSITION                    equ 0007h
ADERRH_ERR15_SIZE                        equ 0001h
ADERRH_ERR15_LENGTH                      equ 0001h
ADERRH_ERR15_MASK                        equ 0080h

// Register: ADSTPT
#define ADSTPT ADSTPT
ADSTPT                                   equ 021Bh

// Register: ADSTPTL
#define ADSTPTL ADSTPTL
ADSTPTL                                  equ 021Bh
// bitfield definitions
ADSTPTL_STPT_POSN                        equ 0000h
ADSTPTL_STPT_POSITION                    equ 0000h
ADSTPTL_STPT_SIZE                        equ 0008h
ADSTPTL_STPT_LENGTH                      equ 0008h
ADSTPTL_STPT_MASK                        equ 00FFh
ADSTPTL_ADSTPT0_POSN                     equ 0000h
ADSTPTL_ADSTPT0_POSITION                 equ 0000h
ADSTPTL_ADSTPT0_SIZE                     equ 0001h
ADSTPTL_ADSTPT0_LENGTH                   equ 0001h
ADSTPTL_ADSTPT0_MASK                     equ 0001h
ADSTPTL_ADSTPT1_POSN                     equ 0001h
ADSTPTL_ADSTPT1_POSITION                 equ 0001h
ADSTPTL_ADSTPT1_SIZE                     equ 0001h
ADSTPTL_ADSTPT1_LENGTH                   equ 0001h
ADSTPTL_ADSTPT1_MASK                     equ 0002h
ADSTPTL_ADSTPT2_POSN                     equ 0002h
ADSTPTL_ADSTPT2_POSITION                 equ 0002h
ADSTPTL_ADSTPT2_SIZE                     equ 0001h
ADSTPTL_ADSTPT2_LENGTH                   equ 0001h
ADSTPTL_ADSTPT2_MASK                     equ 0004h
ADSTPTL_ADSTPT3_POSN                     equ 0003h
ADSTPTL_ADSTPT3_POSITION                 equ 0003h
ADSTPTL_ADSTPT3_SIZE                     equ 0001h
ADSTPTL_ADSTPT3_LENGTH                   equ 0001h
ADSTPTL_ADSTPT3_MASK                     equ 0008h
ADSTPTL_ADSTPT4_POSN                     equ 0004h
ADSTPTL_ADSTPT4_POSITION                 equ 0004h
ADSTPTL_ADSTPT4_SIZE                     equ 0001h
ADSTPTL_ADSTPT4_LENGTH                   equ 0001h
ADSTPTL_ADSTPT4_MASK                     equ 0010h
ADSTPTL_ADSTPT5_POSN                     equ 0005h
ADSTPTL_ADSTPT5_POSITION                 equ 0005h
ADSTPTL_ADSTPT5_SIZE                     equ 0001h
ADSTPTL_ADSTPT5_LENGTH                   equ 0001h
ADSTPTL_ADSTPT5_MASK                     equ 0020h
ADSTPTL_ADSTPT6_POSN                     equ 0006h
ADSTPTL_ADSTPT6_POSITION                 equ 0006h
ADSTPTL_ADSTPT6_SIZE                     equ 0001h
ADSTPTL_ADSTPT6_LENGTH                   equ 0001h
ADSTPTL_ADSTPT6_MASK                     equ 0040h
ADSTPTL_ADSTPT7_POSN                     equ 0007h
ADSTPTL_ADSTPT7_POSITION                 equ 0007h
ADSTPTL_ADSTPT7_SIZE                     equ 0001h
ADSTPTL_ADSTPT7_LENGTH                   equ 0001h
ADSTPTL_ADSTPT7_MASK                     equ 0080h
ADSTPTL_ADSTPT_POSN                      equ 0000h
ADSTPTL_ADSTPT_POSITION                  equ 0000h
ADSTPTL_ADSTPT_SIZE                      equ 0008h
ADSTPTL_ADSTPT_LENGTH                    equ 0008h
ADSTPTL_ADSTPT_MASK                      equ 00FFh
ADSTPTL_STPT0_POSN                       equ 0000h
ADSTPTL_STPT0_POSITION                   equ 0000h
ADSTPTL_STPT0_SIZE                       equ 0001h
ADSTPTL_STPT0_LENGTH                     equ 0001h
ADSTPTL_STPT0_MASK                       equ 0001h
ADSTPTL_STPT1_POSN                       equ 0001h
ADSTPTL_STPT1_POSITION                   equ 0001h
ADSTPTL_STPT1_SIZE                       equ 0001h
ADSTPTL_STPT1_LENGTH                     equ 0001h
ADSTPTL_STPT1_MASK                       equ 0002h
ADSTPTL_STPT2_POSN                       equ 0002h
ADSTPTL_STPT2_POSITION                   equ 0002h
ADSTPTL_STPT2_SIZE                       equ 0001h
ADSTPTL_STPT2_LENGTH                     equ 0001h
ADSTPTL_STPT2_MASK                       equ 0004h
ADSTPTL_STPT3_POSN                       equ 0003h
ADSTPTL_STPT3_POSITION                   equ 0003h
ADSTPTL_STPT3_SIZE                       equ 0001h
ADSTPTL_STPT3_LENGTH                     equ 0001h
ADSTPTL_STPT3_MASK                       equ 0008h
ADSTPTL_STPT4_POSN                       equ 0004h
ADSTPTL_STPT4_POSITION                   equ 0004h
ADSTPTL_STPT4_SIZE                       equ 0001h
ADSTPTL_STPT4_LENGTH                     equ 0001h
ADSTPTL_STPT4_MASK                       equ 0010h
ADSTPTL_STPT5_POSN                       equ 0005h
ADSTPTL_STPT5_POSITION                   equ 0005h
ADSTPTL_STPT5_SIZE                       equ 0001h
ADSTPTL_STPT5_LENGTH                     equ 0001h
ADSTPTL_STPT5_MASK                       equ 0020h
ADSTPTL_STPT6_POSN                       equ 0006h
ADSTPTL_STPT6_POSITION                   equ 0006h
ADSTPTL_STPT6_SIZE                       equ 0001h
ADSTPTL_STPT6_LENGTH                     equ 0001h
ADSTPTL_STPT6_MASK                       equ 0040h
ADSTPTL_STPT7_POSN                       equ 0007h
ADSTPTL_STPT7_POSITION                   equ 0007h
ADSTPTL_STPT7_SIZE                       equ 0001h
ADSTPTL_STPT7_LENGTH                     equ 0001h
ADSTPTL_STPT7_MASK                       equ 0080h

// Register: ADSTPTH
#define ADSTPTH ADSTPTH
ADSTPTH                                  equ 021Ch
// bitfield definitions
ADSTPTH_STPT_POSN                        equ 0000h
ADSTPTH_STPT_POSITION                    equ 0000h
ADSTPTH_STPT_SIZE                        equ 0008h
ADSTPTH_STPT_LENGTH                      equ 0008h
ADSTPTH_STPT_MASK                        equ 00FFh
ADSTPTH_ADSTPT8_POSN                     equ 0000h
ADSTPTH_ADSTPT8_POSITION                 equ 0000h
ADSTPTH_ADSTPT8_SIZE                     equ 0001h
ADSTPTH_ADSTPT8_LENGTH                   equ 0001h
ADSTPTH_ADSTPT8_MASK                     equ 0001h
ADSTPTH_ADSTPT9_POSN                     equ 0001h
ADSTPTH_ADSTPT9_POSITION                 equ 0001h
ADSTPTH_ADSTPT9_SIZE                     equ 0001h
ADSTPTH_ADSTPT9_LENGTH                   equ 0001h
ADSTPTH_ADSTPT9_MASK                     equ 0002h
ADSTPTH_ADSTPT10_POSN                    equ 0002h
ADSTPTH_ADSTPT10_POSITION                equ 0002h
ADSTPTH_ADSTPT10_SIZE                    equ 0001h
ADSTPTH_ADSTPT10_LENGTH                  equ 0001h
ADSTPTH_ADSTPT10_MASK                    equ 0004h
ADSTPTH_ADSTPT11_POSN                    equ 0003h
ADSTPTH_ADSTPT11_POSITION                equ 0003h
ADSTPTH_ADSTPT11_SIZE                    equ 0001h
ADSTPTH_ADSTPT11_LENGTH                  equ 0001h
ADSTPTH_ADSTPT11_MASK                    equ 0008h
ADSTPTH_ADSTPT12_POSN                    equ 0004h
ADSTPTH_ADSTPT12_POSITION                equ 0004h
ADSTPTH_ADSTPT12_SIZE                    equ 0001h
ADSTPTH_ADSTPT12_LENGTH                  equ 0001h
ADSTPTH_ADSTPT12_MASK                    equ 0010h
ADSTPTH_ADSTPT13_POSN                    equ 0005h
ADSTPTH_ADSTPT13_POSITION                equ 0005h
ADSTPTH_ADSTPT13_SIZE                    equ 0001h
ADSTPTH_ADSTPT13_LENGTH                  equ 0001h
ADSTPTH_ADSTPT13_MASK                    equ 0020h
ADSTPTH_ADSTPT14_POSN                    equ 0006h
ADSTPTH_ADSTPT14_POSITION                equ 0006h
ADSTPTH_ADSTPT14_SIZE                    equ 0001h
ADSTPTH_ADSTPT14_LENGTH                  equ 0001h
ADSTPTH_ADSTPT14_MASK                    equ 0040h
ADSTPTH_ADSTPT15_POSN                    equ 0007h
ADSTPTH_ADSTPT15_POSITION                equ 0007h
ADSTPTH_ADSTPT15_SIZE                    equ 0001h
ADSTPTH_ADSTPT15_LENGTH                  equ 0001h
ADSTPTH_ADSTPT15_MASK                    equ 0080h
ADSTPTH_ADSTPT_POSN                      equ 0000h
ADSTPTH_ADSTPT_POSITION                  equ 0000h
ADSTPTH_ADSTPT_SIZE                      equ 0008h
ADSTPTH_ADSTPT_LENGTH                    equ 0008h
ADSTPTH_ADSTPT_MASK                      equ 00FFh
ADSTPTH_STPT8_POSN                       equ 0000h
ADSTPTH_STPT8_POSITION                   equ 0000h
ADSTPTH_STPT8_SIZE                       equ 0001h
ADSTPTH_STPT8_LENGTH                     equ 0001h
ADSTPTH_STPT8_MASK                       equ 0001h
ADSTPTH_STPT9_POSN                       equ 0001h
ADSTPTH_STPT9_POSITION                   equ 0001h
ADSTPTH_STPT9_SIZE                       equ 0001h
ADSTPTH_STPT9_LENGTH                     equ 0001h
ADSTPTH_STPT9_MASK                       equ 0002h
ADSTPTH_STPT10_POSN                      equ 0002h
ADSTPTH_STPT10_POSITION                  equ 0002h
ADSTPTH_STPT10_SIZE                      equ 0001h
ADSTPTH_STPT10_LENGTH                    equ 0001h
ADSTPTH_STPT10_MASK                      equ 0004h
ADSTPTH_STPT11_POSN                      equ 0003h
ADSTPTH_STPT11_POSITION                  equ 0003h
ADSTPTH_STPT11_SIZE                      equ 0001h
ADSTPTH_STPT11_LENGTH                    equ 0001h
ADSTPTH_STPT11_MASK                      equ 0008h
ADSTPTH_STPT12_POSN                      equ 0004h
ADSTPTH_STPT12_POSITION                  equ 0004h
ADSTPTH_STPT12_SIZE                      equ 0001h
ADSTPTH_STPT12_LENGTH                    equ 0001h
ADSTPTH_STPT12_MASK                      equ 0010h
ADSTPTH_STPT13_POSN                      equ 0005h
ADSTPTH_STPT13_POSITION                  equ 0005h
ADSTPTH_STPT13_SIZE                      equ 0001h
ADSTPTH_STPT13_LENGTH                    equ 0001h
ADSTPTH_STPT13_MASK                      equ 0020h
ADSTPTH_STPT15_POSN                      equ 0006h
ADSTPTH_STPT15_POSITION                  equ 0006h
ADSTPTH_STPT15_SIZE                      equ 0001h
ADSTPTH_STPT15_LENGTH                    equ 0001h
ADSTPTH_STPT15_MASK                      equ 0040h
ADSTPTH_STPT16_POSN                      equ 0007h
ADSTPTH_STPT16_POSITION                  equ 0007h
ADSTPTH_STPT16_SIZE                      equ 0001h
ADSTPTH_STPT16_LENGTH                    equ 0001h
ADSTPTH_STPT16_MASK                      equ 0080h

// Register: ADFLTR
#define ADFLTR ADFLTR
ADFLTR                                   equ 021Dh

// Register: ADFLTRL
#define ADFLTRL ADFLTRL
ADFLTRL                                  equ 021Dh
// bitfield definitions
ADFLTRL_FLTR_POSN                        equ 0000h
ADFLTRL_FLTR_POSITION                    equ 0000h
ADFLTRL_FLTR_SIZE                        equ 0008h
ADFLTRL_FLTR_LENGTH                      equ 0008h
ADFLTRL_FLTR_MASK                        equ 00FFh
ADFLTRL_ADFLTR0_POSN                     equ 0000h
ADFLTRL_ADFLTR0_POSITION                 equ 0000h
ADFLTRL_ADFLTR0_SIZE                     equ 0001h
ADFLTRL_ADFLTR0_LENGTH                   equ 0001h
ADFLTRL_ADFLTR0_MASK                     equ 0001h
ADFLTRL_ADFLTR1_POSN                     equ 0001h
ADFLTRL_ADFLTR1_POSITION                 equ 0001h
ADFLTRL_ADFLTR1_SIZE                     equ 0001h
ADFLTRL_ADFLTR1_LENGTH                   equ 0001h
ADFLTRL_ADFLTR1_MASK                     equ 0002h
ADFLTRL_ADFLTR2_POSN                     equ 0002h
ADFLTRL_ADFLTR2_POSITION                 equ 0002h
ADFLTRL_ADFLTR2_SIZE                     equ 0001h
ADFLTRL_ADFLTR2_LENGTH                   equ 0001h
ADFLTRL_ADFLTR2_MASK                     equ 0004h
ADFLTRL_ADFLTR3_POSN                     equ 0003h
ADFLTRL_ADFLTR3_POSITION                 equ 0003h
ADFLTRL_ADFLTR3_SIZE                     equ 0001h
ADFLTRL_ADFLTR3_LENGTH                   equ 0001h
ADFLTRL_ADFLTR3_MASK                     equ 0008h
ADFLTRL_ADFLTR4_POSN                     equ 0004h
ADFLTRL_ADFLTR4_POSITION                 equ 0004h
ADFLTRL_ADFLTR4_SIZE                     equ 0001h
ADFLTRL_ADFLTR4_LENGTH                   equ 0001h
ADFLTRL_ADFLTR4_MASK                     equ 0010h
ADFLTRL_ADFLTR5_POSN                     equ 0005h
ADFLTRL_ADFLTR5_POSITION                 equ 0005h
ADFLTRL_ADFLTR5_SIZE                     equ 0001h
ADFLTRL_ADFLTR5_LENGTH                   equ 0001h
ADFLTRL_ADFLTR5_MASK                     equ 0020h
ADFLTRL_ADFLTR6_POSN                     equ 0006h
ADFLTRL_ADFLTR6_POSITION                 equ 0006h
ADFLTRL_ADFLTR6_SIZE                     equ 0001h
ADFLTRL_ADFLTR6_LENGTH                   equ 0001h
ADFLTRL_ADFLTR6_MASK                     equ 0040h
ADFLTRL_ADFLTR7_POSN                     equ 0007h
ADFLTRL_ADFLTR7_POSITION                 equ 0007h
ADFLTRL_ADFLTR7_SIZE                     equ 0001h
ADFLTRL_ADFLTR7_LENGTH                   equ 0001h
ADFLTRL_ADFLTR7_MASK                     equ 0080h
ADFLTRL_ADFLTR_POSN                      equ 0000h
ADFLTRL_ADFLTR_POSITION                  equ 0000h
ADFLTRL_ADFLTR_SIZE                      equ 0008h
ADFLTRL_ADFLTR_LENGTH                    equ 0008h
ADFLTRL_ADFLTR_MASK                      equ 00FFh
ADFLTRL_FLTR0_POSN                       equ 0000h
ADFLTRL_FLTR0_POSITION                   equ 0000h
ADFLTRL_FLTR0_SIZE                       equ 0001h
ADFLTRL_FLTR0_LENGTH                     equ 0001h
ADFLTRL_FLTR0_MASK                       equ 0001h
ADFLTRL_FLTR1_POSN                       equ 0001h
ADFLTRL_FLTR1_POSITION                   equ 0001h
ADFLTRL_FLTR1_SIZE                       equ 0001h
ADFLTRL_FLTR1_LENGTH                     equ 0001h
ADFLTRL_FLTR1_MASK                       equ 0002h
ADFLTRL_FLTR2_POSN                       equ 0002h
ADFLTRL_FLTR2_POSITION                   equ 0002h
ADFLTRL_FLTR2_SIZE                       equ 0001h
ADFLTRL_FLTR2_LENGTH                     equ 0001h
ADFLTRL_FLTR2_MASK                       equ 0004h
ADFLTRL_FLTR3_POSN                       equ 0003h
ADFLTRL_FLTR3_POSITION                   equ 0003h
ADFLTRL_FLTR3_SIZE                       equ 0001h
ADFLTRL_FLTR3_LENGTH                     equ 0001h
ADFLTRL_FLTR3_MASK                       equ 0008h
ADFLTRL_FLTR4_POSN                       equ 0004h
ADFLTRL_FLTR4_POSITION                   equ 0004h
ADFLTRL_FLTR4_SIZE                       equ 0001h
ADFLTRL_FLTR4_LENGTH                     equ 0001h
ADFLTRL_FLTR4_MASK                       equ 0010h
ADFLTRL_FLTR5_POSN                       equ 0005h
ADFLTRL_FLTR5_POSITION                   equ 0005h
ADFLTRL_FLTR5_SIZE                       equ 0001h
ADFLTRL_FLTR5_LENGTH                     equ 0001h
ADFLTRL_FLTR5_MASK                       equ 0020h
ADFLTRL_FLTR6_POSN                       equ 0006h
ADFLTRL_FLTR6_POSITION                   equ 0006h
ADFLTRL_FLTR6_SIZE                       equ 0001h
ADFLTRL_FLTR6_LENGTH                     equ 0001h
ADFLTRL_FLTR6_MASK                       equ 0040h
ADFLTRL_FLTR7_POSN                       equ 0007h
ADFLTRL_FLTR7_POSITION                   equ 0007h
ADFLTRL_FLTR7_SIZE                       equ 0001h
ADFLTRL_FLTR7_LENGTH                     equ 0001h
ADFLTRL_FLTR7_MASK                       equ 0080h

// Register: ADFLTRH
#define ADFLTRH ADFLTRH
ADFLTRH                                  equ 021Eh
// bitfield definitions
ADFLTRH_FLTR_POSN                        equ 0000h
ADFLTRH_FLTR_POSITION                    equ 0000h
ADFLTRH_FLTR_SIZE                        equ 0008h
ADFLTRH_FLTR_LENGTH                      equ 0008h
ADFLTRH_FLTR_MASK                        equ 00FFh
ADFLTRH_ADFLTR8_POSN                     equ 0000h
ADFLTRH_ADFLTR8_POSITION                 equ 0000h
ADFLTRH_ADFLTR8_SIZE                     equ 0001h
ADFLTRH_ADFLTR8_LENGTH                   equ 0001h
ADFLTRH_ADFLTR8_MASK                     equ 0001h
ADFLTRH_ADFLTR9_POSN                     equ 0001h
ADFLTRH_ADFLTR9_POSITION                 equ 0001h
ADFLTRH_ADFLTR9_SIZE                     equ 0001h
ADFLTRH_ADFLTR9_LENGTH                   equ 0001h
ADFLTRH_ADFLTR9_MASK                     equ 0002h
ADFLTRH_ADFLTR10_POSN                    equ 0002h
ADFLTRH_ADFLTR10_POSITION                equ 0002h
ADFLTRH_ADFLTR10_SIZE                    equ 0001h
ADFLTRH_ADFLTR10_LENGTH                  equ 0001h
ADFLTRH_ADFLTR10_MASK                    equ 0004h
ADFLTRH_ADFLTR11_POSN                    equ 0003h
ADFLTRH_ADFLTR11_POSITION                equ 0003h
ADFLTRH_ADFLTR11_SIZE                    equ 0001h
ADFLTRH_ADFLTR11_LENGTH                  equ 0001h
ADFLTRH_ADFLTR11_MASK                    equ 0008h
ADFLTRH_ADFLTR12_POSN                    equ 0004h
ADFLTRH_ADFLTR12_POSITION                equ 0004h
ADFLTRH_ADFLTR12_SIZE                    equ 0001h
ADFLTRH_ADFLTR12_LENGTH                  equ 0001h
ADFLTRH_ADFLTR12_MASK                    equ 0010h
ADFLTRH_ADFLTR13_POSN                    equ 0005h
ADFLTRH_ADFLTR13_POSITION                equ 0005h
ADFLTRH_ADFLTR13_SIZE                    equ 0001h
ADFLTRH_ADFLTR13_LENGTH                  equ 0001h
ADFLTRH_ADFLTR13_MASK                    equ 0020h
ADFLTRH_ADFLTR14_POSN                    equ 0006h
ADFLTRH_ADFLTR14_POSITION                equ 0006h
ADFLTRH_ADFLTR14_SIZE                    equ 0001h
ADFLTRH_ADFLTR14_LENGTH                  equ 0001h
ADFLTRH_ADFLTR14_MASK                    equ 0040h
ADFLTRH_ADFLTR15_POSN                    equ 0007h
ADFLTRH_ADFLTR15_POSITION                equ 0007h
ADFLTRH_ADFLTR15_SIZE                    equ 0001h
ADFLTRH_ADFLTR15_LENGTH                  equ 0001h
ADFLTRH_ADFLTR15_MASK                    equ 0080h
ADFLTRH_ADFLTR_POSN                      equ 0000h
ADFLTRH_ADFLTR_POSITION                  equ 0000h
ADFLTRH_ADFLTR_SIZE                      equ 0008h
ADFLTRH_ADFLTR_LENGTH                    equ 0008h
ADFLTRH_ADFLTR_MASK                      equ 00FFh
ADFLTRH_FLTR8_POSN                       equ 0000h
ADFLTRH_FLTR8_POSITION                   equ 0000h
ADFLTRH_FLTR8_SIZE                       equ 0001h
ADFLTRH_FLTR8_LENGTH                     equ 0001h
ADFLTRH_FLTR8_MASK                       equ 0001h
ADFLTRH_FLTR9_POSN                       equ 0001h
ADFLTRH_FLTR9_POSITION                   equ 0001h
ADFLTRH_FLTR9_SIZE                       equ 0001h
ADFLTRH_FLTR9_LENGTH                     equ 0001h
ADFLTRH_FLTR9_MASK                       equ 0002h
ADFLTRH_FLTR10_POSN                      equ 0002h
ADFLTRH_FLTR10_POSITION                  equ 0002h
ADFLTRH_FLTR10_SIZE                      equ 0001h
ADFLTRH_FLTR10_LENGTH                    equ 0001h
ADFLTRH_FLTR10_MASK                      equ 0004h
ADFLTRH_FLTR11_POSN                      equ 0003h
ADFLTRH_FLTR11_POSITION                  equ 0003h
ADFLTRH_FLTR11_SIZE                      equ 0001h
ADFLTRH_FLTR11_LENGTH                    equ 0001h
ADFLTRH_FLTR11_MASK                      equ 0008h
ADFLTRH_FLTR12_POSN                      equ 0004h
ADFLTRH_FLTR12_POSITION                  equ 0004h
ADFLTRH_FLTR12_SIZE                      equ 0001h
ADFLTRH_FLTR12_LENGTH                    equ 0001h
ADFLTRH_FLTR12_MASK                      equ 0010h
ADFLTRH_FLTR13_POSN                      equ 0005h
ADFLTRH_FLTR13_POSITION                  equ 0005h
ADFLTRH_FLTR13_SIZE                      equ 0001h
ADFLTRH_FLTR13_LENGTH                    equ 0001h
ADFLTRH_FLTR13_MASK                      equ 0020h
ADFLTRH_FLTR14_POSN                      equ 0006h
ADFLTRH_FLTR14_POSITION                  equ 0006h
ADFLTRH_FLTR14_SIZE                      equ 0001h
ADFLTRH_FLTR14_LENGTH                    equ 0001h
ADFLTRH_FLTR14_MASK                      equ 0040h
ADFLTRH_FLTR15_POSN                      equ 0007h
ADFLTRH_FLTR15_POSITION                  equ 0007h
ADFLTRH_FLTR15_SIZE                      equ 0001h
ADFLTRH_FLTR15_LENGTH                    equ 0001h
ADFLTRH_FLTR15_MASK                      equ 0080h

// Register: ADACC
#define ADACC ADACC
ADACC                                    equ 021Fh

// Register: ADACCL
#define ADACCL ADACCL
ADACCL                                   equ 021Fh
// bitfield definitions
ADACCL_ACC_POSN                          equ 0000h
ADACCL_ACC_POSITION                      equ 0000h
ADACCL_ACC_SIZE                          equ 0008h
ADACCL_ACC_LENGTH                        equ 0008h
ADACCL_ACC_MASK                          equ 00FFh
ADACCL_ADACC0_POSN                       equ 0000h
ADACCL_ADACC0_POSITION                   equ 0000h
ADACCL_ADACC0_SIZE                       equ 0001h
ADACCL_ADACC0_LENGTH                     equ 0001h
ADACCL_ADACC0_MASK                       equ 0001h
ADACCL_ADACC1_POSN                       equ 0001h
ADACCL_ADACC1_POSITION                   equ 0001h
ADACCL_ADACC1_SIZE                       equ 0001h
ADACCL_ADACC1_LENGTH                     equ 0001h
ADACCL_ADACC1_MASK                       equ 0002h
ADACCL_ADACC2_POSN                       equ 0002h
ADACCL_ADACC2_POSITION                   equ 0002h
ADACCL_ADACC2_SIZE                       equ 0001h
ADACCL_ADACC2_LENGTH                     equ 0001h
ADACCL_ADACC2_MASK                       equ 0004h
ADACCL_ADACC3_POSN                       equ 0003h
ADACCL_ADACC3_POSITION                   equ 0003h
ADACCL_ADACC3_SIZE                       equ 0001h
ADACCL_ADACC3_LENGTH                     equ 0001h
ADACCL_ADACC3_MASK                       equ 0008h
ADACCL_ADACC4_POSN                       equ 0004h
ADACCL_ADACC4_POSITION                   equ 0004h
ADACCL_ADACC4_SIZE                       equ 0001h
ADACCL_ADACC4_LENGTH                     equ 0001h
ADACCL_ADACC4_MASK                       equ 0010h
ADACCL_ADACC5_POSN                       equ 0005h
ADACCL_ADACC5_POSITION                   equ 0005h
ADACCL_ADACC5_SIZE                       equ 0001h
ADACCL_ADACC5_LENGTH                     equ 0001h
ADACCL_ADACC5_MASK                       equ 0020h
ADACCL_ADACC6_POSN                       equ 0006h
ADACCL_ADACC6_POSITION                   equ 0006h
ADACCL_ADACC6_SIZE                       equ 0001h
ADACCL_ADACC6_LENGTH                     equ 0001h
ADACCL_ADACC6_MASK                       equ 0040h
ADACCL_ADACC7_POSN                       equ 0007h
ADACCL_ADACC7_POSITION                   equ 0007h
ADACCL_ADACC7_SIZE                       equ 0001h
ADACCL_ADACC7_LENGTH                     equ 0001h
ADACCL_ADACC7_MASK                       equ 0080h
ADACCL_ADACC_POSN                        equ 0000h
ADACCL_ADACC_POSITION                    equ 0000h
ADACCL_ADACC_SIZE                        equ 0008h
ADACCL_ADACC_LENGTH                      equ 0008h
ADACCL_ADACC_MASK                        equ 00FFh
ADACCL_ACC0_POSN                         equ 0000h
ADACCL_ACC0_POSITION                     equ 0000h
ADACCL_ACC0_SIZE                         equ 0001h
ADACCL_ACC0_LENGTH                       equ 0001h
ADACCL_ACC0_MASK                         equ 0001h
ADACCL_ACC1_POSN                         equ 0001h
ADACCL_ACC1_POSITION                     equ 0001h
ADACCL_ACC1_SIZE                         equ 0001h
ADACCL_ACC1_LENGTH                       equ 0001h
ADACCL_ACC1_MASK                         equ 0002h
ADACCL_ACC2_POSN                         equ 0002h
ADACCL_ACC2_POSITION                     equ 0002h
ADACCL_ACC2_SIZE                         equ 0001h
ADACCL_ACC2_LENGTH                       equ 0001h
ADACCL_ACC2_MASK                         equ 0004h
ADACCL_ACC3_POSN                         equ 0003h
ADACCL_ACC3_POSITION                     equ 0003h
ADACCL_ACC3_SIZE                         equ 0001h
ADACCL_ACC3_LENGTH                       equ 0001h
ADACCL_ACC3_MASK                         equ 0008h
ADACCL_ACC4_POSN                         equ 0004h
ADACCL_ACC4_POSITION                     equ 0004h
ADACCL_ACC4_SIZE                         equ 0001h
ADACCL_ACC4_LENGTH                       equ 0001h
ADACCL_ACC4_MASK                         equ 0010h
ADACCL_ACC5_POSN                         equ 0005h
ADACCL_ACC5_POSITION                     equ 0005h
ADACCL_ACC5_SIZE                         equ 0001h
ADACCL_ACC5_LENGTH                       equ 0001h
ADACCL_ACC5_MASK                         equ 0020h
ADACCL_ACC6_POSN                         equ 0006h
ADACCL_ACC6_POSITION                     equ 0006h
ADACCL_ACC6_SIZE                         equ 0001h
ADACCL_ACC6_LENGTH                       equ 0001h
ADACCL_ACC6_MASK                         equ 0040h
ADACCL_ACC7_POSN                         equ 0007h
ADACCL_ACC7_POSITION                     equ 0007h
ADACCL_ACC7_SIZE                         equ 0001h
ADACCL_ACC7_LENGTH                       equ 0001h
ADACCL_ACC7_MASK                         equ 0080h

// Register: ADACCH
#define ADACCH ADACCH
ADACCH                                   equ 0220h
// bitfield definitions
ADACCH_ACC_POSN                          equ 0000h
ADACCH_ACC_POSITION                      equ 0000h
ADACCH_ACC_SIZE                          equ 0008h
ADACCH_ACC_LENGTH                        equ 0008h
ADACCH_ACC_MASK                          equ 00FFh
ADACCH_ADACC8_POSN                       equ 0000h
ADACCH_ADACC8_POSITION                   equ 0000h
ADACCH_ADACC8_SIZE                       equ 0001h
ADACCH_ADACC8_LENGTH                     equ 0001h
ADACCH_ADACC8_MASK                       equ 0001h
ADACCH_ADACC9_POSN                       equ 0001h
ADACCH_ADACC9_POSITION                   equ 0001h
ADACCH_ADACC9_SIZE                       equ 0001h
ADACCH_ADACC9_LENGTH                     equ 0001h
ADACCH_ADACC9_MASK                       equ 0002h
ADACCH_ADACC10_POSN                      equ 0002h
ADACCH_ADACC10_POSITION                  equ 0002h
ADACCH_ADACC10_SIZE                      equ 0001h
ADACCH_ADACC10_LENGTH                    equ 0001h
ADACCH_ADACC10_MASK                      equ 0004h
ADACCH_ADACC11_POSN                      equ 0003h
ADACCH_ADACC11_POSITION                  equ 0003h
ADACCH_ADACC11_SIZE                      equ 0001h
ADACCH_ADACC11_LENGTH                    equ 0001h
ADACCH_ADACC11_MASK                      equ 0008h
ADACCH_ADACC12_POSN                      equ 0004h
ADACCH_ADACC12_POSITION                  equ 0004h
ADACCH_ADACC12_SIZE                      equ 0001h
ADACCH_ADACC12_LENGTH                    equ 0001h
ADACCH_ADACC12_MASK                      equ 0010h
ADACCH_ADACC13_POSN                      equ 0005h
ADACCH_ADACC13_POSITION                  equ 0005h
ADACCH_ADACC13_SIZE                      equ 0001h
ADACCH_ADACC13_LENGTH                    equ 0001h
ADACCH_ADACC13_MASK                      equ 0020h
ADACCH_ADACC14_POSN                      equ 0006h
ADACCH_ADACC14_POSITION                  equ 0006h
ADACCH_ADACC14_SIZE                      equ 0001h
ADACCH_ADACC14_LENGTH                    equ 0001h
ADACCH_ADACC14_MASK                      equ 0040h
ADACCH_ADACC15_POSN                      equ 0007h
ADACCH_ADACC15_POSITION                  equ 0007h
ADACCH_ADACC15_SIZE                      equ 0001h
ADACCH_ADACC15_LENGTH                    equ 0001h
ADACCH_ADACC15_MASK                      equ 0080h
ADACCH_ADACC_POSN                        equ 0000h
ADACCH_ADACC_POSITION                    equ 0000h
ADACCH_ADACC_SIZE                        equ 0008h
ADACCH_ADACC_LENGTH                      equ 0008h
ADACCH_ADACC_MASK                        equ 00FFh
ADACCH_ACC8_POSN                         equ 0000h
ADACCH_ACC8_POSITION                     equ 0000h
ADACCH_ACC8_SIZE                         equ 0001h
ADACCH_ACC8_LENGTH                       equ 0001h
ADACCH_ACC8_MASK                         equ 0001h
ADACCH_ACC9_POSN                         equ 0001h
ADACCH_ACC9_POSITION                     equ 0001h
ADACCH_ACC9_SIZE                         equ 0001h
ADACCH_ACC9_LENGTH                       equ 0001h
ADACCH_ACC9_MASK                         equ 0002h
ADACCH_ACC10_POSN                        equ 0002h
ADACCH_ACC10_POSITION                    equ 0002h
ADACCH_ACC10_SIZE                        equ 0001h
ADACCH_ACC10_LENGTH                      equ 0001h
ADACCH_ACC10_MASK                        equ 0004h
ADACCH_ACC11_POSN                        equ 0003h
ADACCH_ACC11_POSITION                    equ 0003h
ADACCH_ACC11_SIZE                        equ 0001h
ADACCH_ACC11_LENGTH                      equ 0001h
ADACCH_ACC11_MASK                        equ 0008h
ADACCH_ACC12_POSN                        equ 0004h
ADACCH_ACC12_POSITION                    equ 0004h
ADACCH_ACC12_SIZE                        equ 0001h
ADACCH_ACC12_LENGTH                      equ 0001h
ADACCH_ACC12_MASK                        equ 0010h
ADACCH_ACC13_POSN                        equ 0005h
ADACCH_ACC13_POSITION                    equ 0005h
ADACCH_ACC13_SIZE                        equ 0001h
ADACCH_ACC13_LENGTH                      equ 0001h
ADACCH_ACC13_MASK                        equ 0020h
ADACCH_ACC14_POSN                        equ 0006h
ADACCH_ACC14_POSITION                    equ 0006h
ADACCH_ACC14_SIZE                        equ 0001h
ADACCH_ACC14_LENGTH                      equ 0001h
ADACCH_ACC14_MASK                        equ 0040h
ADACCH_ACC15_POSN                        equ 0007h
ADACCH_ACC15_POSITION                    equ 0007h
ADACCH_ACC15_SIZE                        equ 0001h
ADACCH_ACC15_LENGTH                      equ 0001h
ADACCH_ACC15_MASK                        equ 0080h

// Register: ADCNT
#define ADCNT ADCNT
ADCNT                                    equ 0222h
// bitfield definitions
ADCNT_CNT_POSN                           equ 0000h
ADCNT_CNT_POSITION                       equ 0000h
ADCNT_CNT_SIZE                           equ 0008h
ADCNT_CNT_LENGTH                         equ 0008h
ADCNT_CNT_MASK                           equ 00FFh
ADCNT_ADCNT0_POSN                        equ 0000h
ADCNT_ADCNT0_POSITION                    equ 0000h
ADCNT_ADCNT0_SIZE                        equ 0001h
ADCNT_ADCNT0_LENGTH                      equ 0001h
ADCNT_ADCNT0_MASK                        equ 0001h
ADCNT_ADCNT1_POSN                        equ 0001h
ADCNT_ADCNT1_POSITION                    equ 0001h
ADCNT_ADCNT1_SIZE                        equ 0001h
ADCNT_ADCNT1_LENGTH                      equ 0001h
ADCNT_ADCNT1_MASK                        equ 0002h
ADCNT_ADCNT2_POSN                        equ 0002h
ADCNT_ADCNT2_POSITION                    equ 0002h
ADCNT_ADCNT2_SIZE                        equ 0001h
ADCNT_ADCNT2_LENGTH                      equ 0001h
ADCNT_ADCNT2_MASK                        equ 0004h
ADCNT_ADCNT3_POSN                        equ 0003h
ADCNT_ADCNT3_POSITION                    equ 0003h
ADCNT_ADCNT3_SIZE                        equ 0001h
ADCNT_ADCNT3_LENGTH                      equ 0001h
ADCNT_ADCNT3_MASK                        equ 0008h
ADCNT_ADCNT4_POSN                        equ 0004h
ADCNT_ADCNT4_POSITION                    equ 0004h
ADCNT_ADCNT4_SIZE                        equ 0001h
ADCNT_ADCNT4_LENGTH                      equ 0001h
ADCNT_ADCNT4_MASK                        equ 0010h
ADCNT_ADCNT5_POSN                        equ 0005h
ADCNT_ADCNT5_POSITION                    equ 0005h
ADCNT_ADCNT5_SIZE                        equ 0001h
ADCNT_ADCNT5_LENGTH                      equ 0001h
ADCNT_ADCNT5_MASK                        equ 0020h
ADCNT_ADCNT6_POSN                        equ 0006h
ADCNT_ADCNT6_POSITION                    equ 0006h
ADCNT_ADCNT6_SIZE                        equ 0001h
ADCNT_ADCNT6_LENGTH                      equ 0001h
ADCNT_ADCNT6_MASK                        equ 0040h
ADCNT_ADCNT7_POSN                        equ 0007h
ADCNT_ADCNT7_POSITION                    equ 0007h
ADCNT_ADCNT7_SIZE                        equ 0001h
ADCNT_ADCNT7_LENGTH                      equ 0001h
ADCNT_ADCNT7_MASK                        equ 0080h
ADCNT_ADCNT_POSN                         equ 0000h
ADCNT_ADCNT_POSITION                     equ 0000h
ADCNT_ADCNT_SIZE                         equ 0008h
ADCNT_ADCNT_LENGTH                       equ 0008h
ADCNT_ADCNT_MASK                         equ 00FFh
ADCNT_CNT0_POSN                          equ 0000h
ADCNT_CNT0_POSITION                      equ 0000h
ADCNT_CNT0_SIZE                          equ 0001h
ADCNT_CNT0_LENGTH                        equ 0001h
ADCNT_CNT0_MASK                          equ 0001h
ADCNT_CNT1_POSN                          equ 0001h
ADCNT_CNT1_POSITION                      equ 0001h
ADCNT_CNT1_SIZE                          equ 0001h
ADCNT_CNT1_LENGTH                        equ 0001h
ADCNT_CNT1_MASK                          equ 0002h
ADCNT_CNT2_POSN                          equ 0002h
ADCNT_CNT2_POSITION                      equ 0002h
ADCNT_CNT2_SIZE                          equ 0001h
ADCNT_CNT2_LENGTH                        equ 0001h
ADCNT_CNT2_MASK                          equ 0004h
ADCNT_CNT3_POSN                          equ 0003h
ADCNT_CNT3_POSITION                      equ 0003h
ADCNT_CNT3_SIZE                          equ 0001h
ADCNT_CNT3_LENGTH                        equ 0001h
ADCNT_CNT3_MASK                          equ 0008h
ADCNT_CNT4_POSN                          equ 0004h
ADCNT_CNT4_POSITION                      equ 0004h
ADCNT_CNT4_SIZE                          equ 0001h
ADCNT_CNT4_LENGTH                        equ 0001h
ADCNT_CNT4_MASK                          equ 0010h
ADCNT_CNT5_POSN                          equ 0005h
ADCNT_CNT5_POSITION                      equ 0005h
ADCNT_CNT5_SIZE                          equ 0001h
ADCNT_CNT5_LENGTH                        equ 0001h
ADCNT_CNT5_MASK                          equ 0020h
ADCNT_CNT6_POSN                          equ 0006h
ADCNT_CNT6_POSITION                      equ 0006h
ADCNT_CNT6_SIZE                          equ 0001h
ADCNT_CNT6_LENGTH                        equ 0001h
ADCNT_CNT6_MASK                          equ 0040h
ADCNT_CNT7_POSN                          equ 0007h
ADCNT_CNT7_POSITION                      equ 0007h
ADCNT_CNT7_SIZE                          equ 0001h
ADCNT_CNT7_LENGTH                        equ 0001h
ADCNT_CNT7_MASK                          equ 0080h

// Register: ADRPT
#define ADRPT ADRPT
ADRPT                                    equ 0223h
// bitfield definitions
ADRPT_RPT_POSN                           equ 0000h
ADRPT_RPT_POSITION                       equ 0000h
ADRPT_RPT_SIZE                           equ 0008h
ADRPT_RPT_LENGTH                         equ 0008h
ADRPT_RPT_MASK                           equ 00FFh
ADRPT_ADRPT0_POSN                        equ 0000h
ADRPT_ADRPT0_POSITION                    equ 0000h
ADRPT_ADRPT0_SIZE                        equ 0001h
ADRPT_ADRPT0_LENGTH                      equ 0001h
ADRPT_ADRPT0_MASK                        equ 0001h
ADRPT_ADRPT1_POSN                        equ 0001h
ADRPT_ADRPT1_POSITION                    equ 0001h
ADRPT_ADRPT1_SIZE                        equ 0001h
ADRPT_ADRPT1_LENGTH                      equ 0001h
ADRPT_ADRPT1_MASK                        equ 0002h
ADRPT_ADRPT2_POSN                        equ 0002h
ADRPT_ADRPT2_POSITION                    equ 0002h
ADRPT_ADRPT2_SIZE                        equ 0001h
ADRPT_ADRPT2_LENGTH                      equ 0001h
ADRPT_ADRPT2_MASK                        equ 0004h
ADRPT_ADRPT3_POSN                        equ 0003h
ADRPT_ADRPT3_POSITION                    equ 0003h
ADRPT_ADRPT3_SIZE                        equ 0001h
ADRPT_ADRPT3_LENGTH                      equ 0001h
ADRPT_ADRPT3_MASK                        equ 0008h
ADRPT_ADRPT4_POSN                        equ 0004h
ADRPT_ADRPT4_POSITION                    equ 0004h
ADRPT_ADRPT4_SIZE                        equ 0001h
ADRPT_ADRPT4_LENGTH                      equ 0001h
ADRPT_ADRPT4_MASK                        equ 0010h
ADRPT_ADRPT5_POSN                        equ 0005h
ADRPT_ADRPT5_POSITION                    equ 0005h
ADRPT_ADRPT5_SIZE                        equ 0001h
ADRPT_ADRPT5_LENGTH                      equ 0001h
ADRPT_ADRPT5_MASK                        equ 0020h
ADRPT_ADRPT6_POSN                        equ 0006h
ADRPT_ADRPT6_POSITION                    equ 0006h
ADRPT_ADRPT6_SIZE                        equ 0001h
ADRPT_ADRPT6_LENGTH                      equ 0001h
ADRPT_ADRPT6_MASK                        equ 0040h
ADRPT_ADRPT7_POSN                        equ 0007h
ADRPT_ADRPT7_POSITION                    equ 0007h
ADRPT_ADRPT7_SIZE                        equ 0001h
ADRPT_ADRPT7_LENGTH                      equ 0001h
ADRPT_ADRPT7_MASK                        equ 0080h
ADRPT_ADRPT_POSN                         equ 0000h
ADRPT_ADRPT_POSITION                     equ 0000h
ADRPT_ADRPT_SIZE                         equ 0008h
ADRPT_ADRPT_LENGTH                       equ 0008h
ADRPT_ADRPT_MASK                         equ 00FFh
ADRPT_RPT0_POSN                          equ 0000h
ADRPT_RPT0_POSITION                      equ 0000h
ADRPT_RPT0_SIZE                          equ 0001h
ADRPT_RPT0_LENGTH                        equ 0001h
ADRPT_RPT0_MASK                          equ 0001h
ADRPT_RPT1_POSN                          equ 0001h
ADRPT_RPT1_POSITION                      equ 0001h
ADRPT_RPT1_SIZE                          equ 0001h
ADRPT_RPT1_LENGTH                        equ 0001h
ADRPT_RPT1_MASK                          equ 0002h
ADRPT_RPT2_POSN                          equ 0002h
ADRPT_RPT2_POSITION                      equ 0002h
ADRPT_RPT2_SIZE                          equ 0001h
ADRPT_RPT2_LENGTH                        equ 0001h
ADRPT_RPT2_MASK                          equ 0004h
ADRPT_RPT3_POSN                          equ 0003h
ADRPT_RPT3_POSITION                      equ 0003h
ADRPT_RPT3_SIZE                          equ 0001h
ADRPT_RPT3_LENGTH                        equ 0001h
ADRPT_RPT3_MASK                          equ 0008h
ADRPT_RPT4_POSN                          equ 0004h
ADRPT_RPT4_POSITION                      equ 0004h
ADRPT_RPT4_SIZE                          equ 0001h
ADRPT_RPT4_LENGTH                        equ 0001h
ADRPT_RPT4_MASK                          equ 0010h
ADRPT_RPT5_POSN                          equ 0005h
ADRPT_RPT5_POSITION                      equ 0005h
ADRPT_RPT5_SIZE                          equ 0001h
ADRPT_RPT5_LENGTH                        equ 0001h
ADRPT_RPT5_MASK                          equ 0020h
ADRPT_RPT6_POSN                          equ 0006h
ADRPT_RPT6_POSITION                      equ 0006h
ADRPT_RPT6_SIZE                          equ 0001h
ADRPT_RPT6_LENGTH                        equ 0001h
ADRPT_RPT6_MASK                          equ 0040h
ADRPT_RPT7_POSN                          equ 0007h
ADRPT_RPT7_POSITION                      equ 0007h
ADRPT_RPT7_SIZE                          equ 0001h
ADRPT_RPT7_LENGTH                        equ 0001h
ADRPT_RPT7_MASK                          equ 0080h

// Register: ADPREV
#define ADPREV ADPREV
ADPREV                                   equ 0224h

// Register: ADPREVL
#define ADPREVL ADPREVL
ADPREVL                                  equ 0224h
// bitfield definitions
ADPREVL_PREV_POSN                        equ 0000h
ADPREVL_PREV_POSITION                    equ 0000h
ADPREVL_PREV_SIZE                        equ 0008h
ADPREVL_PREV_LENGTH                      equ 0008h
ADPREVL_PREV_MASK                        equ 00FFh
ADPREVL_ADPREV0_POSN                     equ 0000h
ADPREVL_ADPREV0_POSITION                 equ 0000h
ADPREVL_ADPREV0_SIZE                     equ 0001h
ADPREVL_ADPREV0_LENGTH                   equ 0001h
ADPREVL_ADPREV0_MASK                     equ 0001h
ADPREVL_ADPREV1_POSN                     equ 0001h
ADPREVL_ADPREV1_POSITION                 equ 0001h
ADPREVL_ADPREV1_SIZE                     equ 0001h
ADPREVL_ADPREV1_LENGTH                   equ 0001h
ADPREVL_ADPREV1_MASK                     equ 0002h
ADPREVL_ADPREV2_POSN                     equ 0002h
ADPREVL_ADPREV2_POSITION                 equ 0002h
ADPREVL_ADPREV2_SIZE                     equ 0001h
ADPREVL_ADPREV2_LENGTH                   equ 0001h
ADPREVL_ADPREV2_MASK                     equ 0004h
ADPREVL_ADPREV3_POSN                     equ 0003h
ADPREVL_ADPREV3_POSITION                 equ 0003h
ADPREVL_ADPREV3_SIZE                     equ 0001h
ADPREVL_ADPREV3_LENGTH                   equ 0001h
ADPREVL_ADPREV3_MASK                     equ 0008h
ADPREVL_ADPREV4_POSN                     equ 0004h
ADPREVL_ADPREV4_POSITION                 equ 0004h
ADPREVL_ADPREV4_SIZE                     equ 0001h
ADPREVL_ADPREV4_LENGTH                   equ 0001h
ADPREVL_ADPREV4_MASK                     equ 0010h
ADPREVL_ADPREV5_POSN                     equ 0005h
ADPREVL_ADPREV5_POSITION                 equ 0005h
ADPREVL_ADPREV5_SIZE                     equ 0001h
ADPREVL_ADPREV5_LENGTH                   equ 0001h
ADPREVL_ADPREV5_MASK                     equ 0020h
ADPREVL_ADPREV6_POSN                     equ 0006h
ADPREVL_ADPREV6_POSITION                 equ 0006h
ADPREVL_ADPREV6_SIZE                     equ 0001h
ADPREVL_ADPREV6_LENGTH                   equ 0001h
ADPREVL_ADPREV6_MASK                     equ 0040h
ADPREVL_ADPREV7_POSN                     equ 0007h
ADPREVL_ADPREV7_POSITION                 equ 0007h
ADPREVL_ADPREV7_SIZE                     equ 0001h
ADPREVL_ADPREV7_LENGTH                   equ 0001h
ADPREVL_ADPREV7_MASK                     equ 0080h
ADPREVL_ADPREV_POSN                      equ 0000h
ADPREVL_ADPREV_POSITION                  equ 0000h
ADPREVL_ADPREV_SIZE                      equ 0008h
ADPREVL_ADPREV_LENGTH                    equ 0008h
ADPREVL_ADPREV_MASK                      equ 00FFh
ADPREVL_PREV0_POSN                       equ 0000h
ADPREVL_PREV0_POSITION                   equ 0000h
ADPREVL_PREV0_SIZE                       equ 0001h
ADPREVL_PREV0_LENGTH                     equ 0001h
ADPREVL_PREV0_MASK                       equ 0001h
ADPREVL_PREV1_POSN                       equ 0001h
ADPREVL_PREV1_POSITION                   equ 0001h
ADPREVL_PREV1_SIZE                       equ 0001h
ADPREVL_PREV1_LENGTH                     equ 0001h
ADPREVL_PREV1_MASK                       equ 0002h
ADPREVL_PREV2_POSN                       equ 0002h
ADPREVL_PREV2_POSITION                   equ 0002h
ADPREVL_PREV2_SIZE                       equ 0001h
ADPREVL_PREV2_LENGTH                     equ 0001h
ADPREVL_PREV2_MASK                       equ 0004h
ADPREVL_PREV3_POSN                       equ 0003h
ADPREVL_PREV3_POSITION                   equ 0003h
ADPREVL_PREV3_SIZE                       equ 0001h
ADPREVL_PREV3_LENGTH                     equ 0001h
ADPREVL_PREV3_MASK                       equ 0008h
ADPREVL_PREV4_POSN                       equ 0004h
ADPREVL_PREV4_POSITION                   equ 0004h
ADPREVL_PREV4_SIZE                       equ 0001h
ADPREVL_PREV4_LENGTH                     equ 0001h
ADPREVL_PREV4_MASK                       equ 0010h
ADPREVL_PREV5_POSN                       equ 0005h
ADPREVL_PREV5_POSITION                   equ 0005h
ADPREVL_PREV5_SIZE                       equ 0001h
ADPREVL_PREV5_LENGTH                     equ 0001h
ADPREVL_PREV5_MASK                       equ 0020h
ADPREVL_PREV6_POSN                       equ 0006h
ADPREVL_PREV6_POSITION                   equ 0006h
ADPREVL_PREV6_SIZE                       equ 0001h
ADPREVL_PREV6_LENGTH                     equ 0001h
ADPREVL_PREV6_MASK                       equ 0040h
ADPREVL_PREV7_POSN                       equ 0007h
ADPREVL_PREV7_POSITION                   equ 0007h
ADPREVL_PREV7_SIZE                       equ 0001h
ADPREVL_PREV7_LENGTH                     equ 0001h
ADPREVL_PREV7_MASK                       equ 0080h

// Register: ADPREVH
#define ADPREVH ADPREVH
ADPREVH                                  equ 0225h
// bitfield definitions
ADPREVH_PREV_POSN                        equ 0000h
ADPREVH_PREV_POSITION                    equ 0000h
ADPREVH_PREV_SIZE                        equ 0008h
ADPREVH_PREV_LENGTH                      equ 0008h
ADPREVH_PREV_MASK                        equ 00FFh
ADPREVH_ADPREV8_POSN                     equ 0000h
ADPREVH_ADPREV8_POSITION                 equ 0000h
ADPREVH_ADPREV8_SIZE                     equ 0001h
ADPREVH_ADPREV8_LENGTH                   equ 0001h
ADPREVH_ADPREV8_MASK                     equ 0001h
ADPREVH_ADPREV9_POSN                     equ 0001h
ADPREVH_ADPREV9_POSITION                 equ 0001h
ADPREVH_ADPREV9_SIZE                     equ 0001h
ADPREVH_ADPREV9_LENGTH                   equ 0001h
ADPREVH_ADPREV9_MASK                     equ 0002h
ADPREVH_ADPREV10_POSN                    equ 0002h
ADPREVH_ADPREV10_POSITION                equ 0002h
ADPREVH_ADPREV10_SIZE                    equ 0001h
ADPREVH_ADPREV10_LENGTH                  equ 0001h
ADPREVH_ADPREV10_MASK                    equ 0004h
ADPREVH_ADPREV11_POSN                    equ 0003h
ADPREVH_ADPREV11_POSITION                equ 0003h
ADPREVH_ADPREV11_SIZE                    equ 0001h
ADPREVH_ADPREV11_LENGTH                  equ 0001h
ADPREVH_ADPREV11_MASK                    equ 0008h
ADPREVH_ADPREV12_POSN                    equ 0004h
ADPREVH_ADPREV12_POSITION                equ 0004h
ADPREVH_ADPREV12_SIZE                    equ 0001h
ADPREVH_ADPREV12_LENGTH                  equ 0001h
ADPREVH_ADPREV12_MASK                    equ 0010h
ADPREVH_ADPREV13_POSN                    equ 0005h
ADPREVH_ADPREV13_POSITION                equ 0005h
ADPREVH_ADPREV13_SIZE                    equ 0001h
ADPREVH_ADPREV13_LENGTH                  equ 0001h
ADPREVH_ADPREV13_MASK                    equ 0020h
ADPREVH_ADPREV14_POSN                    equ 0006h
ADPREVH_ADPREV14_POSITION                equ 0006h
ADPREVH_ADPREV14_SIZE                    equ 0001h
ADPREVH_ADPREV14_LENGTH                  equ 0001h
ADPREVH_ADPREV14_MASK                    equ 0040h
ADPREVH_ADPREV15_POSN                    equ 0007h
ADPREVH_ADPREV15_POSITION                equ 0007h
ADPREVH_ADPREV15_SIZE                    equ 0001h
ADPREVH_ADPREV15_LENGTH                  equ 0001h
ADPREVH_ADPREV15_MASK                    equ 0080h
ADPREVH_ADPREV_POSN                      equ 0000h
ADPREVH_ADPREV_POSITION                  equ 0000h
ADPREVH_ADPREV_SIZE                      equ 0008h
ADPREVH_ADPREV_LENGTH                    equ 0008h
ADPREVH_ADPREV_MASK                      equ 00FFh
ADPREVH_PREV8_POSN                       equ 0000h
ADPREVH_PREV8_POSITION                   equ 0000h
ADPREVH_PREV8_SIZE                       equ 0001h
ADPREVH_PREV8_LENGTH                     equ 0001h
ADPREVH_PREV8_MASK                       equ 0001h
ADPREVH_PREV9_POSN                       equ 0001h
ADPREVH_PREV9_POSITION                   equ 0001h
ADPREVH_PREV9_SIZE                       equ 0001h
ADPREVH_PREV9_LENGTH                     equ 0001h
ADPREVH_PREV9_MASK                       equ 0002h
ADPREVH_PREV10_POSN                      equ 0002h
ADPREVH_PREV10_POSITION                  equ 0002h
ADPREVH_PREV10_SIZE                      equ 0001h
ADPREVH_PREV10_LENGTH                    equ 0001h
ADPREVH_PREV10_MASK                      equ 0004h
ADPREVH_PREV11_POSN                      equ 0003h
ADPREVH_PREV11_POSITION                  equ 0003h
ADPREVH_PREV11_SIZE                      equ 0001h
ADPREVH_PREV11_LENGTH                    equ 0001h
ADPREVH_PREV11_MASK                      equ 0008h
ADPREVH_PREV12_POSN                      equ 0004h
ADPREVH_PREV12_POSITION                  equ 0004h
ADPREVH_PREV12_SIZE                      equ 0001h
ADPREVH_PREV12_LENGTH                    equ 0001h
ADPREVH_PREV12_MASK                      equ 0010h
ADPREVH_PREV13_POSN                      equ 0005h
ADPREVH_PREV13_POSITION                  equ 0005h
ADPREVH_PREV13_SIZE                      equ 0001h
ADPREVH_PREV13_LENGTH                    equ 0001h
ADPREVH_PREV13_MASK                      equ 0020h
ADPREVH_PREV14_POSN                      equ 0006h
ADPREVH_PREV14_POSITION                  equ 0006h
ADPREVH_PREV14_SIZE                      equ 0001h
ADPREVH_PREV14_LENGTH                    equ 0001h
ADPREVH_PREV14_MASK                      equ 0040h
ADPREVH_PREV15_POSN                      equ 0007h
ADPREVH_PREV15_POSITION                  equ 0007h
ADPREVH_PREV15_SIZE                      equ 0001h
ADPREVH_PREV15_LENGTH                    equ 0001h
ADPREVH_PREV15_MASK                      equ 0080h

// Register: ADRES
#define ADRES ADRES
ADRES                                    equ 0226h

// Register: ADRESL
#define ADRESL ADRESL
ADRESL                                   equ 0226h
// bitfield definitions
ADRESL_RES_POSN                          equ 0000h
ADRESL_RES_POSITION                      equ 0000h
ADRESL_RES_SIZE                          equ 0008h
ADRESL_RES_LENGTH                        equ 0008h
ADRESL_RES_MASK                          equ 00FFh
ADRESL_ADRES0_POSN                       equ 0000h
ADRESL_ADRES0_POSITION                   equ 0000h
ADRESL_ADRES0_SIZE                       equ 0001h
ADRESL_ADRES0_LENGTH                     equ 0001h
ADRESL_ADRES0_MASK                       equ 0001h
ADRESL_ADRES1_POSN                       equ 0001h
ADRESL_ADRES1_POSITION                   equ 0001h
ADRESL_ADRES1_SIZE                       equ 0001h
ADRESL_ADRES1_LENGTH                     equ 0001h
ADRESL_ADRES1_MASK                       equ 0002h
ADRESL_ADRES2_POSN                       equ 0002h
ADRESL_ADRES2_POSITION                   equ 0002h
ADRESL_ADRES2_SIZE                       equ 0001h
ADRESL_ADRES2_LENGTH                     equ 0001h
ADRESL_ADRES2_MASK                       equ 0004h
ADRESL_ADRES3_POSN                       equ 0003h
ADRESL_ADRES3_POSITION                   equ 0003h
ADRESL_ADRES3_SIZE                       equ 0001h
ADRESL_ADRES3_LENGTH                     equ 0001h
ADRESL_ADRES3_MASK                       equ 0008h
ADRESL_ADRES4_POSN                       equ 0004h
ADRESL_ADRES4_POSITION                   equ 0004h
ADRESL_ADRES4_SIZE                       equ 0001h
ADRESL_ADRES4_LENGTH                     equ 0001h
ADRESL_ADRES4_MASK                       equ 0010h
ADRESL_ADRES5_POSN                       equ 0005h
ADRESL_ADRES5_POSITION                   equ 0005h
ADRESL_ADRES5_SIZE                       equ 0001h
ADRESL_ADRES5_LENGTH                     equ 0001h
ADRESL_ADRES5_MASK                       equ 0020h
ADRESL_ADRES6_POSN                       equ 0006h
ADRESL_ADRES6_POSITION                   equ 0006h
ADRESL_ADRES6_SIZE                       equ 0001h
ADRESL_ADRES6_LENGTH                     equ 0001h
ADRESL_ADRES6_MASK                       equ 0040h
ADRESL_ADRES7_POSN                       equ 0007h
ADRESL_ADRES7_POSITION                   equ 0007h
ADRESL_ADRES7_SIZE                       equ 0001h
ADRESL_ADRES7_LENGTH                     equ 0001h
ADRESL_ADRES7_MASK                       equ 0080h
ADRESL_ADRES_POSN                        equ 0000h
ADRESL_ADRES_POSITION                    equ 0000h
ADRESL_ADRES_SIZE                        equ 0008h
ADRESL_ADRES_LENGTH                      equ 0008h
ADRESL_ADRES_MASK                        equ 00FFh
ADRESL_RES0_POSN                         equ 0000h
ADRESL_RES0_POSITION                     equ 0000h
ADRESL_RES0_SIZE                         equ 0001h
ADRESL_RES0_LENGTH                       equ 0001h
ADRESL_RES0_MASK                         equ 0001h
ADRESL_RES1_POSN                         equ 0001h
ADRESL_RES1_POSITION                     equ 0001h
ADRESL_RES1_SIZE                         equ 0001h
ADRESL_RES1_LENGTH                       equ 0001h
ADRESL_RES1_MASK                         equ 0002h
ADRESL_RES2_POSN                         equ 0002h
ADRESL_RES2_POSITION                     equ 0002h
ADRESL_RES2_SIZE                         equ 0001h
ADRESL_RES2_LENGTH                       equ 0001h
ADRESL_RES2_MASK                         equ 0004h
ADRESL_RES3_POSN                         equ 0003h
ADRESL_RES3_POSITION                     equ 0003h
ADRESL_RES3_SIZE                         equ 0001h
ADRESL_RES3_LENGTH                       equ 0001h
ADRESL_RES3_MASK                         equ 0008h
ADRESL_RES4_POSN                         equ 0004h
ADRESL_RES4_POSITION                     equ 0004h
ADRESL_RES4_SIZE                         equ 0001h
ADRESL_RES4_LENGTH                       equ 0001h
ADRESL_RES4_MASK                         equ 0010h
ADRESL_RES5_POSN                         equ 0005h
ADRESL_RES5_POSITION                     equ 0005h
ADRESL_RES5_SIZE                         equ 0001h
ADRESL_RES5_LENGTH                       equ 0001h
ADRESL_RES5_MASK                         equ 0020h
ADRESL_RES6_POSN                         equ 0006h
ADRESL_RES6_POSITION                     equ 0006h
ADRESL_RES6_SIZE                         equ 0001h
ADRESL_RES6_LENGTH                       equ 0001h
ADRESL_RES6_MASK                         equ 0040h
ADRESL_RES7_POSN                         equ 0007h
ADRESL_RES7_POSITION                     equ 0007h
ADRESL_RES7_SIZE                         equ 0001h
ADRESL_RES7_LENGTH                       equ 0001h
ADRESL_RES7_MASK                         equ 0080h

// Register: ADRESH
#define ADRESH ADRESH
ADRESH                                   equ 0227h
// bitfield definitions
ADRESH_ADRES8_POSN                       equ 0000h
ADRESH_ADRES8_POSITION                   equ 0000h
ADRESH_ADRES8_SIZE                       equ 0001h
ADRESH_ADRES8_LENGTH                     equ 0001h
ADRESH_ADRES8_MASK                       equ 0001h
ADRESH_ADRES9_POSN                       equ 0001h
ADRESH_ADRES9_POSITION                   equ 0001h
ADRESH_ADRES9_SIZE                       equ 0001h
ADRESH_ADRES9_LENGTH                     equ 0001h
ADRESH_ADRES9_MASK                       equ 0002h
ADRESH_ADRES10_POSN                      equ 0002h
ADRESH_ADRES10_POSITION                  equ 0002h
ADRESH_ADRES10_SIZE                      equ 0001h
ADRESH_ADRES10_LENGTH                    equ 0001h
ADRESH_ADRES10_MASK                      equ 0004h
ADRESH_ADRES11_POSN                      equ 0003h
ADRESH_ADRES11_POSITION                  equ 0003h
ADRESH_ADRES11_SIZE                      equ 0001h
ADRESH_ADRES11_LENGTH                    equ 0001h
ADRESH_ADRES11_MASK                      equ 0008h
ADRESH_ADRES12_POSN                      equ 0004h
ADRESH_ADRES12_POSITION                  equ 0004h
ADRESH_ADRES12_SIZE                      equ 0001h
ADRESH_ADRES12_LENGTH                    equ 0001h
ADRESH_ADRES12_MASK                      equ 0010h
ADRESH_ADRES13_POSN                      equ 0005h
ADRESH_ADRES13_POSITION                  equ 0005h
ADRESH_ADRES13_SIZE                      equ 0001h
ADRESH_ADRES13_LENGTH                    equ 0001h
ADRESH_ADRES13_MASK                      equ 0020h
ADRESH_ADRES14_POSN                      equ 0006h
ADRESH_ADRES14_POSITION                  equ 0006h
ADRESH_ADRES14_SIZE                      equ 0001h
ADRESH_ADRES14_LENGTH                    equ 0001h
ADRESH_ADRES14_MASK                      equ 0040h
ADRESH_ADRES15_POSN                      equ 0007h
ADRESH_ADRES15_POSITION                  equ 0007h
ADRESH_ADRES15_SIZE                      equ 0001h
ADRESH_ADRES15_LENGTH                    equ 0001h
ADRESH_ADRES15_MASK                      equ 0080h
ADRESH_ADRES_POSN                        equ 0000h
ADRESH_ADRES_POSITION                    equ 0000h
ADRESH_ADRES_SIZE                        equ 0008h
ADRESH_ADRES_LENGTH                      equ 0008h
ADRESH_ADRES_MASK                        equ 00FFh
ADRESH_RES8_POSN                         equ 0000h
ADRESH_RES8_POSITION                     equ 0000h
ADRESH_RES8_SIZE                         equ 0001h
ADRESH_RES8_LENGTH                       equ 0001h
ADRESH_RES8_MASK                         equ 0001h
ADRESH_RES9_POSN                         equ 0001h
ADRESH_RES9_POSITION                     equ 0001h
ADRESH_RES9_SIZE                         equ 0001h
ADRESH_RES9_LENGTH                       equ 0001h
ADRESH_RES9_MASK                         equ 0002h
ADRESH_RES10_POSN                        equ 0002h
ADRESH_RES10_POSITION                    equ 0002h
ADRESH_RES10_SIZE                        equ 0001h
ADRESH_RES10_LENGTH                      equ 0001h
ADRESH_RES10_MASK                        equ 0004h
ADRESH_RES11_POSN                        equ 0003h
ADRESH_RES11_POSITION                    equ 0003h
ADRESH_RES11_SIZE                        equ 0001h
ADRESH_RES11_LENGTH                      equ 0001h
ADRESH_RES11_MASK                        equ 0008h
ADRESH_RES12_POSN                        equ 0004h
ADRESH_RES12_POSITION                    equ 0004h
ADRESH_RES12_SIZE                        equ 0001h
ADRESH_RES12_LENGTH                      equ 0001h
ADRESH_RES12_MASK                        equ 0010h
ADRESH_RES13_POSN                        equ 0005h
ADRESH_RES13_POSITION                    equ 0005h
ADRESH_RES13_SIZE                        equ 0001h
ADRESH_RES13_LENGTH                      equ 0001h
ADRESH_RES13_MASK                        equ 0020h
ADRESH_RES14_POSN                        equ 0006h
ADRESH_RES14_POSITION                    equ 0006h
ADRESH_RES14_SIZE                        equ 0001h
ADRESH_RES14_LENGTH                      equ 0001h
ADRESH_RES14_MASK                        equ 0040h
ADRESH_RES15_POSN                        equ 0007h
ADRESH_RES15_POSITION                    equ 0007h
ADRESH_RES15_SIZE                        equ 0001h
ADRESH_RES15_LENGTH                      equ 0001h
ADRESH_RES15_MASK                        equ 0080h

// Register: ADPCH
#define ADPCH ADPCH
ADPCH                                    equ 0228h
// bitfield definitions
ADPCH_PCH_POSN                           equ 0000h
ADPCH_PCH_POSITION                       equ 0000h
ADPCH_PCH_SIZE                           equ 0008h
ADPCH_PCH_LENGTH                         equ 0008h
ADPCH_PCH_MASK                           equ 00FFh
ADPCH_ADPCH0_POSN                        equ 0000h
ADPCH_ADPCH0_POSITION                    equ 0000h
ADPCH_ADPCH0_SIZE                        equ 0001h
ADPCH_ADPCH0_LENGTH                      equ 0001h
ADPCH_ADPCH0_MASK                        equ 0001h
ADPCH_ADPCH1_POSN                        equ 0001h
ADPCH_ADPCH1_POSITION                    equ 0001h
ADPCH_ADPCH1_SIZE                        equ 0001h
ADPCH_ADPCH1_LENGTH                      equ 0001h
ADPCH_ADPCH1_MASK                        equ 0002h
ADPCH_ADPCH2_POSN                        equ 0002h
ADPCH_ADPCH2_POSITION                    equ 0002h
ADPCH_ADPCH2_SIZE                        equ 0001h
ADPCH_ADPCH2_LENGTH                      equ 0001h
ADPCH_ADPCH2_MASK                        equ 0004h
ADPCH_ADPCH3_POSN                        equ 0003h
ADPCH_ADPCH3_POSITION                    equ 0003h
ADPCH_ADPCH3_SIZE                        equ 0001h
ADPCH_ADPCH3_LENGTH                      equ 0001h
ADPCH_ADPCH3_MASK                        equ 0008h
ADPCH_ADPCH4_POSN                        equ 0004h
ADPCH_ADPCH4_POSITION                    equ 0004h
ADPCH_ADPCH4_SIZE                        equ 0001h
ADPCH_ADPCH4_LENGTH                      equ 0001h
ADPCH_ADPCH4_MASK                        equ 0010h
ADPCH_ADPCH5_POSN                        equ 0005h
ADPCH_ADPCH5_POSITION                    equ 0005h
ADPCH_ADPCH5_SIZE                        equ 0001h
ADPCH_ADPCH5_LENGTH                      equ 0001h
ADPCH_ADPCH5_MASK                        equ 0020h

// Register: ADNCH
#define ADNCH ADNCH
ADNCH                                    equ 0229h
// bitfield definitions
ADNCH_NCH_POSN                           equ 0000h
ADNCH_NCH_POSITION                       equ 0000h
ADNCH_NCH_SIZE                           equ 0008h
ADNCH_NCH_LENGTH                         equ 0008h
ADNCH_NCH_MASK                           equ 00FFh
ADNCH_ADNCH0_POSN                        equ 0000h
ADNCH_ADNCH0_POSITION                    equ 0000h
ADNCH_ADNCH0_SIZE                        equ 0001h
ADNCH_ADNCH0_LENGTH                      equ 0001h
ADNCH_ADNCH0_MASK                        equ 0001h
ADNCH_ADNCH1_POSN                        equ 0001h
ADNCH_ADNCH1_POSITION                    equ 0001h
ADNCH_ADNCH1_SIZE                        equ 0001h
ADNCH_ADNCH1_LENGTH                      equ 0001h
ADNCH_ADNCH1_MASK                        equ 0002h
ADNCH_ADNCH2_POSN                        equ 0002h
ADNCH_ADNCH2_POSITION                    equ 0002h
ADNCH_ADNCH2_SIZE                        equ 0001h
ADNCH_ADNCH2_LENGTH                      equ 0001h
ADNCH_ADNCH2_MASK                        equ 0004h
ADNCH_ADNCH3_POSN                        equ 0003h
ADNCH_ADNCH3_POSITION                    equ 0003h
ADNCH_ADNCH3_SIZE                        equ 0001h
ADNCH_ADNCH3_LENGTH                      equ 0001h
ADNCH_ADNCH3_MASK                        equ 0008h
ADNCH_ADNCH4_POSN                        equ 0004h
ADNCH_ADNCH4_POSITION                    equ 0004h
ADNCH_ADNCH4_SIZE                        equ 0001h
ADNCH_ADNCH4_LENGTH                      equ 0001h
ADNCH_ADNCH4_MASK                        equ 0010h
ADNCH_ADNCH5_POSN                        equ 0005h
ADNCH_ADNCH5_POSITION                    equ 0005h
ADNCH_ADNCH5_SIZE                        equ 0001h
ADNCH_ADNCH5_LENGTH                      equ 0001h
ADNCH_ADNCH5_MASK                        equ 0020h

// Register: ADACQ
#define ADACQ ADACQ
ADACQ                                    equ 022Ah

// Register: ADACQL
#define ADACQL ADACQL
ADACQL                                   equ 022Ah
// bitfield definitions
ADACQL_ACQ_POSN                          equ 0000h
ADACQL_ACQ_POSITION                      equ 0000h
ADACQL_ACQ_SIZE                          equ 0008h
ADACQL_ACQ_LENGTH                        equ 0008h
ADACQL_ACQ_MASK                          equ 00FFh
ADACQL_ADACQ0_POSN                       equ 0000h
ADACQL_ADACQ0_POSITION                   equ 0000h
ADACQL_ADACQ0_SIZE                       equ 0001h
ADACQL_ADACQ0_LENGTH                     equ 0001h
ADACQL_ADACQ0_MASK                       equ 0001h
ADACQL_ADACQ1_POSN                       equ 0001h
ADACQL_ADACQ1_POSITION                   equ 0001h
ADACQL_ADACQ1_SIZE                       equ 0001h
ADACQL_ADACQ1_LENGTH                     equ 0001h
ADACQL_ADACQ1_MASK                       equ 0002h
ADACQL_ADACQ2_POSN                       equ 0002h
ADACQL_ADACQ2_POSITION                   equ 0002h
ADACQL_ADACQ2_SIZE                       equ 0001h
ADACQL_ADACQ2_LENGTH                     equ 0001h
ADACQL_ADACQ2_MASK                       equ 0004h
ADACQL_ADACQ3_POSN                       equ 0003h
ADACQL_ADACQ3_POSITION                   equ 0003h
ADACQL_ADACQ3_SIZE                       equ 0001h
ADACQL_ADACQ3_LENGTH                     equ 0001h
ADACQL_ADACQ3_MASK                       equ 0008h
ADACQL_ADACQ4_POSN                       equ 0004h
ADACQL_ADACQ4_POSITION                   equ 0004h
ADACQL_ADACQ4_SIZE                       equ 0001h
ADACQL_ADACQ4_LENGTH                     equ 0001h
ADACQL_ADACQ4_MASK                       equ 0010h
ADACQL_ADACQ5_POSN                       equ 0005h
ADACQL_ADACQ5_POSITION                   equ 0005h
ADACQL_ADACQ5_SIZE                       equ 0001h
ADACQL_ADACQ5_LENGTH                     equ 0001h
ADACQL_ADACQ5_MASK                       equ 0020h
ADACQL_ADACQ6_POSN                       equ 0006h
ADACQL_ADACQ6_POSITION                   equ 0006h
ADACQL_ADACQ6_SIZE                       equ 0001h
ADACQL_ADACQ6_LENGTH                     equ 0001h
ADACQL_ADACQ6_MASK                       equ 0040h
ADACQL_ADACQ7_POSN                       equ 0007h
ADACQL_ADACQ7_POSITION                   equ 0007h
ADACQL_ADACQ7_SIZE                       equ 0001h
ADACQL_ADACQ7_LENGTH                     equ 0001h
ADACQL_ADACQ7_MASK                       equ 0080h
ADACQL_ADACQ_POSN                        equ 0000h
ADACQL_ADACQ_POSITION                    equ 0000h
ADACQL_ADACQ_SIZE                        equ 0008h
ADACQL_ADACQ_LENGTH                      equ 0008h
ADACQL_ADACQ_MASK                        equ 00FFh
ADACQL_ACQ0_POSN                         equ 0000h
ADACQL_ACQ0_POSITION                     equ 0000h
ADACQL_ACQ0_SIZE                         equ 0001h
ADACQL_ACQ0_LENGTH                       equ 0001h
ADACQL_ACQ0_MASK                         equ 0001h
ADACQL_ACQ1_POSN                         equ 0001h
ADACQL_ACQ1_POSITION                     equ 0001h
ADACQL_ACQ1_SIZE                         equ 0001h
ADACQL_ACQ1_LENGTH                       equ 0001h
ADACQL_ACQ1_MASK                         equ 0002h
ADACQL_ACQ2_POSN                         equ 0002h
ADACQL_ACQ2_POSITION                     equ 0002h
ADACQL_ACQ2_SIZE                         equ 0001h
ADACQL_ACQ2_LENGTH                       equ 0001h
ADACQL_ACQ2_MASK                         equ 0004h
ADACQL_ACQ3_POSN                         equ 0003h
ADACQL_ACQ3_POSITION                     equ 0003h
ADACQL_ACQ3_SIZE                         equ 0001h
ADACQL_ACQ3_LENGTH                       equ 0001h
ADACQL_ACQ3_MASK                         equ 0008h
ADACQL_ACQ4_POSN                         equ 0004h
ADACQL_ACQ4_POSITION                     equ 0004h
ADACQL_ACQ4_SIZE                         equ 0001h
ADACQL_ACQ4_LENGTH                       equ 0001h
ADACQL_ACQ4_MASK                         equ 0010h
ADACQL_ACQ5_POSN                         equ 0005h
ADACQL_ACQ5_POSITION                     equ 0005h
ADACQL_ACQ5_SIZE                         equ 0001h
ADACQL_ACQ5_LENGTH                       equ 0001h
ADACQL_ACQ5_MASK                         equ 0020h
ADACQL_ACQ6_POSN                         equ 0006h
ADACQL_ACQ6_POSITION                     equ 0006h
ADACQL_ACQ6_SIZE                         equ 0001h
ADACQL_ACQ6_LENGTH                       equ 0001h
ADACQL_ACQ6_MASK                         equ 0040h
ADACQL_ACQ7_POSN                         equ 0007h
ADACQL_ACQ7_POSITION                     equ 0007h
ADACQL_ACQ7_SIZE                         equ 0001h
ADACQL_ACQ7_LENGTH                       equ 0001h
ADACQL_ACQ7_MASK                         equ 0080h

// Register: ADACQH
#define ADACQH ADACQH
ADACQH                                   equ 022Bh
// bitfield definitions
ADACQH_ACQ_POSN                          equ 0000h
ADACQH_ACQ_POSITION                      equ 0000h
ADACQH_ACQ_SIZE                          equ 0005h
ADACQH_ACQ_LENGTH                        equ 0005h
ADACQH_ACQ_MASK                          equ 001Fh
ADACQH_ADACQ8_POSN                       equ 0000h
ADACQH_ADACQ8_POSITION                   equ 0000h
ADACQH_ADACQ8_SIZE                       equ 0001h
ADACQH_ADACQ8_LENGTH                     equ 0001h
ADACQH_ADACQ8_MASK                       equ 0001h
ADACQH_ADACQ9_POSN                       equ 0001h
ADACQH_ADACQ9_POSITION                   equ 0001h
ADACQH_ADACQ9_SIZE                       equ 0001h
ADACQH_ADACQ9_LENGTH                     equ 0001h
ADACQH_ADACQ9_MASK                       equ 0002h
ADACQH_ADACQ10_POSN                      equ 0002h
ADACQH_ADACQ10_POSITION                  equ 0002h
ADACQH_ADACQ10_SIZE                      equ 0001h
ADACQH_ADACQ10_LENGTH                    equ 0001h
ADACQH_ADACQ10_MASK                      equ 0004h
ADACQH_ADACQ11_POSN                      equ 0003h
ADACQH_ADACQ11_POSITION                  equ 0003h
ADACQH_ADACQ11_SIZE                      equ 0001h
ADACQH_ADACQ11_LENGTH                    equ 0001h
ADACQH_ADACQ11_MASK                      equ 0008h
ADACQH_ADACQ12_POSN                      equ 0004h
ADACQH_ADACQ12_POSITION                  equ 0004h
ADACQH_ADACQ12_SIZE                      equ 0001h
ADACQH_ADACQ12_LENGTH                    equ 0001h
ADACQH_ADACQ12_MASK                      equ 0010h
ADACQH_ADACQ_POSN                        equ 0000h
ADACQH_ADACQ_POSITION                    equ 0000h
ADACQH_ADACQ_SIZE                        equ 0005h
ADACQH_ADACQ_LENGTH                      equ 0005h
ADACQH_ADACQ_MASK                        equ 001Fh
ADACQH_ACQ8_POSN                         equ 0000h
ADACQH_ACQ8_POSITION                     equ 0000h
ADACQH_ACQ8_SIZE                         equ 0001h
ADACQH_ACQ8_LENGTH                       equ 0001h
ADACQH_ACQ8_MASK                         equ 0001h
ADACQH_ACQ9_POSN                         equ 0001h
ADACQH_ACQ9_POSITION                     equ 0001h
ADACQH_ACQ9_SIZE                         equ 0001h
ADACQH_ACQ9_LENGTH                       equ 0001h
ADACQH_ACQ9_MASK                         equ 0002h
ADACQH_ACQ10_POSN                        equ 0002h
ADACQH_ACQ10_POSITION                    equ 0002h
ADACQH_ACQ10_SIZE                        equ 0001h
ADACQH_ACQ10_LENGTH                      equ 0001h
ADACQH_ACQ10_MASK                        equ 0004h
ADACQH_ACQ11_POSN                        equ 0003h
ADACQH_ACQ11_POSITION                    equ 0003h
ADACQH_ACQ11_SIZE                        equ 0001h
ADACQH_ACQ11_LENGTH                      equ 0001h
ADACQH_ACQ11_MASK                        equ 0008h
ADACQH_ACQ12_POSN                        equ 0004h
ADACQH_ACQ12_POSITION                    equ 0004h
ADACQH_ACQ12_SIZE                        equ 0001h
ADACQH_ACQ12_LENGTH                      equ 0001h
ADACQH_ACQ12_MASK                        equ 0010h

// Register: ADCAP
#define ADCAP ADCAP
ADCAP                                    equ 022Ch
// bitfield definitions
ADCAP_CAP_POSN                           equ 0000h
ADCAP_CAP_POSITION                       equ 0000h
ADCAP_CAP_SIZE                           equ 0008h
ADCAP_CAP_LENGTH                         equ 0008h
ADCAP_CAP_MASK                           equ 00FFh
ADCAP_ADCAP0_POSN                        equ 0000h
ADCAP_ADCAP0_POSITION                    equ 0000h
ADCAP_ADCAP0_SIZE                        equ 0001h
ADCAP_ADCAP0_LENGTH                      equ 0001h
ADCAP_ADCAP0_MASK                        equ 0001h
ADCAP_ADCAP1_POSN                        equ 0001h
ADCAP_ADCAP1_POSITION                    equ 0001h
ADCAP_ADCAP1_SIZE                        equ 0001h
ADCAP_ADCAP1_LENGTH                      equ 0001h
ADCAP_ADCAP1_MASK                        equ 0002h
ADCAP_ADCAP2_POSN                        equ 0002h
ADCAP_ADCAP2_POSITION                    equ 0002h
ADCAP_ADCAP2_SIZE                        equ 0001h
ADCAP_ADCAP2_LENGTH                      equ 0001h
ADCAP_ADCAP2_MASK                        equ 0004h
ADCAP_ADCAP3_POSN                        equ 0003h
ADCAP_ADCAP3_POSITION                    equ 0003h
ADCAP_ADCAP3_SIZE                        equ 0001h
ADCAP_ADCAP3_LENGTH                      equ 0001h
ADCAP_ADCAP3_MASK                        equ 0008h
ADCAP_ADCAP4_POSN                        equ 0004h
ADCAP_ADCAP4_POSITION                    equ 0004h
ADCAP_ADCAP4_SIZE                        equ 0001h
ADCAP_ADCAP4_LENGTH                      equ 0001h
ADCAP_ADCAP4_MASK                        equ 0010h

// Register: ADPRE
#define ADPRE ADPRE
ADPRE                                    equ 022Dh

// Register: ADPREL
#define ADPREL ADPREL
ADPREL                                   equ 022Dh
// bitfield definitions
ADPREL_PRE_POSN                          equ 0000h
ADPREL_PRE_POSITION                      equ 0000h
ADPREL_PRE_SIZE                          equ 0008h
ADPREL_PRE_LENGTH                        equ 0008h
ADPREL_PRE_MASK                          equ 00FFh
ADPREL_PRE0_POSN                         equ 0000h
ADPREL_PRE0_POSITION                     equ 0000h
ADPREL_PRE0_SIZE                         equ 0001h
ADPREL_PRE0_LENGTH                       equ 0001h
ADPREL_PRE0_MASK                         equ 0001h
ADPREL_PRE1_POSN                         equ 0001h
ADPREL_PRE1_POSITION                     equ 0001h
ADPREL_PRE1_SIZE                         equ 0001h
ADPREL_PRE1_LENGTH                       equ 0001h
ADPREL_PRE1_MASK                         equ 0002h
ADPREL_PRE2_POSN                         equ 0002h
ADPREL_PRE2_POSITION                     equ 0002h
ADPREL_PRE2_SIZE                         equ 0001h
ADPREL_PRE2_LENGTH                       equ 0001h
ADPREL_PRE2_MASK                         equ 0004h
ADPREL_PRE3_POSN                         equ 0003h
ADPREL_PRE3_POSITION                     equ 0003h
ADPREL_PRE3_SIZE                         equ 0001h
ADPREL_PRE3_LENGTH                       equ 0001h
ADPREL_PRE3_MASK                         equ 0008h
ADPREL_PRE4_POSN                         equ 0004h
ADPREL_PRE4_POSITION                     equ 0004h
ADPREL_PRE4_SIZE                         equ 0001h
ADPREL_PRE4_LENGTH                       equ 0001h
ADPREL_PRE4_MASK                         equ 0010h
ADPREL_PRE5_POSN                         equ 0005h
ADPREL_PRE5_POSITION                     equ 0005h
ADPREL_PRE5_SIZE                         equ 0001h
ADPREL_PRE5_LENGTH                       equ 0001h
ADPREL_PRE5_MASK                         equ 0020h
ADPREL_PRE6_POSN                         equ 0006h
ADPREL_PRE6_POSITION                     equ 0006h
ADPREL_PRE6_SIZE                         equ 0001h
ADPREL_PRE6_LENGTH                       equ 0001h
ADPREL_PRE6_MASK                         equ 0040h
ADPREL_PRE7_POSN                         equ 0007h
ADPREL_PRE7_POSITION                     equ 0007h
ADPREL_PRE7_SIZE                         equ 0001h
ADPREL_PRE7_LENGTH                       equ 0001h
ADPREL_PRE7_MASK                         equ 0080h
ADPREL_ADPRE_POSN                        equ 0000h
ADPREL_ADPRE_POSITION                    equ 0000h
ADPREL_ADPRE_SIZE                        equ 0008h
ADPREL_ADPRE_LENGTH                      equ 0008h
ADPREL_ADPRE_MASK                        equ 00FFh
ADPREL_ADPRE0_POSN                       equ 0000h
ADPREL_ADPRE0_POSITION                   equ 0000h
ADPREL_ADPRE0_SIZE                       equ 0001h
ADPREL_ADPRE0_LENGTH                     equ 0001h
ADPREL_ADPRE0_MASK                       equ 0001h
ADPREL_ADPRE1_POSN                       equ 0001h
ADPREL_ADPRE1_POSITION                   equ 0001h
ADPREL_ADPRE1_SIZE                       equ 0001h
ADPREL_ADPRE1_LENGTH                     equ 0001h
ADPREL_ADPRE1_MASK                       equ 0002h
ADPREL_ADPRE2_POSN                       equ 0002h
ADPREL_ADPRE2_POSITION                   equ 0002h
ADPREL_ADPRE2_SIZE                       equ 0001h
ADPREL_ADPRE2_LENGTH                     equ 0001h
ADPREL_ADPRE2_MASK                       equ 0004h
ADPREL_ADPRE3_POSN                       equ 0003h
ADPREL_ADPRE3_POSITION                   equ 0003h
ADPREL_ADPRE3_SIZE                       equ 0001h
ADPREL_ADPRE3_LENGTH                     equ 0001h
ADPREL_ADPRE3_MASK                       equ 0008h
ADPREL_ADPRE4_POSN                       equ 0004h
ADPREL_ADPRE4_POSITION                   equ 0004h
ADPREL_ADPRE4_SIZE                       equ 0001h
ADPREL_ADPRE4_LENGTH                     equ 0001h
ADPREL_ADPRE4_MASK                       equ 0010h
ADPREL_ADPRE5_POSN                       equ 0005h
ADPREL_ADPRE5_POSITION                   equ 0005h
ADPREL_ADPRE5_SIZE                       equ 0001h
ADPREL_ADPRE5_LENGTH                     equ 0001h
ADPREL_ADPRE5_MASK                       equ 0020h
ADPREL_ADPRE6_POSN                       equ 0006h
ADPREL_ADPRE6_POSITION                   equ 0006h
ADPREL_ADPRE6_SIZE                       equ 0001h
ADPREL_ADPRE6_LENGTH                     equ 0001h
ADPREL_ADPRE6_MASK                       equ 0040h
ADPREL_ADPRE7_POSN                       equ 0007h
ADPREL_ADPRE7_POSITION                   equ 0007h
ADPREL_ADPRE7_SIZE                       equ 0001h
ADPREL_ADPRE7_LENGTH                     equ 0001h
ADPREL_ADPRE7_MASK                       equ 0080h

// Register: ADPREH
#define ADPREH ADPREH
ADPREH                                   equ 022Eh
// bitfield definitions
ADPREH_PRE_POSN                          equ 0000h
ADPREH_PRE_POSITION                      equ 0000h
ADPREH_PRE_SIZE                          equ 0005h
ADPREH_PRE_LENGTH                        equ 0005h
ADPREH_PRE_MASK                          equ 001Fh
ADPREH_PRE8_POSN                         equ 0000h
ADPREH_PRE8_POSITION                     equ 0000h
ADPREH_PRE8_SIZE                         equ 0001h
ADPREH_PRE8_LENGTH                       equ 0001h
ADPREH_PRE8_MASK                         equ 0001h
ADPREH_PRE9_POSN                         equ 0001h
ADPREH_PRE9_POSITION                     equ 0001h
ADPREH_PRE9_SIZE                         equ 0001h
ADPREH_PRE9_LENGTH                       equ 0001h
ADPREH_PRE9_MASK                         equ 0002h
ADPREH_PRE10_POSN                        equ 0002h
ADPREH_PRE10_POSITION                    equ 0002h
ADPREH_PRE10_SIZE                        equ 0001h
ADPREH_PRE10_LENGTH                      equ 0001h
ADPREH_PRE10_MASK                        equ 0004h
ADPREH_PRE11_POSN                        equ 0003h
ADPREH_PRE11_POSITION                    equ 0003h
ADPREH_PRE11_SIZE                        equ 0001h
ADPREH_PRE11_LENGTH                      equ 0001h
ADPREH_PRE11_MASK                        equ 0008h
ADPREH_PRE12_POSN                        equ 0004h
ADPREH_PRE12_POSITION                    equ 0004h
ADPREH_PRE12_SIZE                        equ 0001h
ADPREH_PRE12_LENGTH                      equ 0001h
ADPREH_PRE12_MASK                        equ 0010h
ADPREH_ADPRE_POSN                        equ 0000h
ADPREH_ADPRE_POSITION                    equ 0000h
ADPREH_ADPRE_SIZE                        equ 0005h
ADPREH_ADPRE_LENGTH                      equ 0005h
ADPREH_ADPRE_MASK                        equ 001Fh
ADPREH_ADPRE8_POSN                       equ 0000h
ADPREH_ADPRE8_POSITION                   equ 0000h
ADPREH_ADPRE8_SIZE                       equ 0001h
ADPREH_ADPRE8_LENGTH                     equ 0001h
ADPREH_ADPRE8_MASK                       equ 0001h
ADPREH_ADPRE9_POSN                       equ 0001h
ADPREH_ADPRE9_POSITION                   equ 0001h
ADPREH_ADPRE9_SIZE                       equ 0001h
ADPREH_ADPRE9_LENGTH                     equ 0001h
ADPREH_ADPRE9_MASK                       equ 0002h
ADPREH_ADPRE10_POSN                      equ 0002h
ADPREH_ADPRE10_POSITION                  equ 0002h
ADPREH_ADPRE10_SIZE                      equ 0001h
ADPREH_ADPRE10_LENGTH                    equ 0001h
ADPREH_ADPRE10_MASK                      equ 0004h
ADPREH_ADPRE11_POSN                      equ 0003h
ADPREH_ADPRE11_POSITION                  equ 0003h
ADPREH_ADPRE11_SIZE                      equ 0001h
ADPREH_ADPRE11_LENGTH                    equ 0001h
ADPREH_ADPRE11_MASK                      equ 0008h
ADPREH_ADPRE12_POSN                      equ 0004h
ADPREH_ADPRE12_POSITION                  equ 0004h
ADPREH_ADPRE12_SIZE                      equ 0001h
ADPREH_ADPRE12_LENGTH                    equ 0001h
ADPREH_ADPRE12_MASK                      equ 0010h

// Register: ADCON0
#define ADCON0 ADCON0
ADCON0                                   equ 022Fh
// bitfield definitions
ADCON0_GO_POSN                           equ 0000h
ADCON0_GO_POSITION                       equ 0000h
ADCON0_GO_SIZE                           equ 0001h
ADCON0_GO_LENGTH                         equ 0001h
ADCON0_GO_MASK                           equ 0001h
ADCON0_FM_POSN                           equ 0002h
ADCON0_FM_POSITION                       equ 0002h
ADCON0_FM_SIZE                           equ 0002h
ADCON0_FM_LENGTH                         equ 0002h
ADCON0_FM_MASK                           equ 000Ch
ADCON0_CS_POSN                           equ 0004h
ADCON0_CS_POSITION                       equ 0004h
ADCON0_CS_SIZE                           equ 0001h
ADCON0_CS_LENGTH                         equ 0001h
ADCON0_CS_MASK                           equ 0010h
ADCON0_CONT_POSN                         equ 0006h
ADCON0_CONT_POSITION                     equ 0006h
ADCON0_CONT_SIZE                         equ 0001h
ADCON0_CONT_LENGTH                       equ 0001h
ADCON0_CONT_MASK                         equ 0040h
ADCON0_ON_POSN                           equ 0007h
ADCON0_ON_POSITION                       equ 0007h
ADCON0_ON_SIZE                           equ 0001h
ADCON0_ON_LENGTH                         equ 0001h
ADCON0_ON_MASK                           equ 0080h
ADCON0_ADGO_POSN                         equ 0000h
ADCON0_ADGO_POSITION                     equ 0000h
ADCON0_ADGO_SIZE                         equ 0001h
ADCON0_ADGO_LENGTH                       equ 0001h
ADCON0_ADGO_MASK                         equ 0001h
ADCON0_ADFM_POSN                         equ 0002h
ADCON0_ADFM_POSITION                     equ 0002h
ADCON0_ADFM_SIZE                         equ 0002h
ADCON0_ADFM_LENGTH                       equ 0002h
ADCON0_ADFM_MASK                         equ 000Ch
ADCON0_ADCS_POSN                         equ 0004h
ADCON0_ADCS_POSITION                     equ 0004h
ADCON0_ADCS_SIZE                         equ 0001h
ADCON0_ADCS_LENGTH                       equ 0001h
ADCON0_ADCS_MASK                         equ 0010h
ADCON0_ADCONT_POSN                       equ 0006h
ADCON0_ADCONT_POSITION                   equ 0006h
ADCON0_ADCONT_SIZE                       equ 0001h
ADCON0_ADCONT_LENGTH                     equ 0001h
ADCON0_ADCONT_MASK                       equ 0040h
ADCON0_ADON_POSN                         equ 0007h
ADCON0_ADON_POSITION                     equ 0007h
ADCON0_ADON_SIZE                         equ 0001h
ADCON0_ADON_LENGTH                       equ 0001h
ADCON0_ADON_MASK                         equ 0080h
ADCON0_DONE_POSN                         equ 0000h
ADCON0_DONE_POSITION                     equ 0000h
ADCON0_DONE_SIZE                         equ 0001h
ADCON0_DONE_LENGTH                       equ 0001h
ADCON0_DONE_MASK                         equ 0001h
ADCON0_FM0_POSN                          equ 0002h
ADCON0_FM0_POSITION                      equ 0002h
ADCON0_FM0_SIZE                          equ 0001h
ADCON0_FM0_LENGTH                        equ 0001h
ADCON0_FM0_MASK                          equ 0004h
ADCON0_GO_NOT_DONE_POSN                  equ 0000h
ADCON0_GO_NOT_DONE_POSITION              equ 0000h
ADCON0_GO_NOT_DONE_SIZE                  equ 0001h
ADCON0_GO_NOT_DONE_LENGTH                equ 0001h
ADCON0_GO_NOT_DONE_MASK                  equ 0001h
ADCON0_GO_nDONE_POSN                     equ 0000h
ADCON0_GO_nDONE_POSITION                 equ 0000h
ADCON0_GO_nDONE_SIZE                     equ 0001h
ADCON0_GO_nDONE_LENGTH                   equ 0001h
ADCON0_GO_nDONE_MASK                     equ 0001h
ADCON0_ADFM0_POSN                        equ 0002h
ADCON0_ADFM0_POSITION                    equ 0002h
ADCON0_ADFM0_SIZE                        equ 0001h
ADCON0_ADFM0_LENGTH                      equ 0001h
ADCON0_ADFM0_MASK                        equ 0004h

// Register: ADCON1
#define ADCON1 ADCON1
ADCON1                                   equ 0230h
// bitfield definitions
ADCON1_DSEN_POSN                         equ 0000h
ADCON1_DSEN_POSITION                     equ 0000h
ADCON1_DSEN_SIZE                         equ 0001h
ADCON1_DSEN_LENGTH                       equ 0001h
ADCON1_DSEN_MASK                         equ 0001h
ADCON1_PCSC_POSN                         equ 0001h
ADCON1_PCSC_POSITION                     equ 0001h
ADCON1_PCSC_SIZE                         equ 0001h
ADCON1_PCSC_LENGTH                       equ 0001h
ADCON1_PCSC_MASK                         equ 0002h
ADCON1_GPOL_POSN                         equ 0005h
ADCON1_GPOL_POSITION                     equ 0005h
ADCON1_GPOL_SIZE                         equ 0001h
ADCON1_GPOL_LENGTH                       equ 0001h
ADCON1_GPOL_MASK                         equ 0020h
ADCON1_IPEN_POSN                         equ 0006h
ADCON1_IPEN_POSITION                     equ 0006h
ADCON1_IPEN_SIZE                         equ 0001h
ADCON1_IPEN_LENGTH                       equ 0001h
ADCON1_IPEN_MASK                         equ 0040h
ADCON1_PPOL_POSN                         equ 0007h
ADCON1_PPOL_POSITION                     equ 0007h
ADCON1_PPOL_SIZE                         equ 0001h
ADCON1_PPOL_LENGTH                       equ 0001h
ADCON1_PPOL_MASK                         equ 0080h
ADCON1_ADDSEN_POSN                       equ 0000h
ADCON1_ADDSEN_POSITION                   equ 0000h
ADCON1_ADDSEN_SIZE                       equ 0001h
ADCON1_ADDSEN_LENGTH                     equ 0001h
ADCON1_ADDSEN_MASK                       equ 0001h
ADCON1_ADPCSC_POSN                       equ 0001h
ADCON1_ADPCSC_POSITION                   equ 0001h
ADCON1_ADPCSC_SIZE                       equ 0001h
ADCON1_ADPCSC_LENGTH                     equ 0001h
ADCON1_ADPCSC_MASK                       equ 0002h
ADCON1_ADGPOL_POSN                       equ 0005h
ADCON1_ADGPOL_POSITION                   equ 0005h
ADCON1_ADGPOL_SIZE                       equ 0001h
ADCON1_ADGPOL_LENGTH                     equ 0001h
ADCON1_ADGPOL_MASK                       equ 0020h
ADCON1_ADIPEN_POSN                       equ 0006h
ADCON1_ADIPEN_POSITION                   equ 0006h
ADCON1_ADIPEN_SIZE                       equ 0001h
ADCON1_ADIPEN_LENGTH                     equ 0001h
ADCON1_ADIPEN_MASK                       equ 0040h
ADCON1_ADPPOL_POSN                       equ 0007h
ADCON1_ADPPOL_POSITION                   equ 0007h
ADCON1_ADPPOL_SIZE                       equ 0001h
ADCON1_ADPPOL_LENGTH                     equ 0001h
ADCON1_ADPPOL_MASK                       equ 0080h

// Register: ADCON2
#define ADCON2 ADCON2
ADCON2                                   equ 0231h
// bitfield definitions
ADCON2_MD_POSN                           equ 0000h
ADCON2_MD_POSITION                       equ 0000h
ADCON2_MD_SIZE                           equ 0003h
ADCON2_MD_LENGTH                         equ 0003h
ADCON2_MD_MASK                           equ 0007h
ADCON2_ACLR_POSN                         equ 0003h
ADCON2_ACLR_POSITION                     equ 0003h
ADCON2_ACLR_SIZE                         equ 0001h
ADCON2_ACLR_LENGTH                       equ 0001h
ADCON2_ACLR_MASK                         equ 0008h
ADCON2_CRS_POSN                          equ 0004h
ADCON2_CRS_POSITION                      equ 0004h
ADCON2_CRS_SIZE                          equ 0003h
ADCON2_CRS_LENGTH                        equ 0003h
ADCON2_CRS_MASK                          equ 0070h
ADCON2_PSIS_POSN                         equ 0007h
ADCON2_PSIS_POSITION                     equ 0007h
ADCON2_PSIS_SIZE                         equ 0001h
ADCON2_PSIS_LENGTH                       equ 0001h
ADCON2_PSIS_MASK                         equ 0080h
ADCON2_ADMD0_POSN                        equ 0000h
ADCON2_ADMD0_POSITION                    equ 0000h
ADCON2_ADMD0_SIZE                        equ 0001h
ADCON2_ADMD0_LENGTH                      equ 0001h
ADCON2_ADMD0_MASK                        equ 0001h
ADCON2_ADMD1_POSN                        equ 0001h
ADCON2_ADMD1_POSITION                    equ 0001h
ADCON2_ADMD1_SIZE                        equ 0001h
ADCON2_ADMD1_LENGTH                      equ 0001h
ADCON2_ADMD1_MASK                        equ 0002h
ADCON2_ADMD2_POSN                        equ 0002h
ADCON2_ADMD2_POSITION                    equ 0002h
ADCON2_ADMD2_SIZE                        equ 0001h
ADCON2_ADMD2_LENGTH                      equ 0001h
ADCON2_ADMD2_MASK                        equ 0004h
ADCON2_ADACLR_POSN                       equ 0003h
ADCON2_ADACLR_POSITION                   equ 0003h
ADCON2_ADACLR_SIZE                       equ 0001h
ADCON2_ADACLR_LENGTH                     equ 0001h
ADCON2_ADACLR_MASK                       equ 0008h
ADCON2_ADCRS0_POSN                       equ 0004h
ADCON2_ADCRS0_POSITION                   equ 0004h
ADCON2_ADCRS0_SIZE                       equ 0001h
ADCON2_ADCRS0_LENGTH                     equ 0001h
ADCON2_ADCRS0_MASK                       equ 0010h
ADCON2_ADCRS1_POSN                       equ 0005h
ADCON2_ADCRS1_POSITION                   equ 0005h
ADCON2_ADCRS1_SIZE                       equ 0001h
ADCON2_ADCRS1_LENGTH                     equ 0001h
ADCON2_ADCRS1_MASK                       equ 0020h
ADCON2_ADCRS2_POSN                       equ 0006h
ADCON2_ADCRS2_POSITION                   equ 0006h
ADCON2_ADCRS2_SIZE                       equ 0001h
ADCON2_ADCRS2_LENGTH                     equ 0001h
ADCON2_ADCRS2_MASK                       equ 0040h
ADCON2_ADPSIS_POSN                       equ 0007h
ADCON2_ADPSIS_POSITION                   equ 0007h
ADCON2_ADPSIS_SIZE                       equ 0001h
ADCON2_ADPSIS_LENGTH                     equ 0001h
ADCON2_ADPSIS_MASK                       equ 0080h
ADCON2_ADMD_POSN                         equ 0000h
ADCON2_ADMD_POSITION                     equ 0000h
ADCON2_ADMD_SIZE                         equ 0003h
ADCON2_ADMD_LENGTH                       equ 0003h
ADCON2_ADMD_MASK                         equ 0007h
ADCON2_ADCRS_POSN                        equ 0004h
ADCON2_ADCRS_POSITION                    equ 0004h
ADCON2_ADCRS_SIZE                        equ 0003h
ADCON2_ADCRS_LENGTH                      equ 0003h
ADCON2_ADCRS_MASK                        equ 0070h
ADCON2_MD0_POSN                          equ 0000h
ADCON2_MD0_POSITION                      equ 0000h
ADCON2_MD0_SIZE                          equ 0001h
ADCON2_MD0_LENGTH                        equ 0001h
ADCON2_MD0_MASK                          equ 0001h
ADCON2_MD1_POSN                          equ 0001h
ADCON2_MD1_POSITION                      equ 0001h
ADCON2_MD1_SIZE                          equ 0001h
ADCON2_MD1_LENGTH                        equ 0001h
ADCON2_MD1_MASK                          equ 0002h
ADCON2_MD2_POSN                          equ 0002h
ADCON2_MD2_POSITION                      equ 0002h
ADCON2_MD2_SIZE                          equ 0001h
ADCON2_MD2_LENGTH                        equ 0001h
ADCON2_MD2_MASK                          equ 0004h
ADCON2_CRS0_POSN                         equ 0004h
ADCON2_CRS0_POSITION                     equ 0004h
ADCON2_CRS0_SIZE                         equ 0001h
ADCON2_CRS0_LENGTH                       equ 0001h
ADCON2_CRS0_MASK                         equ 0010h
ADCON2_CRS1_POSN                         equ 0005h
ADCON2_CRS1_POSITION                     equ 0005h
ADCON2_CRS1_SIZE                         equ 0001h
ADCON2_CRS1_LENGTH                       equ 0001h
ADCON2_CRS1_MASK                         equ 0020h
ADCON2_CRS2_POSN                         equ 0006h
ADCON2_CRS2_POSITION                     equ 0006h
ADCON2_CRS2_SIZE                         equ 0001h
ADCON2_CRS2_LENGTH                       equ 0001h
ADCON2_CRS2_MASK                         equ 0040h

// Register: ADCON3
#define ADCON3 ADCON3
ADCON3                                   equ 0232h
// bitfield definitions
ADCON3_TMD_POSN                          equ 0000h
ADCON3_TMD_POSITION                      equ 0000h
ADCON3_TMD_SIZE                          equ 0003h
ADCON3_TMD_LENGTH                        equ 0003h
ADCON3_TMD_MASK                          equ 0007h
ADCON3_SOI_POSN                          equ 0003h
ADCON3_SOI_POSITION                      equ 0003h
ADCON3_SOI_SIZE                          equ 0001h
ADCON3_SOI_LENGTH                        equ 0001h
ADCON3_SOI_MASK                          equ 0008h
ADCON3_CALC_POSN                         equ 0004h
ADCON3_CALC_POSITION                     equ 0004h
ADCON3_CALC_SIZE                         equ 0003h
ADCON3_CALC_LENGTH                       equ 0003h
ADCON3_CALC_MASK                         equ 0070h
ADCON3_ADTMD0_POSN                       equ 0000h
ADCON3_ADTMD0_POSITION                   equ 0000h
ADCON3_ADTMD0_SIZE                       equ 0001h
ADCON3_ADTMD0_LENGTH                     equ 0001h
ADCON3_ADTMD0_MASK                       equ 0001h
ADCON3_ADTMD1_POSN                       equ 0001h
ADCON3_ADTMD1_POSITION                   equ 0001h
ADCON3_ADTMD1_SIZE                       equ 0001h
ADCON3_ADTMD1_LENGTH                     equ 0001h
ADCON3_ADTMD1_MASK                       equ 0002h
ADCON3_ADTMD2_POSN                       equ 0002h
ADCON3_ADTMD2_POSITION                   equ 0002h
ADCON3_ADTMD2_SIZE                       equ 0001h
ADCON3_ADTMD2_LENGTH                     equ 0001h
ADCON3_ADTMD2_MASK                       equ 0004h
ADCON3_ADSOI_POSN                        equ 0003h
ADCON3_ADSOI_POSITION                    equ 0003h
ADCON3_ADSOI_SIZE                        equ 0001h
ADCON3_ADSOI_LENGTH                      equ 0001h
ADCON3_ADSOI_MASK                        equ 0008h
ADCON3_ADCALC0_POSN                      equ 0004h
ADCON3_ADCALC0_POSITION                  equ 0004h
ADCON3_ADCALC0_SIZE                      equ 0001h
ADCON3_ADCALC0_LENGTH                    equ 0001h
ADCON3_ADCALC0_MASK                      equ 0010h
ADCON3_ADCALC1_POSN                      equ 0005h
ADCON3_ADCALC1_POSITION                  equ 0005h
ADCON3_ADCALC1_SIZE                      equ 0001h
ADCON3_ADCALC1_LENGTH                    equ 0001h
ADCON3_ADCALC1_MASK                      equ 0020h
ADCON3_ADCALC2_POSN                      equ 0006h
ADCON3_ADCALC2_POSITION                  equ 0006h
ADCON3_ADCALC2_SIZE                      equ 0001h
ADCON3_ADCALC2_LENGTH                    equ 0001h
ADCON3_ADCALC2_MASK                      equ 0040h
ADCON3_ADTMD_POSN                        equ 0000h
ADCON3_ADTMD_POSITION                    equ 0000h
ADCON3_ADTMD_SIZE                        equ 0003h
ADCON3_ADTMD_LENGTH                      equ 0003h
ADCON3_ADTMD_MASK                        equ 0007h
ADCON3_ADCALC_POSN                       equ 0004h
ADCON3_ADCALC_POSITION                   equ 0004h
ADCON3_ADCALC_SIZE                       equ 0003h
ADCON3_ADCALC_LENGTH                     equ 0003h
ADCON3_ADCALC_MASK                       equ 0070h
ADCON3_TMD0_POSN                         equ 0000h
ADCON3_TMD0_POSITION                     equ 0000h
ADCON3_TMD0_SIZE                         equ 0001h
ADCON3_TMD0_LENGTH                       equ 0001h
ADCON3_TMD0_MASK                         equ 0001h
ADCON3_TMD1_POSN                         equ 0001h
ADCON3_TMD1_POSITION                     equ 0001h
ADCON3_TMD1_SIZE                         equ 0001h
ADCON3_TMD1_LENGTH                       equ 0001h
ADCON3_TMD1_MASK                         equ 0002h
ADCON3_TMD2_POSN                         equ 0002h
ADCON3_TMD2_POSITION                     equ 0002h
ADCON3_TMD2_SIZE                         equ 0001h
ADCON3_TMD2_LENGTH                       equ 0001h
ADCON3_TMD2_MASK                         equ 0004h
ADCON3_CALC0_POSN                        equ 0004h
ADCON3_CALC0_POSITION                    equ 0004h
ADCON3_CALC0_SIZE                        equ 0001h
ADCON3_CALC0_LENGTH                      equ 0001h
ADCON3_CALC0_MASK                        equ 0010h
ADCON3_CALC1_POSN                        equ 0005h
ADCON3_CALC1_POSITION                    equ 0005h
ADCON3_CALC1_SIZE                        equ 0001h
ADCON3_CALC1_LENGTH                      equ 0001h
ADCON3_CALC1_MASK                        equ 0020h
ADCON3_CALC2_POSN                        equ 0006h
ADCON3_CALC2_POSITION                    equ 0006h
ADCON3_CALC2_SIZE                        equ 0001h
ADCON3_CALC2_LENGTH                      equ 0001h
ADCON3_CALC2_MASK                        equ 0040h

// Register: ADSTAT
#define ADSTAT ADSTAT
ADSTAT                                   equ 0233h
// bitfield definitions
ADSTAT_STAT_POSN                         equ 0000h
ADSTAT_STAT_POSITION                     equ 0000h
ADSTAT_STAT_SIZE                         equ 0003h
ADSTAT_STAT_LENGTH                       equ 0003h
ADSTAT_STAT_MASK                         equ 0007h
ADSTAT_MATH_POSN                         equ 0004h
ADSTAT_MATH_POSITION                     equ 0004h
ADSTAT_MATH_SIZE                         equ 0001h
ADSTAT_MATH_LENGTH                       equ 0001h
ADSTAT_MATH_MASK                         equ 0010h
ADSTAT_LTHR_POSN                         equ 0005h
ADSTAT_LTHR_POSITION                     equ 0005h
ADSTAT_LTHR_SIZE                         equ 0001h
ADSTAT_LTHR_LENGTH                       equ 0001h
ADSTAT_LTHR_MASK                         equ 0020h
ADSTAT_UTHR_POSN                         equ 0006h
ADSTAT_UTHR_POSITION                     equ 0006h
ADSTAT_UTHR_SIZE                         equ 0001h
ADSTAT_UTHR_LENGTH                       equ 0001h
ADSTAT_UTHR_MASK                         equ 0040h
ADSTAT_AOV_POSN                          equ 0007h
ADSTAT_AOV_POSITION                      equ 0007h
ADSTAT_AOV_SIZE                          equ 0001h
ADSTAT_AOV_LENGTH                        equ 0001h
ADSTAT_AOV_MASK                          equ 0080h
ADSTAT_ADSTAT0_POSN                      equ 0000h
ADSTAT_ADSTAT0_POSITION                  equ 0000h
ADSTAT_ADSTAT0_SIZE                      equ 0001h
ADSTAT_ADSTAT0_LENGTH                    equ 0001h
ADSTAT_ADSTAT0_MASK                      equ 0001h
ADSTAT_ADSTAT1_POSN                      equ 0001h
ADSTAT_ADSTAT1_POSITION                  equ 0001h
ADSTAT_ADSTAT1_SIZE                      equ 0001h
ADSTAT_ADSTAT1_LENGTH                    equ 0001h
ADSTAT_ADSTAT1_MASK                      equ 0002h
ADSTAT_ADSTAT2_POSN                      equ 0002h
ADSTAT_ADSTAT2_POSITION                  equ 0002h
ADSTAT_ADSTAT2_SIZE                      equ 0001h
ADSTAT_ADSTAT2_LENGTH                    equ 0001h
ADSTAT_ADSTAT2_MASK                      equ 0004h
ADSTAT_ADMATH_POSN                       equ 0004h
ADSTAT_ADMATH_POSITION                   equ 0004h
ADSTAT_ADMATH_SIZE                       equ 0001h
ADSTAT_ADMATH_LENGTH                     equ 0001h
ADSTAT_ADMATH_MASK                       equ 0010h
ADSTAT_ADLTHR_POSN                       equ 0005h
ADSTAT_ADLTHR_POSITION                   equ 0005h
ADSTAT_ADLTHR_SIZE                       equ 0001h
ADSTAT_ADLTHR_LENGTH                     equ 0001h
ADSTAT_ADLTHR_MASK                       equ 0020h
ADSTAT_ADUTHR_POSN                       equ 0006h
ADSTAT_ADUTHR_POSITION                   equ 0006h
ADSTAT_ADUTHR_SIZE                       equ 0001h
ADSTAT_ADUTHR_LENGTH                     equ 0001h
ADSTAT_ADUTHR_MASK                       equ 0040h
ADSTAT_ADAOV_POSN                        equ 0007h
ADSTAT_ADAOV_POSITION                    equ 0007h
ADSTAT_ADAOV_SIZE                        equ 0001h
ADSTAT_ADAOV_LENGTH                      equ 0001h
ADSTAT_ADAOV_MASK                        equ 0080h
ADSTAT_ADSTAT_POSN                       equ 0000h
ADSTAT_ADSTAT_POSITION                   equ 0000h
ADSTAT_ADSTAT_SIZE                       equ 0003h
ADSTAT_ADSTAT_LENGTH                     equ 0003h
ADSTAT_ADSTAT_MASK                       equ 0007h
ADSTAT_ADOV_POSN                         equ 0007h
ADSTAT_ADOV_POSITION                     equ 0007h
ADSTAT_ADOV_SIZE                         equ 0001h
ADSTAT_ADOV_LENGTH                       equ 0001h
ADSTAT_ADOV_MASK                         equ 0080h
ADSTAT_STAT0_POSN                        equ 0000h
ADSTAT_STAT0_POSITION                    equ 0000h
ADSTAT_STAT0_SIZE                        equ 0001h
ADSTAT_STAT0_LENGTH                      equ 0001h
ADSTAT_STAT0_MASK                        equ 0001h
ADSTAT_STAT1_POSN                        equ 0001h
ADSTAT_STAT1_POSITION                    equ 0001h
ADSTAT_STAT1_SIZE                        equ 0001h
ADSTAT_STAT1_LENGTH                      equ 0001h
ADSTAT_STAT1_MASK                        equ 0002h
ADSTAT_STAT2_POSN                        equ 0002h
ADSTAT_STAT2_POSITION                    equ 0002h
ADSTAT_STAT2_SIZE                        equ 0001h
ADSTAT_STAT2_LENGTH                      equ 0001h
ADSTAT_STAT2_MASK                        equ 0004h
ADSTAT_OV_POSN                           equ 0007h
ADSTAT_OV_POSITION                       equ 0007h
ADSTAT_OV_SIZE                           equ 0001h
ADSTAT_OV_LENGTH                         equ 0001h
ADSTAT_OV_MASK                           equ 0080h

// Register: ADREF
#define ADREF ADREF
ADREF                                    equ 0234h
// bitfield definitions
ADREF_PREF_POSN                          equ 0000h
ADREF_PREF_POSITION                      equ 0000h
ADREF_PREF_SIZE                          equ 0004h
ADREF_PREF_LENGTH                        equ 0004h
ADREF_PREF_MASK                          equ 000Fh
ADREF_NREF_POSN                          equ 0004h
ADREF_NREF_POSITION                      equ 0004h
ADREF_NREF_SIZE                          equ 0004h
ADREF_NREF_LENGTH                        equ 0004h
ADREF_NREF_MASK                          equ 00F0h
ADREF_ADPREF_POSN                        equ 0000h
ADREF_ADPREF_POSITION                    equ 0000h
ADREF_ADPREF_SIZE                        equ 0004h
ADREF_ADPREF_LENGTH                      equ 0004h
ADREF_ADPREF_MASK                        equ 000Fh
ADREF_ADNREF_POSN                        equ 0004h
ADREF_ADNREF_POSITION                    equ 0004h
ADREF_ADNREF_SIZE                        equ 0004h
ADREF_ADNREF_LENGTH                      equ 0004h
ADREF_ADNREF_MASK                        equ 00F0h
ADREF_PREF0_POSN                         equ 0000h
ADREF_PREF0_POSITION                     equ 0000h
ADREF_PREF0_SIZE                         equ 0001h
ADREF_PREF0_LENGTH                       equ 0001h
ADREF_PREF0_MASK                         equ 0001h
ADREF_PREF1_POSN                         equ 0001h
ADREF_PREF1_POSITION                     equ 0001h
ADREF_PREF1_SIZE                         equ 0001h
ADREF_PREF1_LENGTH                       equ 0001h
ADREF_PREF1_MASK                         equ 0002h
ADREF_NREF0_POSN                         equ 0004h
ADREF_NREF0_POSITION                     equ 0004h
ADREF_NREF0_SIZE                         equ 0001h
ADREF_NREF0_LENGTH                       equ 0001h
ADREF_NREF0_MASK                         equ 0010h
ADREF_ADPREF0_POSN                       equ 0000h
ADREF_ADPREF0_POSITION                   equ 0000h
ADREF_ADPREF0_SIZE                       equ 0001h
ADREF_ADPREF0_LENGTH                     equ 0001h
ADREF_ADPREF0_MASK                       equ 0001h
ADREF_ADPREF1_POSN                       equ 0001h
ADREF_ADPREF1_POSITION                   equ 0001h
ADREF_ADPREF1_SIZE                       equ 0001h
ADREF_ADPREF1_LENGTH                     equ 0001h
ADREF_ADPREF1_MASK                       equ 0002h
ADREF_ADNREF0_POSN                       equ 0004h
ADREF_ADNREF0_POSITION                   equ 0004h
ADREF_ADNREF0_SIZE                       equ 0001h
ADREF_ADNREF0_LENGTH                     equ 0001h
ADREF_ADNREF0_MASK                       equ 0010h

// Register: ADACT
#define ADACT ADACT
ADACT                                    equ 0235h
// bitfield definitions
ADACT_ACT_POSN                           equ 0000h
ADACT_ACT_POSITION                       equ 0000h
ADACT_ACT_SIZE                           equ 0008h
ADACT_ACT_LENGTH                         equ 0008h
ADACT_ACT_MASK                           equ 00FFh
ADACT_ADACT0_POSN                        equ 0000h
ADACT_ADACT0_POSITION                    equ 0000h
ADACT_ADACT0_SIZE                        equ 0001h
ADACT_ADACT0_LENGTH                      equ 0001h
ADACT_ADACT0_MASK                        equ 0001h
ADACT_ADACT1_POSN                        equ 0001h
ADACT_ADACT1_POSITION                    equ 0001h
ADACT_ADACT1_SIZE                        equ 0001h
ADACT_ADACT1_LENGTH                      equ 0001h
ADACT_ADACT1_MASK                        equ 0002h
ADACT_ADACT2_POSN                        equ 0002h
ADACT_ADACT2_POSITION                    equ 0002h
ADACT_ADACT2_SIZE                        equ 0001h
ADACT_ADACT2_LENGTH                      equ 0001h
ADACT_ADACT2_MASK                        equ 0004h
ADACT_ADACT3_POSN                        equ 0003h
ADACT_ADACT3_POSITION                    equ 0003h
ADACT_ADACT3_SIZE                        equ 0001h
ADACT_ADACT3_LENGTH                      equ 0001h
ADACT_ADACT3_MASK                        equ 0008h
ADACT_ADACT4_POSN                        equ 0004h
ADACT_ADACT4_POSITION                    equ 0004h
ADACT_ADACT4_SIZE                        equ 0001h
ADACT_ADACT4_LENGTH                      equ 0001h
ADACT_ADACT4_MASK                        equ 0010h
ADACT_ADACT5_POSN                        equ 0005h
ADACT_ADACT5_POSITION                    equ 0005h
ADACT_ADACT5_SIZE                        equ 0001h
ADACT_ADACT5_LENGTH                      equ 0001h
ADACT_ADACT5_MASK                        equ 0020h
ADACT_ADACT_POSN                         equ 0000h
ADACT_ADACT_POSITION                     equ 0000h
ADACT_ADACT_SIZE                         equ 0008h
ADACT_ADACT_LENGTH                       equ 0008h
ADACT_ADACT_MASK                         equ 00FFh
ADACT_ACT0_POSN                          equ 0000h
ADACT_ACT0_POSITION                      equ 0000h
ADACT_ACT0_SIZE                          equ 0001h
ADACT_ACT0_LENGTH                        equ 0001h
ADACT_ACT0_MASK                          equ 0001h
ADACT_ACT1_POSN                          equ 0001h
ADACT_ACT1_POSITION                      equ 0001h
ADACT_ACT1_SIZE                          equ 0001h
ADACT_ACT1_LENGTH                        equ 0001h
ADACT_ACT1_MASK                          equ 0002h
ADACT_ACT2_POSN                          equ 0002h
ADACT_ACT2_POSITION                      equ 0002h
ADACT_ACT2_SIZE                          equ 0001h
ADACT_ACT2_LENGTH                        equ 0001h
ADACT_ACT2_MASK                          equ 0004h
ADACT_ACT3_POSN                          equ 0003h
ADACT_ACT3_POSITION                      equ 0003h
ADACT_ACT3_SIZE                          equ 0001h
ADACT_ACT3_LENGTH                        equ 0001h
ADACT_ACT3_MASK                          equ 0008h
ADACT_ACT4_POSN                          equ 0004h
ADACT_ACT4_POSITION                      equ 0004h
ADACT_ACT4_SIZE                          equ 0001h
ADACT_ACT4_LENGTH                        equ 0001h
ADACT_ACT4_MASK                          equ 0010h
ADACT_ACT5_POSN                          equ 0005h
ADACT_ACT5_POSITION                      equ 0005h
ADACT_ACT5_SIZE                          equ 0001h
ADACT_ACT5_LENGTH                        equ 0001h
ADACT_ACT5_MASK                          equ 0020h

// Register: ADCLK
#define ADCLK ADCLK
ADCLK                                    equ 0236h
// bitfield definitions
ADCLK_CS_POSN                            equ 0000h
ADCLK_CS_POSITION                        equ 0000h
ADCLK_CS_SIZE                            equ 0008h
ADCLK_CS_LENGTH                          equ 0008h
ADCLK_CS_MASK                            equ 00FFh
ADCLK_ADCS0_POSN                         equ 0000h
ADCLK_ADCS0_POSITION                     equ 0000h
ADCLK_ADCS0_SIZE                         equ 0001h
ADCLK_ADCS0_LENGTH                       equ 0001h
ADCLK_ADCS0_MASK                         equ 0001h
ADCLK_ADCS1_POSN                         equ 0001h
ADCLK_ADCS1_POSITION                     equ 0001h
ADCLK_ADCS1_SIZE                         equ 0001h
ADCLK_ADCS1_LENGTH                       equ 0001h
ADCLK_ADCS1_MASK                         equ 0002h
ADCLK_ADCS2_POSN                         equ 0002h
ADCLK_ADCS2_POSITION                     equ 0002h
ADCLK_ADCS2_SIZE                         equ 0001h
ADCLK_ADCS2_LENGTH                       equ 0001h
ADCLK_ADCS2_MASK                         equ 0004h
ADCLK_ADCS3_POSN                         equ 0003h
ADCLK_ADCS3_POSITION                     equ 0003h
ADCLK_ADCS3_SIZE                         equ 0001h
ADCLK_ADCS3_LENGTH                       equ 0001h
ADCLK_ADCS3_MASK                         equ 0008h
ADCLK_ADCS4_POSN                         equ 0004h
ADCLK_ADCS4_POSITION                     equ 0004h
ADCLK_ADCS4_SIZE                         equ 0001h
ADCLK_ADCS4_LENGTH                       equ 0001h
ADCLK_ADCS4_MASK                         equ 0010h
ADCLK_ADCS5_POSN                         equ 0005h
ADCLK_ADCS5_POSITION                     equ 0005h
ADCLK_ADCS5_SIZE                         equ 0001h
ADCLK_ADCS5_LENGTH                       equ 0001h
ADCLK_ADCS5_MASK                         equ 0020h
ADCLK_ADCS_POSN                          equ 0000h
ADCLK_ADCS_POSITION                      equ 0000h
ADCLK_ADCS_SIZE                          equ 0008h
ADCLK_ADCS_LENGTH                        equ 0008h
ADCLK_ADCS_MASK                          equ 00FFh
ADCLK_CS0_POSN                           equ 0000h
ADCLK_CS0_POSITION                       equ 0000h
ADCLK_CS0_SIZE                           equ 0001h
ADCLK_CS0_LENGTH                         equ 0001h
ADCLK_CS0_MASK                           equ 0001h
ADCLK_CS1_POSN                           equ 0001h
ADCLK_CS1_POSITION                       equ 0001h
ADCLK_CS1_SIZE                           equ 0001h
ADCLK_CS1_LENGTH                         equ 0001h
ADCLK_CS1_MASK                           equ 0002h
ADCLK_CS2_POSN                           equ 0002h
ADCLK_CS2_POSITION                       equ 0002h
ADCLK_CS2_SIZE                           equ 0001h
ADCLK_CS2_LENGTH                         equ 0001h
ADCLK_CS2_MASK                           equ 0004h
ADCLK_CS3_POSN                           equ 0003h
ADCLK_CS3_POSITION                       equ 0003h
ADCLK_CS3_SIZE                           equ 0001h
ADCLK_CS3_LENGTH                         equ 0001h
ADCLK_CS3_MASK                           equ 0008h
ADCLK_CS4_POSN                           equ 0004h
ADCLK_CS4_POSITION                       equ 0004h
ADCLK_CS4_SIZE                           equ 0001h
ADCLK_CS4_LENGTH                         equ 0001h
ADCLK_CS4_MASK                           equ 0010h
ADCLK_CS5_POSN                           equ 0005h
ADCLK_CS5_POSITION                       equ 0005h
ADCLK_CS5_SIZE                           equ 0001h
ADCLK_CS5_LENGTH                         equ 0001h
ADCLK_CS5_MASK                           equ 0020h

// Register: ADCG1A
#define ADCG1A ADCG1A
ADCG1A                                   equ 0237h
// bitfield definitions
ADCG1A_CGA0_POSN                         equ 0000h
ADCG1A_CGA0_POSITION                     equ 0000h
ADCG1A_CGA0_SIZE                         equ 0001h
ADCG1A_CGA0_LENGTH                       equ 0001h
ADCG1A_CGA0_MASK                         equ 0001h
ADCG1A_CGA1_POSN                         equ 0001h
ADCG1A_CGA1_POSITION                     equ 0001h
ADCG1A_CGA1_SIZE                         equ 0001h
ADCG1A_CGA1_LENGTH                       equ 0001h
ADCG1A_CGA1_MASK                         equ 0002h
ADCG1A_CGA2_POSN                         equ 0002h
ADCG1A_CGA2_POSITION                     equ 0002h
ADCG1A_CGA2_SIZE                         equ 0001h
ADCG1A_CGA2_LENGTH                       equ 0001h
ADCG1A_CGA2_MASK                         equ 0004h
ADCG1A_CGA4_POSN                         equ 0004h
ADCG1A_CGA4_POSITION                     equ 0004h
ADCG1A_CGA4_SIZE                         equ 0001h
ADCG1A_CGA4_LENGTH                       equ 0001h
ADCG1A_CGA4_MASK                         equ 0010h
ADCG1A_CGA5_POSN                         equ 0005h
ADCG1A_CGA5_POSITION                     equ 0005h
ADCG1A_CGA5_SIZE                         equ 0001h
ADCG1A_CGA5_LENGTH                       equ 0001h
ADCG1A_CGA5_MASK                         equ 0020h

// Register: ADCG1B
#define ADCG1B ADCG1B
ADCG1B                                   equ 0238h
// bitfield definitions
ADCG1B_CGB5_POSN                         equ 0005h
ADCG1B_CGB5_POSITION                     equ 0005h
ADCG1B_CGB5_SIZE                         equ 0001h
ADCG1B_CGB5_LENGTH                       equ 0001h
ADCG1B_CGB5_MASK                         equ 0020h
ADCG1B_CGB6_POSN                         equ 0006h
ADCG1B_CGB6_POSITION                     equ 0006h
ADCG1B_CGB6_SIZE                         equ 0001h
ADCG1B_CGB6_LENGTH                       equ 0001h
ADCG1B_CGB6_MASK                         equ 0040h
ADCG1B_CGB7_POSN                         equ 0007h
ADCG1B_CGB7_POSITION                     equ 0007h
ADCG1B_CGB7_SIZE                         equ 0001h
ADCG1B_CGB7_LENGTH                       equ 0001h
ADCG1B_CGB7_MASK                         equ 0080h

// Register: ADCG1C
#define ADCG1C ADCG1C
ADCG1C                                   equ 0239h
// bitfield definitions
ADCG1C_CGC0_POSN                         equ 0000h
ADCG1C_CGC0_POSITION                     equ 0000h
ADCG1C_CGC0_SIZE                         equ 0001h
ADCG1C_CGC0_LENGTH                       equ 0001h
ADCG1C_CGC0_MASK                         equ 0001h
ADCG1C_CGC1_POSN                         equ 0001h
ADCG1C_CGC1_POSITION                     equ 0001h
ADCG1C_CGC1_SIZE                         equ 0001h
ADCG1C_CGC1_LENGTH                       equ 0001h
ADCG1C_CGC1_MASK                         equ 0002h
ADCG1C_CGC3_POSN                         equ 0003h
ADCG1C_CGC3_POSITION                     equ 0003h
ADCG1C_CGC3_SIZE                         equ 0001h
ADCG1C_CGC3_LENGTH                       equ 0001h
ADCG1C_CGC3_MASK                         equ 0008h
ADCG1C_CGC4_POSN                         equ 0004h
ADCG1C_CGC4_POSITION                     equ 0004h
ADCG1C_CGC4_SIZE                         equ 0001h
ADCG1C_CGC4_LENGTH                       equ 0001h
ADCG1C_CGC4_MASK                         equ 0010h
ADCG1C_CGC5_POSN                         equ 0005h
ADCG1C_CGC5_POSITION                     equ 0005h
ADCG1C_CGC5_SIZE                         equ 0001h
ADCG1C_CGC5_LENGTH                       equ 0001h
ADCG1C_CGC5_MASK                         equ 0020h
ADCG1C_CGC6_POSN                         equ 0006h
ADCG1C_CGC6_POSITION                     equ 0006h
ADCG1C_CGC6_SIZE                         equ 0001h
ADCG1C_CGC6_LENGTH                       equ 0001h
ADCG1C_CGC6_MASK                         equ 0040h
ADCG1C_CGC7_POSN                         equ 0007h
ADCG1C_CGC7_POSITION                     equ 0007h
ADCG1C_CGC7_SIZE                         equ 0001h
ADCG1C_CGC7_LENGTH                       equ 0001h
ADCG1C_CGC7_MASK                         equ 0080h

// Register: PMD0
#define PMD0 PMD0
PMD0                                     equ 0300h
// bitfield definitions
PMD0_DMA1MD_POSN                         equ 0000h
PMD0_DMA1MD_POSITION                     equ 0000h
PMD0_DMA1MD_SIZE                         equ 0001h
PMD0_DMA1MD_LENGTH                       equ 0001h
PMD0_DMA1MD_MASK                         equ 0001h
PMD0_DMA2MD_POSN                         equ 0001h
PMD0_DMA2MD_POSITION                     equ 0001h
PMD0_DMA2MD_SIZE                         equ 0001h
PMD0_DMA2MD_LENGTH                       equ 0001h
PMD0_DMA2MD_MASK                         equ 0002h
PMD0_DMA3MD_POSN                         equ 0002h
PMD0_DMA3MD_POSITION                     equ 0002h
PMD0_DMA3MD_SIZE                         equ 0001h
PMD0_DMA3MD_LENGTH                       equ 0001h
PMD0_DMA3MD_MASK                         equ 0004h
PMD0_DMA4MD_POSN                         equ 0003h
PMD0_DMA4MD_POSITION                     equ 0003h
PMD0_DMA4MD_SIZE                         equ 0001h
PMD0_DMA4MD_LENGTH                       equ 0001h
PMD0_DMA4MD_MASK                         equ 0008h
PMD0_CRCMD_POSN                          equ 0005h
PMD0_CRCMD_POSITION                      equ 0005h
PMD0_CRCMD_SIZE                          equ 0001h
PMD0_CRCMD_LENGTH                        equ 0001h
PMD0_CRCMD_MASK                          equ 0020h
PMD0_SCANMD_POSN                         equ 0006h
PMD0_SCANMD_POSITION                     equ 0006h
PMD0_SCANMD_SIZE                         equ 0001h
PMD0_SCANMD_LENGTH                       equ 0001h
PMD0_SCANMD_MASK                         equ 0040h
PMD0_SYSCMD_POSN                         equ 0007h
PMD0_SYSCMD_POSITION                     equ 0007h
PMD0_SYSCMD_SIZE                         equ 0001h
PMD0_SYSCMD_LENGTH                       equ 0001h
PMD0_SYSCMD_MASK                         equ 0080h

// Register: PMD1
#define PMD1 PMD1
PMD1                                     equ 0301h
// bitfield definitions
PMD1_ACTMD_POSN                          equ 0000h
PMD1_ACTMD_POSITION                      equ 0000h
PMD1_ACTMD_SIZE                          equ 0001h
PMD1_ACTMD_LENGTH                        equ 0001h
PMD1_ACTMD_MASK                          equ 0001h
PMD1_PORTWMD_POSN                        equ 0001h
PMD1_PORTWMD_POSITION                    equ 0001h
PMD1_PORTWMD_SIZE                        equ 0001h
PMD1_PORTWMD_LENGTH                      equ 0001h
PMD1_PORTWMD_MASK                        equ 0002h
PMD1_IOCMD_POSN                          equ 0002h
PMD1_IOCMD_POSITION                      equ 0002h
PMD1_IOCMD_SIZE                          equ 0001h
PMD1_IOCMD_LENGTH                        equ 0001h
PMD1_IOCMD_MASK                          equ 0004h
PMD1_CLKRMD_POSN                         equ 0003h
PMD1_CLKRMD_POSITION                     equ 0003h
PMD1_CLKRMD_SIZE                         equ 0001h
PMD1_CLKRMD_LENGTH                       equ 0001h
PMD1_CLKRMD_MASK                         equ 0008h
PMD1_TMR0MD_POSN                         equ 0004h
PMD1_TMR0MD_POSITION                     equ 0004h
PMD1_TMR0MD_SIZE                         equ 0001h
PMD1_TMR0MD_LENGTH                       equ 0001h
PMD1_TMR0MD_MASK                         equ 0010h
PMD1_TMR1MD_POSN                         equ 0005h
PMD1_TMR1MD_POSITION                     equ 0005h
PMD1_TMR1MD_SIZE                         equ 0001h
PMD1_TMR1MD_LENGTH                       equ 0001h
PMD1_TMR1MD_MASK                         equ 0020h
PMD1_TMR2MD_POSN                         equ 0006h
PMD1_TMR2MD_POSITION                     equ 0006h
PMD1_TMR2MD_SIZE                         equ 0001h
PMD1_TMR2MD_LENGTH                       equ 0001h
PMD1_TMR2MD_MASK                         equ 0040h
PMD1_TMR4MD_POSN                         equ 0007h
PMD1_TMR4MD_POSITION                     equ 0007h
PMD1_TMR4MD_SIZE                         equ 0001h
PMD1_TMR4MD_LENGTH                       equ 0001h
PMD1_TMR4MD_MASK                         equ 0080h

// Register: PMD2
#define PMD2 PMD2
PMD2                                     equ 0302h
// bitfield definitions
PMD2_TU16AMD_POSN                        equ 0000h
PMD2_TU16AMD_POSITION                    equ 0000h
PMD2_TU16AMD_SIZE                        equ 0001h
PMD2_TU16AMD_LENGTH                      equ 0001h
PMD2_TU16AMD_MASK                        equ 0001h
PMD2_TU16BMD_POSN                        equ 0001h
PMD2_TU16BMD_POSITION                    equ 0001h
PMD2_TU16BMD_SIZE                        equ 0001h
PMD2_TU16BMD_LENGTH                      equ 0001h
PMD2_TU16BMD_MASK                        equ 0002h
PMD2_CCP1MD_POSN                         equ 0002h
PMD2_CCP1MD_POSITION                     equ 0002h
PMD2_CCP1MD_SIZE                         equ 0001h
PMD2_CCP1MD_LENGTH                       equ 0001h
PMD2_CCP1MD_MASK                         equ 0004h
PMD2_CCP2MD_POSN                         equ 0003h
PMD2_CCP2MD_POSITION                     equ 0003h
PMD2_CCP2MD_SIZE                         equ 0001h
PMD2_CCP2MD_LENGTH                       equ 0001h
PMD2_CCP2MD_MASK                         equ 0008h
PMD2_PWM1MD_POSN                         equ 0004h
PMD2_PWM1MD_POSITION                     equ 0004h
PMD2_PWM1MD_SIZE                         equ 0001h
PMD2_PWM1MD_LENGTH                       equ 0001h
PMD2_PWM1MD_MASK                         equ 0010h
PMD2_PWM2MD_POSN                         equ 0005h
PMD2_PWM2MD_POSITION                     equ 0005h
PMD2_PWM2MD_SIZE                         equ 0001h
PMD2_PWM2MD_LENGTH                       equ 0001h
PMD2_PWM2MD_MASK                         equ 0020h
PMD2_CWG1MD_POSN                         equ 0006h
PMD2_CWG1MD_POSITION                     equ 0006h
PMD2_CWG1MD_SIZE                         equ 0001h
PMD2_CWG1MD_LENGTH                       equ 0001h
PMD2_CWG1MD_MASK                         equ 0040h
PMD2_CLC1MD_POSN                         equ 0007h
PMD2_CLC1MD_POSITION                     equ 0007h
PMD2_CLC1MD_SIZE                         equ 0001h
PMD2_CLC1MD_LENGTH                       equ 0001h
PMD2_CLC1MD_MASK                         equ 0080h

// Register: PMD3
#define PMD3 PMD3
PMD3                                     equ 0303h
// bitfield definitions
PMD3_CLC2MD_POSN                         equ 0000h
PMD3_CLC2MD_POSITION                     equ 0000h
PMD3_CLC2MD_SIZE                         equ 0001h
PMD3_CLC2MD_LENGTH                       equ 0001h
PMD3_CLC2MD_MASK                         equ 0001h
PMD3_CLC3MD_POSN                         equ 0001h
PMD3_CLC3MD_POSITION                     equ 0001h
PMD3_CLC3MD_SIZE                         equ 0001h
PMD3_CLC3MD_LENGTH                       equ 0001h
PMD3_CLC3MD_MASK                         equ 0002h
PMD3_CLC4MD_POSN                         equ 0002h
PMD3_CLC4MD_POSITION                     equ 0002h
PMD3_CLC4MD_SIZE                         equ 0001h
PMD3_CLC4MD_LENGTH                       equ 0001h
PMD3_CLC4MD_MASK                         equ 0004h
PMD3_U1MD_POSN                           equ 0003h
PMD3_U1MD_POSITION                       equ 0003h
PMD3_U1MD_SIZE                           equ 0001h
PMD3_U1MD_LENGTH                         equ 0001h
PMD3_U1MD_MASK                           equ 0008h
PMD3_U2MD_POSN                           equ 0004h
PMD3_U2MD_POSITION                       equ 0004h
PMD3_U2MD_SIZE                           equ 0001h
PMD3_U2MD_LENGTH                         equ 0001h
PMD3_U2MD_MASK                           equ 0010h
PMD3_SPI1MD_POSN                         equ 0005h
PMD3_SPI1MD_POSITION                     equ 0005h
PMD3_SPI1MD_SIZE                         equ 0001h
PMD3_SPI1MD_LENGTH                       equ 0001h
PMD3_SPI1MD_MASK                         equ 0020h
PMD3_I2C1MD_POSN                         equ 0006h
PMD3_I2C1MD_POSITION                     equ 0006h
PMD3_I2C1MD_SIZE                         equ 0001h
PMD3_I2C1MD_LENGTH                       equ 0001h
PMD3_I2C1MD_MASK                         equ 0040h
PMD3_I3C1MD_POSN                         equ 0007h
PMD3_I3C1MD_POSITION                     equ 0007h
PMD3_I3C1MD_SIZE                         equ 0001h
PMD3_I3C1MD_LENGTH                       equ 0001h
PMD3_I3C1MD_MASK                         equ 0080h

// Register: PMD4
#define PMD4 PMD4
PMD4                                     equ 0304h
// bitfield definitions
PMD4_I3C2MD_POSN                         equ 0000h
PMD4_I3C2MD_POSITION                     equ 0000h
PMD4_I3C2MD_SIZE                         equ 0001h
PMD4_I3C2MD_LENGTH                       equ 0001h
PMD4_I3C2MD_MASK                         equ 0001h
PMD4_FVRMD_POSN                          equ 0001h
PMD4_FVRMD_POSITION                      equ 0001h
PMD4_FVRMD_SIZE                          equ 0001h
PMD4_FVRMD_LENGTH                        equ 0001h
PMD4_FVRMD_MASK                          equ 0002h
PMD4_HLVDMD_POSN                         equ 0002h
PMD4_HLVDMD_POSITION                     equ 0002h
PMD4_HLVDMD_SIZE                         equ 0001h
PMD4_HLVDMD_LENGTH                       equ 0001h
PMD4_HLVDMD_MASK                         equ 0004h
PMD4_ADCMD_POSN                          equ 0003h
PMD4_ADCMD_POSITION                      equ 0003h
PMD4_ADCMD_SIZE                          equ 0001h
PMD4_ADCMD_LENGTH                        equ 0001h
PMD4_ADCMD_MASK                          equ 0008h

// Register: RB5FEAT
#define RB5FEAT RB5FEAT
RB5FEAT                                  equ 030Fh
// bitfield definitions
RB5FEAT_SYSBUF_POSN                      equ 0000h
RB5FEAT_SYSBUF_POSITION                  equ 0000h
RB5FEAT_SYSBUF_SIZE                      equ 0003h
RB5FEAT_SYSBUF_LENGTH                    equ 0003h
RB5FEAT_SYSBUF_MASK                      equ 0007h
RB5FEAT_I3CBUF_POSN                      equ 0003h
RB5FEAT_I3CBUF_POSITION                  equ 0003h
RB5FEAT_I3CBUF_SIZE                      equ 0003h
RB5FEAT_I3CBUF_LENGTH                    equ 0003h
RB5FEAT_I3CBUF_MASK                      equ 0038h
RB5FEAT_SLEW_POSN                        equ 0006h
RB5FEAT_SLEW_POSITION                    equ 0006h
RB5FEAT_SLEW_SIZE                        equ 0002h
RB5FEAT_SLEW_LENGTH                      equ 0002h
RB5FEAT_SLEW_MASK                        equ 00C0h

// Register: RB6FEAT
#define RB6FEAT RB6FEAT
RB6FEAT                                  equ 0310h
// bitfield definitions
RB6FEAT_SYSBUF_POSN                      equ 0000h
RB6FEAT_SYSBUF_POSITION                  equ 0000h
RB6FEAT_SYSBUF_SIZE                      equ 0003h
RB6FEAT_SYSBUF_LENGTH                    equ 0003h
RB6FEAT_SYSBUF_MASK                      equ 0007h
RB6FEAT_I3CBUF_POSN                      equ 0003h
RB6FEAT_I3CBUF_POSITION                  equ 0003h
RB6FEAT_I3CBUF_SIZE                      equ 0003h
RB6FEAT_I3CBUF_LENGTH                    equ 0003h
RB6FEAT_I3CBUF_MASK                      equ 0038h
RB6FEAT_SLEW_POSN                        equ 0006h
RB6FEAT_SLEW_POSITION                    equ 0006h
RB6FEAT_SLEW_SIZE                        equ 0002h
RB6FEAT_SLEW_LENGTH                      equ 0002h
RB6FEAT_SLEW_MASK                        equ 00C0h

// Register: RC0FEAT
#define RC0FEAT RC0FEAT
RC0FEAT                                  equ 0312h
// bitfield definitions
RC0FEAT_SYSBUF_POSN                      equ 0000h
RC0FEAT_SYSBUF_POSITION                  equ 0000h
RC0FEAT_SYSBUF_SIZE                      equ 0003h
RC0FEAT_SYSBUF_LENGTH                    equ 0003h
RC0FEAT_SYSBUF_MASK                      equ 0007h
RC0FEAT_I3CBUF_POSN                      equ 0003h
RC0FEAT_I3CBUF_POSITION                  equ 0003h
RC0FEAT_I3CBUF_SIZE                      equ 0003h
RC0FEAT_I3CBUF_LENGTH                    equ 0003h
RC0FEAT_I3CBUF_MASK                      equ 0038h
RC0FEAT_SLEW_POSN                        equ 0006h
RC0FEAT_SLEW_POSITION                    equ 0006h
RC0FEAT_SLEW_SIZE                        equ 0002h
RC0FEAT_SLEW_LENGTH                      equ 0002h
RC0FEAT_SLEW_MASK                        equ 00C0h

// Register: RC1FEAT
#define RC1FEAT RC1FEAT
RC1FEAT                                  equ 0313h
// bitfield definitions
RC1FEAT_SYSBUF_POSN                      equ 0000h
RC1FEAT_SYSBUF_POSITION                  equ 0000h
RC1FEAT_SYSBUF_SIZE                      equ 0003h
RC1FEAT_SYSBUF_LENGTH                    equ 0003h
RC1FEAT_SYSBUF_MASK                      equ 0007h
RC1FEAT_I3CBUF_POSN                      equ 0003h
RC1FEAT_I3CBUF_POSITION                  equ 0003h
RC1FEAT_I3CBUF_SIZE                      equ 0003h
RC1FEAT_I3CBUF_LENGTH                    equ 0003h
RC1FEAT_I3CBUF_MASK                      equ 0038h
RC1FEAT_SLEW_POSN                        equ 0006h
RC1FEAT_SLEW_POSITION                    equ 0006h
RC1FEAT_SLEW_SIZE                        equ 0002h
RC1FEAT_SLEW_LENGTH                      equ 0002h
RC1FEAT_SLEW_MASK                        equ 00C0h

// Register: RC4FEAT
#define RC4FEAT RC4FEAT
RC4FEAT                                  equ 0315h
// bitfield definitions
RC4FEAT_SYSBUF_POSN                      equ 0000h
RC4FEAT_SYSBUF_POSITION                  equ 0000h
RC4FEAT_SYSBUF_SIZE                      equ 0002h
RC4FEAT_SYSBUF_LENGTH                    equ 0002h
RC4FEAT_SYSBUF_MASK                      equ 0003h
RC4FEAT_SLEW_POSN                        equ 0006h
RC4FEAT_SLEW_POSITION                    equ 0006h
RC4FEAT_SLEW_SIZE                        equ 0002h
RC4FEAT_SLEW_LENGTH                      equ 0002h
RC4FEAT_SLEW_MASK                        equ 00C0h

// Register: RC5FEAT
#define RC5FEAT RC5FEAT
RC5FEAT                                  equ 0316h
// bitfield definitions
RC5FEAT_SYSBUF_POSN                      equ 0000h
RC5FEAT_SYSBUF_POSITION                  equ 0000h
RC5FEAT_SYSBUF_SIZE                      equ 0002h
RC5FEAT_SYSBUF_LENGTH                    equ 0002h
RC5FEAT_SYSBUF_MASK                      equ 0003h
RC5FEAT_SLEW_POSN                        equ 0006h
RC5FEAT_SLEW_POSITION                    equ 0006h
RC5FEAT_SLEW_SIZE                        equ 0002h
RC5FEAT_SLEW_LENGTH                      equ 0002h
RC5FEAT_SLEW_MASK                        equ 00C0h

// Register: RA0PPS
#define RA0PPS RA0PPS
RA0PPS                                   equ 0319h
// bitfield definitions
RA0PPS_RA0PPS0_POSN                      equ 0000h
RA0PPS_RA0PPS0_POSITION                  equ 0000h
RA0PPS_RA0PPS0_SIZE                      equ 0001h
RA0PPS_RA0PPS0_LENGTH                    equ 0001h
RA0PPS_RA0PPS0_MASK                      equ 0001h
RA0PPS_RA0PPS1_POSN                      equ 0001h
RA0PPS_RA0PPS1_POSITION                  equ 0001h
RA0PPS_RA0PPS1_SIZE                      equ 0001h
RA0PPS_RA0PPS1_LENGTH                    equ 0001h
RA0PPS_RA0PPS1_MASK                      equ 0002h
RA0PPS_RA0PPS2_POSN                      equ 0002h
RA0PPS_RA0PPS2_POSITION                  equ 0002h
RA0PPS_RA0PPS2_SIZE                      equ 0001h
RA0PPS_RA0PPS2_LENGTH                    equ 0001h
RA0PPS_RA0PPS2_MASK                      equ 0004h
RA0PPS_RA0PPS3_POSN                      equ 0003h
RA0PPS_RA0PPS3_POSITION                  equ 0003h
RA0PPS_RA0PPS3_SIZE                      equ 0001h
RA0PPS_RA0PPS3_LENGTH                    equ 0001h
RA0PPS_RA0PPS3_MASK                      equ 0008h
RA0PPS_RA0PPS4_POSN                      equ 0004h
RA0PPS_RA0PPS4_POSITION                  equ 0004h
RA0PPS_RA0PPS4_SIZE                      equ 0001h
RA0PPS_RA0PPS4_LENGTH                    equ 0001h
RA0PPS_RA0PPS4_MASK                      equ 0010h

// Register: RA1PPS
#define RA1PPS RA1PPS
RA1PPS                                   equ 031Ah
// bitfield definitions
RA1PPS_RA1PPS0_POSN                      equ 0000h
RA1PPS_RA1PPS0_POSITION                  equ 0000h
RA1PPS_RA1PPS0_SIZE                      equ 0001h
RA1PPS_RA1PPS0_LENGTH                    equ 0001h
RA1PPS_RA1PPS0_MASK                      equ 0001h
RA1PPS_RA1PPS1_POSN                      equ 0001h
RA1PPS_RA1PPS1_POSITION                  equ 0001h
RA1PPS_RA1PPS1_SIZE                      equ 0001h
RA1PPS_RA1PPS1_LENGTH                    equ 0001h
RA1PPS_RA1PPS1_MASK                      equ 0002h
RA1PPS_RA1PPS2_POSN                      equ 0002h
RA1PPS_RA1PPS2_POSITION                  equ 0002h
RA1PPS_RA1PPS2_SIZE                      equ 0001h
RA1PPS_RA1PPS2_LENGTH                    equ 0001h
RA1PPS_RA1PPS2_MASK                      equ 0004h
RA1PPS_RA1PPS3_POSN                      equ 0003h
RA1PPS_RA1PPS3_POSITION                  equ 0003h
RA1PPS_RA1PPS3_SIZE                      equ 0001h
RA1PPS_RA1PPS3_LENGTH                    equ 0001h
RA1PPS_RA1PPS3_MASK                      equ 0008h
RA1PPS_RA1PPS4_POSN                      equ 0004h
RA1PPS_RA1PPS4_POSITION                  equ 0004h
RA1PPS_RA1PPS4_SIZE                      equ 0001h
RA1PPS_RA1PPS4_LENGTH                    equ 0001h
RA1PPS_RA1PPS4_MASK                      equ 0010h

// Register: RA2PPS
#define RA2PPS RA2PPS
RA2PPS                                   equ 031Bh
// bitfield definitions
RA2PPS_RA2PPS0_POSN                      equ 0000h
RA2PPS_RA2PPS0_POSITION                  equ 0000h
RA2PPS_RA2PPS0_SIZE                      equ 0001h
RA2PPS_RA2PPS0_LENGTH                    equ 0001h
RA2PPS_RA2PPS0_MASK                      equ 0001h
RA2PPS_RA2PPS1_POSN                      equ 0001h
RA2PPS_RA2PPS1_POSITION                  equ 0001h
RA2PPS_RA2PPS1_SIZE                      equ 0001h
RA2PPS_RA2PPS1_LENGTH                    equ 0001h
RA2PPS_RA2PPS1_MASK                      equ 0002h
RA2PPS_RA2PPS2_POSN                      equ 0002h
RA2PPS_RA2PPS2_POSITION                  equ 0002h
RA2PPS_RA2PPS2_SIZE                      equ 0001h
RA2PPS_RA2PPS2_LENGTH                    equ 0001h
RA2PPS_RA2PPS2_MASK                      equ 0004h
RA2PPS_RA2PPS3_POSN                      equ 0003h
RA2PPS_RA2PPS3_POSITION                  equ 0003h
RA2PPS_RA2PPS3_SIZE                      equ 0001h
RA2PPS_RA2PPS3_LENGTH                    equ 0001h
RA2PPS_RA2PPS3_MASK                      equ 0008h
RA2PPS_RA2PPS4_POSN                      equ 0004h
RA2PPS_RA2PPS4_POSITION                  equ 0004h
RA2PPS_RA2PPS4_SIZE                      equ 0001h
RA2PPS_RA2PPS4_LENGTH                    equ 0001h
RA2PPS_RA2PPS4_MASK                      equ 0010h

// Register: RA4PPS
#define RA4PPS RA4PPS
RA4PPS                                   equ 031Dh
// bitfield definitions
RA4PPS_RA4PPS0_POSN                      equ 0000h
RA4PPS_RA4PPS0_POSITION                  equ 0000h
RA4PPS_RA4PPS0_SIZE                      equ 0001h
RA4PPS_RA4PPS0_LENGTH                    equ 0001h
RA4PPS_RA4PPS0_MASK                      equ 0001h
RA4PPS_RA4PPS1_POSN                      equ 0001h
RA4PPS_RA4PPS1_POSITION                  equ 0001h
RA4PPS_RA4PPS1_SIZE                      equ 0001h
RA4PPS_RA4PPS1_LENGTH                    equ 0001h
RA4PPS_RA4PPS1_MASK                      equ 0002h
RA4PPS_RA4PPS2_POSN                      equ 0002h
RA4PPS_RA4PPS2_POSITION                  equ 0002h
RA4PPS_RA4PPS2_SIZE                      equ 0001h
RA4PPS_RA4PPS2_LENGTH                    equ 0001h
RA4PPS_RA4PPS2_MASK                      equ 0004h
RA4PPS_RA4PPS3_POSN                      equ 0003h
RA4PPS_RA4PPS3_POSITION                  equ 0003h
RA4PPS_RA4PPS3_SIZE                      equ 0001h
RA4PPS_RA4PPS3_LENGTH                    equ 0001h
RA4PPS_RA4PPS3_MASK                      equ 0008h
RA4PPS_RA4PPS4_POSN                      equ 0004h
RA4PPS_RA4PPS4_POSITION                  equ 0004h
RA4PPS_RA4PPS4_SIZE                      equ 0001h
RA4PPS_RA4PPS4_LENGTH                    equ 0001h
RA4PPS_RA4PPS4_MASK                      equ 0010h

// Register: RA5PPS
#define RA5PPS RA5PPS
RA5PPS                                   equ 031Eh
// bitfield definitions
RA5PPS_RA5PPS0_POSN                      equ 0000h
RA5PPS_RA5PPS0_POSITION                  equ 0000h
RA5PPS_RA5PPS0_SIZE                      equ 0001h
RA5PPS_RA5PPS0_LENGTH                    equ 0001h
RA5PPS_RA5PPS0_MASK                      equ 0001h
RA5PPS_RA5PPS1_POSN                      equ 0001h
RA5PPS_RA5PPS1_POSITION                  equ 0001h
RA5PPS_RA5PPS1_SIZE                      equ 0001h
RA5PPS_RA5PPS1_LENGTH                    equ 0001h
RA5PPS_RA5PPS1_MASK                      equ 0002h
RA5PPS_RA5PPS2_POSN                      equ 0002h
RA5PPS_RA5PPS2_POSITION                  equ 0002h
RA5PPS_RA5PPS2_SIZE                      equ 0001h
RA5PPS_RA5PPS2_LENGTH                    equ 0001h
RA5PPS_RA5PPS2_MASK                      equ 0004h
RA5PPS_RA5PPS3_POSN                      equ 0003h
RA5PPS_RA5PPS3_POSITION                  equ 0003h
RA5PPS_RA5PPS3_SIZE                      equ 0001h
RA5PPS_RA5PPS3_LENGTH                    equ 0001h
RA5PPS_RA5PPS3_MASK                      equ 0008h
RA5PPS_RA5PPS4_POSN                      equ 0004h
RA5PPS_RA5PPS4_POSITION                  equ 0004h
RA5PPS_RA5PPS4_SIZE                      equ 0001h
RA5PPS_RA5PPS4_LENGTH                    equ 0001h
RA5PPS_RA5PPS4_MASK                      equ 0010h

// Register: RB5PPS
#define RB5PPS RB5PPS
RB5PPS                                   equ 0326h
// bitfield definitions
RB5PPS_RB5PPS0_POSN                      equ 0000h
RB5PPS_RB5PPS0_POSITION                  equ 0000h
RB5PPS_RB5PPS0_SIZE                      equ 0001h
RB5PPS_RB5PPS0_LENGTH                    equ 0001h
RB5PPS_RB5PPS0_MASK                      equ 0001h
RB5PPS_RB5PPS1_POSN                      equ 0001h
RB5PPS_RB5PPS1_POSITION                  equ 0001h
RB5PPS_RB5PPS1_SIZE                      equ 0001h
RB5PPS_RB5PPS1_LENGTH                    equ 0001h
RB5PPS_RB5PPS1_MASK                      equ 0002h
RB5PPS_RB5PPS2_POSN                      equ 0002h
RB5PPS_RB5PPS2_POSITION                  equ 0002h
RB5PPS_RB5PPS2_SIZE                      equ 0001h
RB5PPS_RB5PPS2_LENGTH                    equ 0001h
RB5PPS_RB5PPS2_MASK                      equ 0004h
RB5PPS_RB5PPS3_POSN                      equ 0003h
RB5PPS_RB5PPS3_POSITION                  equ 0003h
RB5PPS_RB5PPS3_SIZE                      equ 0001h
RB5PPS_RB5PPS3_LENGTH                    equ 0001h
RB5PPS_RB5PPS3_MASK                      equ 0008h
RB5PPS_RB5PPS4_POSN                      equ 0004h
RB5PPS_RB5PPS4_POSITION                  equ 0004h
RB5PPS_RB5PPS4_SIZE                      equ 0001h
RB5PPS_RB5PPS4_LENGTH                    equ 0001h
RB5PPS_RB5PPS4_MASK                      equ 0010h

// Register: RB6PPS
#define RB6PPS RB6PPS
RB6PPS                                   equ 0327h
// bitfield definitions
RB6PPS_RB6PPS0_POSN                      equ 0000h
RB6PPS_RB6PPS0_POSITION                  equ 0000h
RB6PPS_RB6PPS0_SIZE                      equ 0001h
RB6PPS_RB6PPS0_LENGTH                    equ 0001h
RB6PPS_RB6PPS0_MASK                      equ 0001h
RB6PPS_RB6PPS1_POSN                      equ 0001h
RB6PPS_RB6PPS1_POSITION                  equ 0001h
RB6PPS_RB6PPS1_SIZE                      equ 0001h
RB6PPS_RB6PPS1_LENGTH                    equ 0001h
RB6PPS_RB6PPS1_MASK                      equ 0002h
RB6PPS_RB6PPS2_POSN                      equ 0002h
RB6PPS_RB6PPS2_POSITION                  equ 0002h
RB6PPS_RB6PPS2_SIZE                      equ 0001h
RB6PPS_RB6PPS2_LENGTH                    equ 0001h
RB6PPS_RB6PPS2_MASK                      equ 0004h
RB6PPS_RB6PPS3_POSN                      equ 0003h
RB6PPS_RB6PPS3_POSITION                  equ 0003h
RB6PPS_RB6PPS3_SIZE                      equ 0001h
RB6PPS_RB6PPS3_LENGTH                    equ 0001h
RB6PPS_RB6PPS3_MASK                      equ 0008h
RB6PPS_RB6PPS4_POSN                      equ 0004h
RB6PPS_RB6PPS4_POSITION                  equ 0004h
RB6PPS_RB6PPS4_SIZE                      equ 0001h
RB6PPS_RB6PPS4_LENGTH                    equ 0001h
RB6PPS_RB6PPS4_MASK                      equ 0010h

// Register: RB7PPS
#define RB7PPS RB7PPS
RB7PPS                                   equ 0328h
// bitfield definitions
RB7PPS_RB7PPS0_POSN                      equ 0000h
RB7PPS_RB7PPS0_POSITION                  equ 0000h
RB7PPS_RB7PPS0_SIZE                      equ 0001h
RB7PPS_RB7PPS0_LENGTH                    equ 0001h
RB7PPS_RB7PPS0_MASK                      equ 0001h
RB7PPS_RB7PPS1_POSN                      equ 0001h
RB7PPS_RB7PPS1_POSITION                  equ 0001h
RB7PPS_RB7PPS1_SIZE                      equ 0001h
RB7PPS_RB7PPS1_LENGTH                    equ 0001h
RB7PPS_RB7PPS1_MASK                      equ 0002h
RB7PPS_RB7PPS2_POSN                      equ 0002h
RB7PPS_RB7PPS2_POSITION                  equ 0002h
RB7PPS_RB7PPS2_SIZE                      equ 0001h
RB7PPS_RB7PPS2_LENGTH                    equ 0001h
RB7PPS_RB7PPS2_MASK                      equ 0004h
RB7PPS_RB7PPS3_POSN                      equ 0003h
RB7PPS_RB7PPS3_POSITION                  equ 0003h
RB7PPS_RB7PPS3_SIZE                      equ 0001h
RB7PPS_RB7PPS3_LENGTH                    equ 0001h
RB7PPS_RB7PPS3_MASK                      equ 0008h
RB7PPS_RB7PPS4_POSN                      equ 0004h
RB7PPS_RB7PPS4_POSITION                  equ 0004h
RB7PPS_RB7PPS4_SIZE                      equ 0001h
RB7PPS_RB7PPS4_LENGTH                    equ 0001h
RB7PPS_RB7PPS4_MASK                      equ 0010h

// Register: RC0PPS
#define RC0PPS RC0PPS
RC0PPS                                   equ 0329h
// bitfield definitions
RC0PPS_RC0PPS0_POSN                      equ 0000h
RC0PPS_RC0PPS0_POSITION                  equ 0000h
RC0PPS_RC0PPS0_SIZE                      equ 0001h
RC0PPS_RC0PPS0_LENGTH                    equ 0001h
RC0PPS_RC0PPS0_MASK                      equ 0001h
RC0PPS_RC0PPS1_POSN                      equ 0001h
RC0PPS_RC0PPS1_POSITION                  equ 0001h
RC0PPS_RC0PPS1_SIZE                      equ 0001h
RC0PPS_RC0PPS1_LENGTH                    equ 0001h
RC0PPS_RC0PPS1_MASK                      equ 0002h
RC0PPS_RC0PPS2_POSN                      equ 0002h
RC0PPS_RC0PPS2_POSITION                  equ 0002h
RC0PPS_RC0PPS2_SIZE                      equ 0001h
RC0PPS_RC0PPS2_LENGTH                    equ 0001h
RC0PPS_RC0PPS2_MASK                      equ 0004h
RC0PPS_RC0PPS3_POSN                      equ 0003h
RC0PPS_RC0PPS3_POSITION                  equ 0003h
RC0PPS_RC0PPS3_SIZE                      equ 0001h
RC0PPS_RC0PPS3_LENGTH                    equ 0001h
RC0PPS_RC0PPS3_MASK                      equ 0008h
RC0PPS_RC0PPS4_POSN                      equ 0004h
RC0PPS_RC0PPS4_POSITION                  equ 0004h
RC0PPS_RC0PPS4_SIZE                      equ 0001h
RC0PPS_RC0PPS4_LENGTH                    equ 0001h
RC0PPS_RC0PPS4_MASK                      equ 0010h

// Register: RC1PPS
#define RC1PPS RC1PPS
RC1PPS                                   equ 032Ah
// bitfield definitions
RC1PPS_RC1PPS0_POSN                      equ 0000h
RC1PPS_RC1PPS0_POSITION                  equ 0000h
RC1PPS_RC1PPS0_SIZE                      equ 0001h
RC1PPS_RC1PPS0_LENGTH                    equ 0001h
RC1PPS_RC1PPS0_MASK                      equ 0001h
RC1PPS_RC1PPS1_POSN                      equ 0001h
RC1PPS_RC1PPS1_POSITION                  equ 0001h
RC1PPS_RC1PPS1_SIZE                      equ 0001h
RC1PPS_RC1PPS1_LENGTH                    equ 0001h
RC1PPS_RC1PPS1_MASK                      equ 0002h
RC1PPS_RC1PPS2_POSN                      equ 0002h
RC1PPS_RC1PPS2_POSITION                  equ 0002h
RC1PPS_RC1PPS2_SIZE                      equ 0001h
RC1PPS_RC1PPS2_LENGTH                    equ 0001h
RC1PPS_RC1PPS2_MASK                      equ 0004h
RC1PPS_RC1PPS3_POSN                      equ 0003h
RC1PPS_RC1PPS3_POSITION                  equ 0003h
RC1PPS_RC1PPS3_SIZE                      equ 0001h
RC1PPS_RC1PPS3_LENGTH                    equ 0001h
RC1PPS_RC1PPS3_MASK                      equ 0008h
RC1PPS_RC1PPS4_POSN                      equ 0004h
RC1PPS_RC1PPS4_POSITION                  equ 0004h
RC1PPS_RC1PPS4_SIZE                      equ 0001h
RC1PPS_RC1PPS4_LENGTH                    equ 0001h
RC1PPS_RC1PPS4_MASK                      equ 0010h

// Register: RC3PPS
#define RC3PPS RC3PPS
RC3PPS                                   equ 032Ch
// bitfield definitions
RC3PPS_RC3PPS0_POSN                      equ 0000h
RC3PPS_RC3PPS0_POSITION                  equ 0000h
RC3PPS_RC3PPS0_SIZE                      equ 0001h
RC3PPS_RC3PPS0_LENGTH                    equ 0001h
RC3PPS_RC3PPS0_MASK                      equ 0001h
RC3PPS_RC3PPS1_POSN                      equ 0001h
RC3PPS_RC3PPS1_POSITION                  equ 0001h
RC3PPS_RC3PPS1_SIZE                      equ 0001h
RC3PPS_RC3PPS1_LENGTH                    equ 0001h
RC3PPS_RC3PPS1_MASK                      equ 0002h
RC3PPS_RC3PPS2_POSN                      equ 0002h
RC3PPS_RC3PPS2_POSITION                  equ 0002h
RC3PPS_RC3PPS2_SIZE                      equ 0001h
RC3PPS_RC3PPS2_LENGTH                    equ 0001h
RC3PPS_RC3PPS2_MASK                      equ 0004h
RC3PPS_RC3PPS3_POSN                      equ 0003h
RC3PPS_RC3PPS3_POSITION                  equ 0003h
RC3PPS_RC3PPS3_SIZE                      equ 0001h
RC3PPS_RC3PPS3_LENGTH                    equ 0001h
RC3PPS_RC3PPS3_MASK                      equ 0008h
RC3PPS_RC3PPS4_POSN                      equ 0004h
RC3PPS_RC3PPS4_POSITION                  equ 0004h
RC3PPS_RC3PPS4_SIZE                      equ 0001h
RC3PPS_RC3PPS4_LENGTH                    equ 0001h
RC3PPS_RC3PPS4_MASK                      equ 0010h

// Register: RC4PPS
#define RC4PPS RC4PPS
RC4PPS                                   equ 032Dh
// bitfield definitions
RC4PPS_RC4PPS0_POSN                      equ 0000h
RC4PPS_RC4PPS0_POSITION                  equ 0000h
RC4PPS_RC4PPS0_SIZE                      equ 0001h
RC4PPS_RC4PPS0_LENGTH                    equ 0001h
RC4PPS_RC4PPS0_MASK                      equ 0001h
RC4PPS_RC4PPS1_POSN                      equ 0001h
RC4PPS_RC4PPS1_POSITION                  equ 0001h
RC4PPS_RC4PPS1_SIZE                      equ 0001h
RC4PPS_RC4PPS1_LENGTH                    equ 0001h
RC4PPS_RC4PPS1_MASK                      equ 0002h
RC4PPS_RC4PPS2_POSN                      equ 0002h
RC4PPS_RC4PPS2_POSITION                  equ 0002h
RC4PPS_RC4PPS2_SIZE                      equ 0001h
RC4PPS_RC4PPS2_LENGTH                    equ 0001h
RC4PPS_RC4PPS2_MASK                      equ 0004h
RC4PPS_RC4PPS3_POSN                      equ 0003h
RC4PPS_RC4PPS3_POSITION                  equ 0003h
RC4PPS_RC4PPS3_SIZE                      equ 0001h
RC4PPS_RC4PPS3_LENGTH                    equ 0001h
RC4PPS_RC4PPS3_MASK                      equ 0008h
RC4PPS_RC4PPS4_POSN                      equ 0004h
RC4PPS_RC4PPS4_POSITION                  equ 0004h
RC4PPS_RC4PPS4_SIZE                      equ 0001h
RC4PPS_RC4PPS4_LENGTH                    equ 0001h
RC4PPS_RC4PPS4_MASK                      equ 0010h

// Register: RC5PPS
#define RC5PPS RC5PPS
RC5PPS                                   equ 032Eh
// bitfield definitions
RC5PPS_RC5PPS0_POSN                      equ 0000h
RC5PPS_RC5PPS0_POSITION                  equ 0000h
RC5PPS_RC5PPS0_SIZE                      equ 0001h
RC5PPS_RC5PPS0_LENGTH                    equ 0001h
RC5PPS_RC5PPS0_MASK                      equ 0001h
RC5PPS_RC5PPS1_POSN                      equ 0001h
RC5PPS_RC5PPS1_POSITION                  equ 0001h
RC5PPS_RC5PPS1_SIZE                      equ 0001h
RC5PPS_RC5PPS1_LENGTH                    equ 0001h
RC5PPS_RC5PPS1_MASK                      equ 0002h
RC5PPS_RC5PPS2_POSN                      equ 0002h
RC5PPS_RC5PPS2_POSITION                  equ 0002h
RC5PPS_RC5PPS2_SIZE                      equ 0001h
RC5PPS_RC5PPS2_LENGTH                    equ 0001h
RC5PPS_RC5PPS2_MASK                      equ 0004h
RC5PPS_RC5PPS3_POSN                      equ 0003h
RC5PPS_RC5PPS3_POSITION                  equ 0003h
RC5PPS_RC5PPS3_SIZE                      equ 0001h
RC5PPS_RC5PPS3_LENGTH                    equ 0001h
RC5PPS_RC5PPS3_MASK                      equ 0008h
RC5PPS_RC5PPS4_POSN                      equ 0004h
RC5PPS_RC5PPS4_POSITION                  equ 0004h
RC5PPS_RC5PPS4_SIZE                      equ 0001h
RC5PPS_RC5PPS4_LENGTH                    equ 0001h
RC5PPS_RC5PPS4_MASK                      equ 0010h

// Register: RC6PPS
#define RC6PPS RC6PPS
RC6PPS                                   equ 032Fh
// bitfield definitions
RC6PPS_RC6PPS0_POSN                      equ 0000h
RC6PPS_RC6PPS0_POSITION                  equ 0000h
RC6PPS_RC6PPS0_SIZE                      equ 0001h
RC6PPS_RC6PPS0_LENGTH                    equ 0001h
RC6PPS_RC6PPS0_MASK                      equ 0001h
RC6PPS_RC6PPS1_POSN                      equ 0001h
RC6PPS_RC6PPS1_POSITION                  equ 0001h
RC6PPS_RC6PPS1_SIZE                      equ 0001h
RC6PPS_RC6PPS1_LENGTH                    equ 0001h
RC6PPS_RC6PPS1_MASK                      equ 0002h
RC6PPS_RC6PPS2_POSN                      equ 0002h
RC6PPS_RC6PPS2_POSITION                  equ 0002h
RC6PPS_RC6PPS2_SIZE                      equ 0001h
RC6PPS_RC6PPS2_LENGTH                    equ 0001h
RC6PPS_RC6PPS2_MASK                      equ 0004h
RC6PPS_RC6PPS3_POSN                      equ 0003h
RC6PPS_RC6PPS3_POSITION                  equ 0003h
RC6PPS_RC6PPS3_SIZE                      equ 0001h
RC6PPS_RC6PPS3_LENGTH                    equ 0001h
RC6PPS_RC6PPS3_MASK                      equ 0008h
RC6PPS_RC6PPS4_POSN                      equ 0004h
RC6PPS_RC6PPS4_POSITION                  equ 0004h
RC6PPS_RC6PPS4_SIZE                      equ 0001h
RC6PPS_RC6PPS4_LENGTH                    equ 0001h
RC6PPS_RC6PPS4_MASK                      equ 0010h

// Register: RC7PPS
#define RC7PPS RC7PPS
RC7PPS                                   equ 0330h
// bitfield definitions
RC7PPS_RC7PPS0_POSN                      equ 0000h
RC7PPS_RC7PPS0_POSITION                  equ 0000h
RC7PPS_RC7PPS0_SIZE                      equ 0001h
RC7PPS_RC7PPS0_LENGTH                    equ 0001h
RC7PPS_RC7PPS0_MASK                      equ 0001h
RC7PPS_RC7PPS1_POSN                      equ 0001h
RC7PPS_RC7PPS1_POSITION                  equ 0001h
RC7PPS_RC7PPS1_SIZE                      equ 0001h
RC7PPS_RC7PPS1_LENGTH                    equ 0001h
RC7PPS_RC7PPS1_MASK                      equ 0002h
RC7PPS_RC7PPS2_POSN                      equ 0002h
RC7PPS_RC7PPS2_POSITION                  equ 0002h
RC7PPS_RC7PPS2_SIZE                      equ 0001h
RC7PPS_RC7PPS2_LENGTH                    equ 0001h
RC7PPS_RC7PPS2_MASK                      equ 0004h
RC7PPS_RC7PPS3_POSN                      equ 0003h
RC7PPS_RC7PPS3_POSITION                  equ 0003h
RC7PPS_RC7PPS3_SIZE                      equ 0001h
RC7PPS_RC7PPS3_LENGTH                    equ 0001h
RC7PPS_RC7PPS3_MASK                      equ 0008h
RC7PPS_RC7PPS4_POSN                      equ 0004h
RC7PPS_RC7PPS4_POSITION                  equ 0004h
RC7PPS_RC7PPS4_SIZE                      equ 0001h
RC7PPS_RC7PPS4_LENGTH                    equ 0001h
RC7PPS_RC7PPS4_MASK                      equ 0010h

// Register: PPSLOCK
#define PPSLOCK PPSLOCK
PPSLOCK                                  equ 0351h
// bitfield definitions
PPSLOCK_PPSLOCKED_POSN                   equ 0000h
PPSLOCK_PPSLOCKED_POSITION               equ 0000h
PPSLOCK_PPSLOCKED_SIZE                   equ 0001h
PPSLOCK_PPSLOCKED_LENGTH                 equ 0001h
PPSLOCK_PPSLOCKED_MASK                   equ 0001h

// Register: INT0PPS
#define INT0PPS INT0PPS
INT0PPS                                  equ 0352h
// bitfield definitions
INT0PPS_INT0PPS_POSN                     equ 0000h
INT0PPS_INT0PPS_POSITION                 equ 0000h
INT0PPS_INT0PPS_SIZE                     equ 0005h
INT0PPS_INT0PPS_LENGTH                   equ 0005h
INT0PPS_INT0PPS_MASK                     equ 001Fh
INT0PPS_INT0PPS0_POSN                    equ 0000h
INT0PPS_INT0PPS0_POSITION                equ 0000h
INT0PPS_INT0PPS0_SIZE                    equ 0001h
INT0PPS_INT0PPS0_LENGTH                  equ 0001h
INT0PPS_INT0PPS0_MASK                    equ 0001h
INT0PPS_INT0PPS1_POSN                    equ 0001h
INT0PPS_INT0PPS1_POSITION                equ 0001h
INT0PPS_INT0PPS1_SIZE                    equ 0001h
INT0PPS_INT0PPS1_LENGTH                  equ 0001h
INT0PPS_INT0PPS1_MASK                    equ 0002h
INT0PPS_INT0PPS2_POSN                    equ 0002h
INT0PPS_INT0PPS2_POSITION                equ 0002h
INT0PPS_INT0PPS2_SIZE                    equ 0001h
INT0PPS_INT0PPS2_LENGTH                  equ 0001h
INT0PPS_INT0PPS2_MASK                    equ 0004h
INT0PPS_INT0PPS3_POSN                    equ 0003h
INT0PPS_INT0PPS3_POSITION                equ 0003h
INT0PPS_INT0PPS3_SIZE                    equ 0001h
INT0PPS_INT0PPS3_LENGTH                  equ 0001h
INT0PPS_INT0PPS3_MASK                    equ 0008h
INT0PPS_INT0PPS4_POSN                    equ 0004h
INT0PPS_INT0PPS4_POSITION                equ 0004h
INT0PPS_INT0PPS4_SIZE                    equ 0001h
INT0PPS_INT0PPS4_LENGTH                  equ 0001h
INT0PPS_INT0PPS4_MASK                    equ 0010h

// Register: INT1PPS
#define INT1PPS INT1PPS
INT1PPS                                  equ 0353h
// bitfield definitions
INT1PPS_INT1PPS_POSN                     equ 0000h
INT1PPS_INT1PPS_POSITION                 equ 0000h
INT1PPS_INT1PPS_SIZE                     equ 0005h
INT1PPS_INT1PPS_LENGTH                   equ 0005h
INT1PPS_INT1PPS_MASK                     equ 001Fh
INT1PPS_INT1PPS0_POSN                    equ 0000h
INT1PPS_INT1PPS0_POSITION                equ 0000h
INT1PPS_INT1PPS0_SIZE                    equ 0001h
INT1PPS_INT1PPS0_LENGTH                  equ 0001h
INT1PPS_INT1PPS0_MASK                    equ 0001h
INT1PPS_INT1PPS1_POSN                    equ 0001h
INT1PPS_INT1PPS1_POSITION                equ 0001h
INT1PPS_INT1PPS1_SIZE                    equ 0001h
INT1PPS_INT1PPS1_LENGTH                  equ 0001h
INT1PPS_INT1PPS1_MASK                    equ 0002h
INT1PPS_INT1PPS2_POSN                    equ 0002h
INT1PPS_INT1PPS2_POSITION                equ 0002h
INT1PPS_INT1PPS2_SIZE                    equ 0001h
INT1PPS_INT1PPS2_LENGTH                  equ 0001h
INT1PPS_INT1PPS2_MASK                    equ 0004h
INT1PPS_INT1PPS3_POSN                    equ 0003h
INT1PPS_INT1PPS3_POSITION                equ 0003h
INT1PPS_INT1PPS3_SIZE                    equ 0001h
INT1PPS_INT1PPS3_LENGTH                  equ 0001h
INT1PPS_INT1PPS3_MASK                    equ 0008h
INT1PPS_INT1PPS4_POSN                    equ 0004h
INT1PPS_INT1PPS4_POSITION                equ 0004h
INT1PPS_INT1PPS4_SIZE                    equ 0001h
INT1PPS_INT1PPS4_LENGTH                  equ 0001h
INT1PPS_INT1PPS4_MASK                    equ 0010h

// Register: INT2PPS
#define INT2PPS INT2PPS
INT2PPS                                  equ 0354h
// bitfield definitions
INT2PPS_INT2PPS_POSN                     equ 0000h
INT2PPS_INT2PPS_POSITION                 equ 0000h
INT2PPS_INT2PPS_SIZE                     equ 0005h
INT2PPS_INT2PPS_LENGTH                   equ 0005h
INT2PPS_INT2PPS_MASK                     equ 001Fh
INT2PPS_INT2PPS0_POSN                    equ 0000h
INT2PPS_INT2PPS0_POSITION                equ 0000h
INT2PPS_INT2PPS0_SIZE                    equ 0001h
INT2PPS_INT2PPS0_LENGTH                  equ 0001h
INT2PPS_INT2PPS0_MASK                    equ 0001h
INT2PPS_INT2PPS1_POSN                    equ 0001h
INT2PPS_INT2PPS1_POSITION                equ 0001h
INT2PPS_INT2PPS1_SIZE                    equ 0001h
INT2PPS_INT2PPS1_LENGTH                  equ 0001h
INT2PPS_INT2PPS1_MASK                    equ 0002h
INT2PPS_INT2PPS2_POSN                    equ 0002h
INT2PPS_INT2PPS2_POSITION                equ 0002h
INT2PPS_INT2PPS2_SIZE                    equ 0001h
INT2PPS_INT2PPS2_LENGTH                  equ 0001h
INT2PPS_INT2PPS2_MASK                    equ 0004h
INT2PPS_INT2PPS3_POSN                    equ 0003h
INT2PPS_INT2PPS3_POSITION                equ 0003h
INT2PPS_INT2PPS3_SIZE                    equ 0001h
INT2PPS_INT2PPS3_LENGTH                  equ 0001h
INT2PPS_INT2PPS3_MASK                    equ 0008h
INT2PPS_INT2PPS4_POSN                    equ 0004h
INT2PPS_INT2PPS4_POSITION                equ 0004h
INT2PPS_INT2PPS4_SIZE                    equ 0001h
INT2PPS_INT2PPS4_LENGTH                  equ 0001h
INT2PPS_INT2PPS4_MASK                    equ 0010h

// Register: T0CKIPPS
#define T0CKIPPS T0CKIPPS
T0CKIPPS                                 equ 0355h
// bitfield definitions
T0CKIPPS_T0CKIPPS_POSN                   equ 0000h
T0CKIPPS_T0CKIPPS_POSITION               equ 0000h
T0CKIPPS_T0CKIPPS_SIZE                   equ 0005h
T0CKIPPS_T0CKIPPS_LENGTH                 equ 0005h
T0CKIPPS_T0CKIPPS_MASK                   equ 001Fh
T0CKIPPS_T0CKIPPS0_POSN                  equ 0000h
T0CKIPPS_T0CKIPPS0_POSITION              equ 0000h
T0CKIPPS_T0CKIPPS0_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS0_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS0_MASK                  equ 0001h
T0CKIPPS_T0CKIPPS1_POSN                  equ 0001h
T0CKIPPS_T0CKIPPS1_POSITION              equ 0001h
T0CKIPPS_T0CKIPPS1_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS1_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS1_MASK                  equ 0002h
T0CKIPPS_T0CKIPPS2_POSN                  equ 0002h
T0CKIPPS_T0CKIPPS2_POSITION              equ 0002h
T0CKIPPS_T0CKIPPS2_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS2_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS2_MASK                  equ 0004h
T0CKIPPS_T0CKIPPS3_POSN                  equ 0003h
T0CKIPPS_T0CKIPPS3_POSITION              equ 0003h
T0CKIPPS_T0CKIPPS3_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS3_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS3_MASK                  equ 0008h
T0CKIPPS_T0CKIPPS4_POSN                  equ 0004h
T0CKIPPS_T0CKIPPS4_POSITION              equ 0004h
T0CKIPPS_T0CKIPPS4_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS4_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS4_MASK                  equ 0010h

// Register: T1CKIPPS
#define T1CKIPPS T1CKIPPS
T1CKIPPS                                 equ 0356h
// bitfield definitions
T1CKIPPS_T1CKIPPS_POSN                   equ 0000h
T1CKIPPS_T1CKIPPS_POSITION               equ 0000h
T1CKIPPS_T1CKIPPS_SIZE                   equ 0005h
T1CKIPPS_T1CKIPPS_LENGTH                 equ 0005h
T1CKIPPS_T1CKIPPS_MASK                   equ 001Fh
T1CKIPPS_T1CKIPPS0_POSN                  equ 0000h
T1CKIPPS_T1CKIPPS0_POSITION              equ 0000h
T1CKIPPS_T1CKIPPS0_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS0_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS0_MASK                  equ 0001h
T1CKIPPS_T1CKIPPS1_POSN                  equ 0001h
T1CKIPPS_T1CKIPPS1_POSITION              equ 0001h
T1CKIPPS_T1CKIPPS1_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS1_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS1_MASK                  equ 0002h
T1CKIPPS_T1CKIPPS2_POSN                  equ 0002h
T1CKIPPS_T1CKIPPS2_POSITION              equ 0002h
T1CKIPPS_T1CKIPPS2_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS2_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS2_MASK                  equ 0004h
T1CKIPPS_T1CKIPPS3_POSN                  equ 0003h
T1CKIPPS_T1CKIPPS3_POSITION              equ 0003h
T1CKIPPS_T1CKIPPS3_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS3_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS3_MASK                  equ 0008h
T1CKIPPS_T1CKIPPS4_POSN                  equ 0004h
T1CKIPPS_T1CKIPPS4_POSITION              equ 0004h
T1CKIPPS_T1CKIPPS4_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS4_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS4_MASK                  equ 0010h

// Register: T1GPPS
#define T1GPPS T1GPPS
T1GPPS                                   equ 0357h
// bitfield definitions
T1GPPS_T1GPPS_POSN                       equ 0000h
T1GPPS_T1GPPS_POSITION                   equ 0000h
T1GPPS_T1GPPS_SIZE                       equ 0005h
T1GPPS_T1GPPS_LENGTH                     equ 0005h
T1GPPS_T1GPPS_MASK                       equ 001Fh
T1GPPS_T1GPPS0_POSN                      equ 0000h
T1GPPS_T1GPPS0_POSITION                  equ 0000h
T1GPPS_T1GPPS0_SIZE                      equ 0001h
T1GPPS_T1GPPS0_LENGTH                    equ 0001h
T1GPPS_T1GPPS0_MASK                      equ 0001h
T1GPPS_T1GPPS1_POSN                      equ 0001h
T1GPPS_T1GPPS1_POSITION                  equ 0001h
T1GPPS_T1GPPS1_SIZE                      equ 0001h
T1GPPS_T1GPPS1_LENGTH                    equ 0001h
T1GPPS_T1GPPS1_MASK                      equ 0002h
T1GPPS_T1GPPS2_POSN                      equ 0002h
T1GPPS_T1GPPS2_POSITION                  equ 0002h
T1GPPS_T1GPPS2_SIZE                      equ 0001h
T1GPPS_T1GPPS2_LENGTH                    equ 0001h
T1GPPS_T1GPPS2_MASK                      equ 0004h
T1GPPS_T1GPPS3_POSN                      equ 0003h
T1GPPS_T1GPPS3_POSITION                  equ 0003h
T1GPPS_T1GPPS3_SIZE                      equ 0001h
T1GPPS_T1GPPS3_LENGTH                    equ 0001h
T1GPPS_T1GPPS3_MASK                      equ 0008h
T1GPPS_T1GPPS4_POSN                      equ 0004h
T1GPPS_T1GPPS4_POSITION                  equ 0004h
T1GPPS_T1GPPS4_SIZE                      equ 0001h
T1GPPS_T1GPPS4_LENGTH                    equ 0001h
T1GPPS_T1GPPS4_MASK                      equ 0010h

// Register: T2INPPS
#define T2INPPS T2INPPS
T2INPPS                                  equ 0360h
// bitfield definitions
T2INPPS_T2INPPS_POSN                     equ 0000h
T2INPPS_T2INPPS_POSITION                 equ 0000h
T2INPPS_T2INPPS_SIZE                     equ 0005h
T2INPPS_T2INPPS_LENGTH                   equ 0005h
T2INPPS_T2INPPS_MASK                     equ 001Fh
T2INPPS_T2INPPS0_POSN                    equ 0000h
T2INPPS_T2INPPS0_POSITION                equ 0000h
T2INPPS_T2INPPS0_SIZE                    equ 0001h
T2INPPS_T2INPPS0_LENGTH                  equ 0001h
T2INPPS_T2INPPS0_MASK                    equ 0001h
T2INPPS_T2INPPS1_POSN                    equ 0001h
T2INPPS_T2INPPS1_POSITION                equ 0001h
T2INPPS_T2INPPS1_SIZE                    equ 0001h
T2INPPS_T2INPPS1_LENGTH                  equ 0001h
T2INPPS_T2INPPS1_MASK                    equ 0002h
T2INPPS_T2INPPS2_POSN                    equ 0002h
T2INPPS_T2INPPS2_POSITION                equ 0002h
T2INPPS_T2INPPS2_SIZE                    equ 0001h
T2INPPS_T2INPPS2_LENGTH                  equ 0001h
T2INPPS_T2INPPS2_MASK                    equ 0004h
T2INPPS_T2INPPS3_POSN                    equ 0003h
T2INPPS_T2INPPS3_POSITION                equ 0003h
T2INPPS_T2INPPS3_SIZE                    equ 0001h
T2INPPS_T2INPPS3_LENGTH                  equ 0001h
T2INPPS_T2INPPS3_MASK                    equ 0008h
T2INPPS_T2INPPS4_POSN                    equ 0004h
T2INPPS_T2INPPS4_POSITION                equ 0004h
T2INPPS_T2INPPS4_SIZE                    equ 0001h
T2INPPS_T2INPPS4_LENGTH                  equ 0001h
T2INPPS_T2INPPS4_MASK                    equ 0010h

// Register: T4INPPS
#define T4INPPS T4INPPS
T4INPPS                                  equ 0361h
// bitfield definitions
T4INPPS_T4INPPS_POSN                     equ 0000h
T4INPPS_T4INPPS_POSITION                 equ 0000h
T4INPPS_T4INPPS_SIZE                     equ 0005h
T4INPPS_T4INPPS_LENGTH                   equ 0005h
T4INPPS_T4INPPS_MASK                     equ 001Fh
T4INPPS_T4INPPS0_POSN                    equ 0000h
T4INPPS_T4INPPS0_POSITION                equ 0000h
T4INPPS_T4INPPS0_SIZE                    equ 0001h
T4INPPS_T4INPPS0_LENGTH                  equ 0001h
T4INPPS_T4INPPS0_MASK                    equ 0001h
T4INPPS_T4INPPS1_POSN                    equ 0001h
T4INPPS_T4INPPS1_POSITION                equ 0001h
T4INPPS_T4INPPS1_SIZE                    equ 0001h
T4INPPS_T4INPPS1_LENGTH                  equ 0001h
T4INPPS_T4INPPS1_MASK                    equ 0002h
T4INPPS_T4INPPS2_POSN                    equ 0002h
T4INPPS_T4INPPS2_POSITION                equ 0002h
T4INPPS_T4INPPS2_SIZE                    equ 0001h
T4INPPS_T4INPPS2_LENGTH                  equ 0001h
T4INPPS_T4INPPS2_MASK                    equ 0004h
T4INPPS_T4INPPS3_POSN                    equ 0003h
T4INPPS_T4INPPS3_POSITION                equ 0003h
T4INPPS_T4INPPS3_SIZE                    equ 0001h
T4INPPS_T4INPPS3_LENGTH                  equ 0001h
T4INPPS_T4INPPS3_MASK                    equ 0008h
T4INPPS_T4INPPS4_POSN                    equ 0004h
T4INPPS_T4INPPS4_POSITION                equ 0004h
T4INPPS_T4INPPS4_SIZE                    equ 0001h
T4INPPS_T4INPPS4_LENGTH                  equ 0001h
T4INPPS_T4INPPS4_MASK                    equ 0010h

// Register: TUIN0PPS
#define TUIN0PPS TUIN0PPS
TUIN0PPS                                 equ 0365h
// bitfield definitions
TUIN0PPS_TUIN0PPS_POSN                   equ 0000h
TUIN0PPS_TUIN0PPS_POSITION               equ 0000h
TUIN0PPS_TUIN0PPS_SIZE                   equ 0005h
TUIN0PPS_TUIN0PPS_LENGTH                 equ 0005h
TUIN0PPS_TUIN0PPS_MASK                   equ 001Fh
TUIN0PPS_TUIN0PPS0_POSN                  equ 0000h
TUIN0PPS_TUIN0PPS0_POSITION              equ 0000h
TUIN0PPS_TUIN0PPS0_SIZE                  equ 0001h
TUIN0PPS_TUIN0PPS0_LENGTH                equ 0001h
TUIN0PPS_TUIN0PPS0_MASK                  equ 0001h
TUIN0PPS_TUIN0PPS1_POSN                  equ 0001h
TUIN0PPS_TUIN0PPS1_POSITION              equ 0001h
TUIN0PPS_TUIN0PPS1_SIZE                  equ 0001h
TUIN0PPS_TUIN0PPS1_LENGTH                equ 0001h
TUIN0PPS_TUIN0PPS1_MASK                  equ 0002h
TUIN0PPS_TUIN0PPS2_POSN                  equ 0002h
TUIN0PPS_TUIN0PPS2_POSITION              equ 0002h
TUIN0PPS_TUIN0PPS2_SIZE                  equ 0001h
TUIN0PPS_TUIN0PPS2_LENGTH                equ 0001h
TUIN0PPS_TUIN0PPS2_MASK                  equ 0004h
TUIN0PPS_TUIN0PPS3_POSN                  equ 0003h
TUIN0PPS_TUIN0PPS3_POSITION              equ 0003h
TUIN0PPS_TUIN0PPS3_SIZE                  equ 0001h
TUIN0PPS_TUIN0PPS3_LENGTH                equ 0001h
TUIN0PPS_TUIN0PPS3_MASK                  equ 0008h
TUIN0PPS_TUIN0PPS4_POSN                  equ 0004h
TUIN0PPS_TUIN0PPS4_POSITION              equ 0004h
TUIN0PPS_TUIN0PPS4_SIZE                  equ 0001h
TUIN0PPS_TUIN0PPS4_LENGTH                equ 0001h
TUIN0PPS_TUIN0PPS4_MASK                  equ 0010h

// Register: TUIN1PPS
#define TUIN1PPS TUIN1PPS
TUIN1PPS                                 equ 0366h
// bitfield definitions
TUIN1PPS_TUIN1PPS_POSN                   equ 0000h
TUIN1PPS_TUIN1PPS_POSITION               equ 0000h
TUIN1PPS_TUIN1PPS_SIZE                   equ 0005h
TUIN1PPS_TUIN1PPS_LENGTH                 equ 0005h
TUIN1PPS_TUIN1PPS_MASK                   equ 001Fh
TUIN1PPS_TUIN1PPS0_POSN                  equ 0000h
TUIN1PPS_TUIN1PPS0_POSITION              equ 0000h
TUIN1PPS_TUIN1PPS0_SIZE                  equ 0001h
TUIN1PPS_TUIN1PPS0_LENGTH                equ 0001h
TUIN1PPS_TUIN1PPS0_MASK                  equ 0001h
TUIN1PPS_TUIN1PPS1_POSN                  equ 0001h
TUIN1PPS_TUIN1PPS1_POSITION              equ 0001h
TUIN1PPS_TUIN1PPS1_SIZE                  equ 0001h
TUIN1PPS_TUIN1PPS1_LENGTH                equ 0001h
TUIN1PPS_TUIN1PPS1_MASK                  equ 0002h
TUIN1PPS_TUIN1PPS2_POSN                  equ 0002h
TUIN1PPS_TUIN1PPS2_POSITION              equ 0002h
TUIN1PPS_TUIN1PPS2_SIZE                  equ 0001h
TUIN1PPS_TUIN1PPS2_LENGTH                equ 0001h
TUIN1PPS_TUIN1PPS2_MASK                  equ 0004h
TUIN1PPS_TUIN1PPS3_POSN                  equ 0003h
TUIN1PPS_TUIN1PPS3_POSITION              equ 0003h
TUIN1PPS_TUIN1PPS3_SIZE                  equ 0001h
TUIN1PPS_TUIN1PPS3_LENGTH                equ 0001h
TUIN1PPS_TUIN1PPS3_MASK                  equ 0008h
TUIN1PPS_TUIN1PPS4_POSN                  equ 0004h
TUIN1PPS_TUIN1PPS4_POSITION              equ 0004h
TUIN1PPS_TUIN1PPS4_SIZE                  equ 0001h
TUIN1PPS_TUIN1PPS4_LENGTH                equ 0001h
TUIN1PPS_TUIN1PPS4_MASK                  equ 0010h

// Register: CCP1PPS
#define CCP1PPS CCP1PPS
CCP1PPS                                  equ 0369h
// bitfield definitions
CCP1PPS_CCP1PPS_POSN                     equ 0000h
CCP1PPS_CCP1PPS_POSITION                 equ 0000h
CCP1PPS_CCP1PPS_SIZE                     equ 0005h
CCP1PPS_CCP1PPS_LENGTH                   equ 0005h
CCP1PPS_CCP1PPS_MASK                     equ 001Fh
CCP1PPS_CCP1PPS0_POSN                    equ 0000h
CCP1PPS_CCP1PPS0_POSITION                equ 0000h
CCP1PPS_CCP1PPS0_SIZE                    equ 0001h
CCP1PPS_CCP1PPS0_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS0_MASK                    equ 0001h
CCP1PPS_CCP1PPS1_POSN                    equ 0001h
CCP1PPS_CCP1PPS1_POSITION                equ 0001h
CCP1PPS_CCP1PPS1_SIZE                    equ 0001h
CCP1PPS_CCP1PPS1_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS1_MASK                    equ 0002h
CCP1PPS_CCP1PPS2_POSN                    equ 0002h
CCP1PPS_CCP1PPS2_POSITION                equ 0002h
CCP1PPS_CCP1PPS2_SIZE                    equ 0001h
CCP1PPS_CCP1PPS2_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS2_MASK                    equ 0004h
CCP1PPS_CCP1PPS3_POSN                    equ 0003h
CCP1PPS_CCP1PPS3_POSITION                equ 0003h
CCP1PPS_CCP1PPS3_SIZE                    equ 0001h
CCP1PPS_CCP1PPS3_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS3_MASK                    equ 0008h
CCP1PPS_CCP1PPS4_POSN                    equ 0004h
CCP1PPS_CCP1PPS4_POSITION                equ 0004h
CCP1PPS_CCP1PPS4_SIZE                    equ 0001h
CCP1PPS_CCP1PPS4_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS4_MASK                    equ 0010h

// Register: CCP2PPS
#define CCP2PPS CCP2PPS
CCP2PPS                                  equ 036Ah
// bitfield definitions
CCP2PPS_CCP2PPS_POSN                     equ 0000h
CCP2PPS_CCP2PPS_POSITION                 equ 0000h
CCP2PPS_CCP2PPS_SIZE                     equ 0005h
CCP2PPS_CCP2PPS_LENGTH                   equ 0005h
CCP2PPS_CCP2PPS_MASK                     equ 001Fh
CCP2PPS_CCP2PPS0_POSN                    equ 0000h
CCP2PPS_CCP2PPS0_POSITION                equ 0000h
CCP2PPS_CCP2PPS0_SIZE                    equ 0001h
CCP2PPS_CCP2PPS0_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS0_MASK                    equ 0001h
CCP2PPS_CCP2PPS1_POSN                    equ 0001h
CCP2PPS_CCP2PPS1_POSITION                equ 0001h
CCP2PPS_CCP2PPS1_SIZE                    equ 0001h
CCP2PPS_CCP2PPS1_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS1_MASK                    equ 0002h
CCP2PPS_CCP2PPS2_POSN                    equ 0002h
CCP2PPS_CCP2PPS2_POSITION                equ 0002h
CCP2PPS_CCP2PPS2_SIZE                    equ 0001h
CCP2PPS_CCP2PPS2_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS2_MASK                    equ 0004h
CCP2PPS_CCP2PPS3_POSN                    equ 0003h
CCP2PPS_CCP2PPS3_POSITION                equ 0003h
CCP2PPS_CCP2PPS3_SIZE                    equ 0001h
CCP2PPS_CCP2PPS3_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS3_MASK                    equ 0008h
CCP2PPS_CCP2PPS4_POSN                    equ 0004h
CCP2PPS_CCP2PPS4_POSITION                equ 0004h
CCP2PPS_CCP2PPS4_SIZE                    equ 0001h
CCP2PPS_CCP2PPS4_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS4_MASK                    equ 0010h

// Register: STATUS_CSHAD
#define STATUS_CSHAD STATUS_CSHAD
STATUS_CSHAD                             equ 0373h
// bitfield definitions
STATUS_CSHAD_NOT_PD_POSN                 equ 0005h
STATUS_CSHAD_NOT_PD_POSITION             equ 0005h
STATUS_CSHAD_NOT_PD_SIZE                 equ 0001h
STATUS_CSHAD_NOT_PD_LENGTH               equ 0001h
STATUS_CSHAD_NOT_PD_MASK                 equ 0020h
STATUS_CSHAD_NOT_TO_POSN                 equ 0006h
STATUS_CSHAD_NOT_TO_POSITION             equ 0006h
STATUS_CSHAD_NOT_TO_SIZE                 equ 0001h
STATUS_CSHAD_NOT_TO_LENGTH               equ 0001h
STATUS_CSHAD_NOT_TO_MASK                 equ 0040h
STATUS_CSHAD_C_POSN                      equ 0000h
STATUS_CSHAD_C_POSITION                  equ 0000h
STATUS_CSHAD_C_SIZE                      equ 0001h
STATUS_CSHAD_C_LENGTH                    equ 0001h
STATUS_CSHAD_C_MASK                      equ 0001h
STATUS_CSHAD_DC_POSN                     equ 0001h
STATUS_CSHAD_DC_POSITION                 equ 0001h
STATUS_CSHAD_DC_SIZE                     equ 0001h
STATUS_CSHAD_DC_LENGTH                   equ 0001h
STATUS_CSHAD_DC_MASK                     equ 0002h
STATUS_CSHAD_Z_POSN                      equ 0002h
STATUS_CSHAD_Z_POSITION                  equ 0002h
STATUS_CSHAD_Z_SIZE                      equ 0001h
STATUS_CSHAD_Z_LENGTH                    equ 0001h
STATUS_CSHAD_Z_MASK                      equ 0004h
STATUS_CSHAD_OV_POSN                     equ 0003h
STATUS_CSHAD_OV_POSITION                 equ 0003h
STATUS_CSHAD_OV_SIZE                     equ 0001h
STATUS_CSHAD_OV_LENGTH                   equ 0001h
STATUS_CSHAD_OV_MASK                     equ 0008h
STATUS_CSHAD_N_POSN                      equ 0004h
STATUS_CSHAD_N_POSITION                  equ 0004h
STATUS_CSHAD_N_SIZE                      equ 0001h
STATUS_CSHAD_N_LENGTH                    equ 0001h
STATUS_CSHAD_N_MASK                      equ 0010h
STATUS_CSHAD_nPD_POSN                    equ 0005h
STATUS_CSHAD_nPD_POSITION                equ 0005h
STATUS_CSHAD_nPD_SIZE                    equ 0001h
STATUS_CSHAD_nPD_LENGTH                  equ 0001h
STATUS_CSHAD_nPD_MASK                    equ 0020h
STATUS_CSHAD_nTO_POSN                    equ 0006h
STATUS_CSHAD_nTO_POSITION                equ 0006h
STATUS_CSHAD_nTO_SIZE                    equ 0001h
STATUS_CSHAD_nTO_LENGTH                  equ 0001h
STATUS_CSHAD_nTO_MASK                    equ 0040h
STATUS_CSHAD_PD_POSN                     equ 0005h
STATUS_CSHAD_PD_POSITION                 equ 0005h
STATUS_CSHAD_PD_SIZE                     equ 0001h
STATUS_CSHAD_PD_LENGTH                   equ 0001h
STATUS_CSHAD_PD_MASK                     equ 0020h
STATUS_CSHAD_TO_POSN                     equ 0006h
STATUS_CSHAD_TO_POSITION                 equ 0006h
STATUS_CSHAD_TO_SIZE                     equ 0001h
STATUS_CSHAD_TO_LENGTH                   equ 0001h
STATUS_CSHAD_TO_MASK                     equ 0040h

// Register: WREG_CSHAD
#define WREG_CSHAD WREG_CSHAD
WREG_CSHAD                               equ 0374h
// bitfield definitions
WREG_CSHAD_WREG_POSN                     equ 0000h
WREG_CSHAD_WREG_POSITION                 equ 0000h
WREG_CSHAD_WREG_SIZE                     equ 0008h
WREG_CSHAD_WREG_LENGTH                   equ 0008h
WREG_CSHAD_WREG_MASK                     equ 00FFh

// Register: BSR_CSHAD
#define BSR_CSHAD BSR_CSHAD
BSR_CSHAD                                equ 0375h

// Register: SHADCON
#define SHADCON SHADCON
SHADCON                                  equ 0376h
// bitfield definitions
SHADCON_SHADLO_POSN                      equ 0000h
SHADCON_SHADLO_POSITION                  equ 0000h
SHADCON_SHADLO_SIZE                      equ 0001h
SHADCON_SHADLO_LENGTH                    equ 0001h
SHADCON_SHADLO_MASK                      equ 0001h

// Register: STATUS_SHAD
#define STATUS_SHAD STATUS_SHAD
STATUS_SHAD                              equ 0377h
// bitfield definitions
STATUS_SHAD_NOT_PD_POSN                  equ 0005h
STATUS_SHAD_NOT_PD_POSITION              equ 0005h
STATUS_SHAD_NOT_PD_SIZE                  equ 0001h
STATUS_SHAD_NOT_PD_LENGTH                equ 0001h
STATUS_SHAD_NOT_PD_MASK                  equ 0020h
STATUS_SHAD_NOT_TO_POSN                  equ 0006h
STATUS_SHAD_NOT_TO_POSITION              equ 0006h
STATUS_SHAD_NOT_TO_SIZE                  equ 0001h
STATUS_SHAD_NOT_TO_LENGTH                equ 0001h
STATUS_SHAD_NOT_TO_MASK                  equ 0040h
STATUS_SHAD_C_POSN                       equ 0000h
STATUS_SHAD_C_POSITION                   equ 0000h
STATUS_SHAD_C_SIZE                       equ 0001h
STATUS_SHAD_C_LENGTH                     equ 0001h
STATUS_SHAD_C_MASK                       equ 0001h
STATUS_SHAD_DC_POSN                      equ 0001h
STATUS_SHAD_DC_POSITION                  equ 0001h
STATUS_SHAD_DC_SIZE                      equ 0001h
STATUS_SHAD_DC_LENGTH                    equ 0001h
STATUS_SHAD_DC_MASK                      equ 0002h
STATUS_SHAD_Z_POSN                       equ 0002h
STATUS_SHAD_Z_POSITION                   equ 0002h
STATUS_SHAD_Z_SIZE                       equ 0001h
STATUS_SHAD_Z_LENGTH                     equ 0001h
STATUS_SHAD_Z_MASK                       equ 0004h
STATUS_SHAD_OV_POSN                      equ 0003h
STATUS_SHAD_OV_POSITION                  equ 0003h
STATUS_SHAD_OV_SIZE                      equ 0001h
STATUS_SHAD_OV_LENGTH                    equ 0001h
STATUS_SHAD_OV_MASK                      equ 0008h
STATUS_SHAD_N_POSN                       equ 0004h
STATUS_SHAD_N_POSITION                   equ 0004h
STATUS_SHAD_N_SIZE                       equ 0001h
STATUS_SHAD_N_LENGTH                     equ 0001h
STATUS_SHAD_N_MASK                       equ 0010h
STATUS_SHAD_nPD_POSN                     equ 0005h
STATUS_SHAD_nPD_POSITION                 equ 0005h
STATUS_SHAD_nPD_SIZE                     equ 0001h
STATUS_SHAD_nPD_LENGTH                   equ 0001h
STATUS_SHAD_nPD_MASK                     equ 0020h
STATUS_SHAD_nTO_POSN                     equ 0006h
STATUS_SHAD_nTO_POSITION                 equ 0006h
STATUS_SHAD_nTO_SIZE                     equ 0001h
STATUS_SHAD_nTO_LENGTH                   equ 0001h
STATUS_SHAD_nTO_MASK                     equ 0040h
STATUS_SHAD_PD_POSN                      equ 0005h
STATUS_SHAD_PD_POSITION                  equ 0005h
STATUS_SHAD_PD_SIZE                      equ 0001h
STATUS_SHAD_PD_LENGTH                    equ 0001h
STATUS_SHAD_PD_MASK                      equ 0020h
STATUS_SHAD_TO_POSN                      equ 0006h
STATUS_SHAD_TO_POSITION                  equ 0006h
STATUS_SHAD_TO_SIZE                      equ 0001h
STATUS_SHAD_TO_LENGTH                    equ 0001h
STATUS_SHAD_TO_MASK                      equ 0040h

// Register: WREG_SHAD
#define WREG_SHAD WREG_SHAD
WREG_SHAD                                equ 0378h
// bitfield definitions
WREG_SHAD_WREG_POSN                      equ 0000h
WREG_SHAD_WREG_POSITION                  equ 0000h
WREG_SHAD_WREG_SIZE                      equ 0008h
WREG_SHAD_WREG_LENGTH                    equ 0008h
WREG_SHAD_WREG_MASK                      equ 00FFh

// Register: BSR_SHAD
#define BSR_SHAD BSR_SHAD
BSR_SHAD                                 equ 0379h

// Register: PCLAT_SHAD
#define PCLAT_SHAD PCLAT_SHAD
PCLAT_SHAD                               equ 037Ah

// Register: PCLATH_SHAD
#define PCLATH_SHAD PCLATH_SHAD
PCLATH_SHAD                              equ 037Ah
// bitfield definitions
PCLATH_SHAD_PCH_POSN                     equ 0000h
PCLATH_SHAD_PCH_POSITION                 equ 0000h
PCLATH_SHAD_PCH_SIZE                     equ 0008h
PCLATH_SHAD_PCH_LENGTH                   equ 0008h
PCLATH_SHAD_PCH_MASK                     equ 00FFh

// Register: PCLATU_SHAD
#define PCLATU_SHAD PCLATU_SHAD
PCLATU_SHAD                              equ 037Bh
// bitfield definitions
PCLATU_SHAD_PCU_POSN                     equ 0000h
PCLATU_SHAD_PCU_POSITION                 equ 0000h
PCLATU_SHAD_PCU_SIZE                     equ 0005h
PCLATU_SHAD_PCU_LENGTH                   equ 0005h
PCLATU_SHAD_PCU_MASK                     equ 001Fh

// Register: FSR0_SHAD
#define FSR0_SHAD FSR0_SHAD
FSR0_SHAD                                equ 037Ch

// Register: FSR0L_SHAD
#define FSR0L_SHAD FSR0L_SHAD
FSR0L_SHAD                               equ 037Ch
// bitfield definitions
FSR0L_SHAD_FSR0L_POSN                    equ 0000h
FSR0L_SHAD_FSR0L_POSITION                equ 0000h
FSR0L_SHAD_FSR0L_SIZE                    equ 0008h
FSR0L_SHAD_FSR0L_LENGTH                  equ 0008h
FSR0L_SHAD_FSR0L_MASK                    equ 00FFh

// Register: FSR0H_SHAD
#define FSR0H_SHAD FSR0H_SHAD
FSR0H_SHAD                               equ 037Dh
// bitfield definitions
FSR0H_SHAD_FSR0H_POSN                    equ 0000h
FSR0H_SHAD_FSR0H_POSITION                equ 0000h
FSR0H_SHAD_FSR0H_SIZE                    equ 0006h
FSR0H_SHAD_FSR0H_LENGTH                  equ 0006h
FSR0H_SHAD_FSR0H_MASK                    equ 003Fh

// Register: FSR1_SHAD
#define FSR1_SHAD FSR1_SHAD
FSR1_SHAD                                equ 037Eh

// Register: FSR1L_SHAD
#define FSR1L_SHAD FSR1L_SHAD
FSR1L_SHAD                               equ 037Eh
// bitfield definitions
FSR1L_SHAD_FSR1L_POSN                    equ 0000h
FSR1L_SHAD_FSR1L_POSITION                equ 0000h
FSR1L_SHAD_FSR1L_SIZE                    equ 0008h
FSR1L_SHAD_FSR1L_LENGTH                  equ 0008h
FSR1L_SHAD_FSR1L_MASK                    equ 00FFh

// Register: FSR1H_SHAD
#define FSR1H_SHAD FSR1H_SHAD
FSR1H_SHAD                               equ 037Fh
// bitfield definitions
FSR1H_SHAD_FSR1H_POSN                    equ 0000h
FSR1H_SHAD_FSR1H_POSITION                equ 0000h
FSR1H_SHAD_FSR1H_SIZE                    equ 0006h
FSR1H_SHAD_FSR1H_LENGTH                  equ 0006h
FSR1H_SHAD_FSR1H_MASK                    equ 003Fh

// Register: FSR2_SHAD
#define FSR2_SHAD FSR2_SHAD
FSR2_SHAD                                equ 0380h

// Register: FSR2L_SHAD
#define FSR2L_SHAD FSR2L_SHAD
FSR2L_SHAD                               equ 0380h
// bitfield definitions
FSR2L_SHAD_FSR2L_POSN                    equ 0000h
FSR2L_SHAD_FSR2L_POSITION                equ 0000h
FSR2L_SHAD_FSR2L_SIZE                    equ 0008h
FSR2L_SHAD_FSR2L_LENGTH                  equ 0008h
FSR2L_SHAD_FSR2L_MASK                    equ 00FFh

// Register: FSR2H_SHAD
#define FSR2H_SHAD FSR2H_SHAD
FSR2H_SHAD                               equ 0381h
// bitfield definitions
FSR2H_SHAD_FSR2H_POSN                    equ 0000h
FSR2H_SHAD_FSR2H_POSITION                equ 0000h
FSR2H_SHAD_FSR2H_SIZE                    equ 0006h
FSR2H_SHAD_FSR2H_LENGTH                  equ 0006h
FSR2H_SHAD_FSR2H_MASK                    equ 003Fh

// Register: PROD_SHAD
#define PROD_SHAD PROD_SHAD
PROD_SHAD                                equ 0382h

// Register: PRODL_SHAD
#define PRODL_SHAD PRODL_SHAD
PRODL_SHAD                               equ 0382h
// bitfield definitions
PRODL_SHAD_PRODL_POSN                    equ 0000h
PRODL_SHAD_PRODL_POSITION                equ 0000h
PRODL_SHAD_PRODL_SIZE                    equ 0008h
PRODL_SHAD_PRODL_LENGTH                  equ 0008h
PRODL_SHAD_PRODL_MASK                    equ 00FFh

// Register: PRODH_SHAD
#define PRODH_SHAD PRODH_SHAD
PRODH_SHAD                               equ 0383h
// bitfield definitions
PRODH_SHAD_PRODH_POSN                    equ 0000h
PRODH_SHAD_PRODH_POSITION                equ 0000h
PRODH_SHAD_PRODH_SIZE                    equ 0008h
PRODH_SHAD_PRODH_LENGTH                  equ 0008h
PRODH_SHAD_PRODH_MASK                    equ 00FFh

// Register: PWMIN0PPS
#define PWMIN0PPS PWMIN0PPS
PWMIN0PPS                                equ 0384h
// bitfield definitions
PWMIN0PPS_PWMIN0PPS_POSN                 equ 0000h
PWMIN0PPS_PWMIN0PPS_POSITION             equ 0000h
PWMIN0PPS_PWMIN0PPS_SIZE                 equ 0005h
PWMIN0PPS_PWMIN0PPS_LENGTH               equ 0005h
PWMIN0PPS_PWMIN0PPS_MASK                 equ 001Fh
PWMIN0PPS_PWMIN0PPS0_POSN                equ 0000h
PWMIN0PPS_PWMIN0PPS0_POSITION            equ 0000h
PWMIN0PPS_PWMIN0PPS0_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS0_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS0_MASK                equ 0001h
PWMIN0PPS_PWMIN0PPS1_POSN                equ 0001h
PWMIN0PPS_PWMIN0PPS1_POSITION            equ 0001h
PWMIN0PPS_PWMIN0PPS1_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS1_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS1_MASK                equ 0002h
PWMIN0PPS_PWMIN0PPS2_POSN                equ 0002h
PWMIN0PPS_PWMIN0PPS2_POSITION            equ 0002h
PWMIN0PPS_PWMIN0PPS2_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS2_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS2_MASK                equ 0004h
PWMIN0PPS_PWMIN0PPS3_POSN                equ 0003h
PWMIN0PPS_PWMIN0PPS3_POSITION            equ 0003h
PWMIN0PPS_PWMIN0PPS3_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS3_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS3_MASK                equ 0008h
PWMIN0PPS_PWMIN0PPS4_POSN                equ 0004h
PWMIN0PPS_PWMIN0PPS4_POSITION            equ 0004h
PWMIN0PPS_PWMIN0PPS4_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS4_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS4_MASK                equ 0010h

// Register: PWMIN1PPS
#define PWMIN1PPS PWMIN1PPS
PWMIN1PPS                                equ 0385h
// bitfield definitions
PWMIN1PPS_PWMIN1PPS_POSN                 equ 0000h
PWMIN1PPS_PWMIN1PPS_POSITION             equ 0000h
PWMIN1PPS_PWMIN1PPS_SIZE                 equ 0005h
PWMIN1PPS_PWMIN1PPS_LENGTH               equ 0005h
PWMIN1PPS_PWMIN1PPS_MASK                 equ 001Fh
PWMIN1PPS_PWMIN1PPS0_POSN                equ 0000h
PWMIN1PPS_PWMIN1PPS0_POSITION            equ 0000h
PWMIN1PPS_PWMIN1PPS0_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS0_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS0_MASK                equ 0001h
PWMIN1PPS_PWMIN1PPS1_POSN                equ 0001h
PWMIN1PPS_PWMIN1PPS1_POSITION            equ 0001h
PWMIN1PPS_PWMIN1PPS1_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS1_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS1_MASK                equ 0002h
PWMIN1PPS_PWMIN1PPS2_POSN                equ 0002h
PWMIN1PPS_PWMIN1PPS2_POSITION            equ 0002h
PWMIN1PPS_PWMIN1PPS2_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS2_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS2_MASK                equ 0004h
PWMIN1PPS_PWMIN1PPS3_POSN                equ 0003h
PWMIN1PPS_PWMIN1PPS3_POSITION            equ 0003h
PWMIN1PPS_PWMIN1PPS3_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS3_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS3_MASK                equ 0008h
PWMIN1PPS_PWMIN1PPS4_POSN                equ 0004h
PWMIN1PPS_PWMIN1PPS4_POSITION            equ 0004h
PWMIN1PPS_PWMIN1PPS4_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS4_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS4_MASK                equ 0010h

// Register: PWM1ERSPPS
#define PWM1ERSPPS PWM1ERSPPS
PWM1ERSPPS                               equ 0386h
// bitfield definitions
PWM1ERSPPS_PWM1ERSPPS_POSN               equ 0000h
PWM1ERSPPS_PWM1ERSPPS_POSITION           equ 0000h
PWM1ERSPPS_PWM1ERSPPS_SIZE               equ 0005h
PWM1ERSPPS_PWM1ERSPPS_LENGTH             equ 0005h
PWM1ERSPPS_PWM1ERSPPS_MASK               equ 001Fh
PWM1ERSPPS_PWM1ERSPPS0_POSN              equ 0000h
PWM1ERSPPS_PWM1ERSPPS0_POSITION          equ 0000h
PWM1ERSPPS_PWM1ERSPPS0_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS0_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS0_MASK              equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_POSN              equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_POSITION          equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_MASK              equ 0002h
PWM1ERSPPS_PWM1ERSPPS2_POSN              equ 0002h
PWM1ERSPPS_PWM1ERSPPS2_POSITION          equ 0002h
PWM1ERSPPS_PWM1ERSPPS2_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS2_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS2_MASK              equ 0004h
PWM1ERSPPS_PWM1ERSPPS3_POSN              equ 0003h
PWM1ERSPPS_PWM1ERSPPS3_POSITION          equ 0003h
PWM1ERSPPS_PWM1ERSPPS3_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS3_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS3_MASK              equ 0008h
PWM1ERSPPS_PWM1ERSPPS4_POSN              equ 0004h
PWM1ERSPPS_PWM1ERSPPS4_POSITION          equ 0004h
PWM1ERSPPS_PWM1ERSPPS4_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS4_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS4_MASK              equ 0010h

// Register: PWM2ERSPPS
#define PWM2ERSPPS PWM2ERSPPS
PWM2ERSPPS                               equ 0387h
// bitfield definitions
PWM2ERSPPS_PWM2ERSPPS_POSN               equ 0000h
PWM2ERSPPS_PWM2ERSPPS_POSITION           equ 0000h
PWM2ERSPPS_PWM2ERSPPS_SIZE               equ 0005h
PWM2ERSPPS_PWM2ERSPPS_LENGTH             equ 0005h
PWM2ERSPPS_PWM2ERSPPS_MASK               equ 001Fh
PWM2ERSPPS_PWM2ERSPPS0_POSN              equ 0000h
PWM2ERSPPS_PWM2ERSPPS0_POSITION          equ 0000h
PWM2ERSPPS_PWM2ERSPPS0_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS0_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS0_MASK              equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_POSN              equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_POSITION          equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_MASK              equ 0002h
PWM2ERSPPS_PWM2ERSPPS2_POSN              equ 0002h
PWM2ERSPPS_PWM2ERSPPS2_POSITION          equ 0002h
PWM2ERSPPS_PWM2ERSPPS2_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS2_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS2_MASK              equ 0004h
PWM2ERSPPS_PWM2ERSPPS3_POSN              equ 0003h
PWM2ERSPPS_PWM2ERSPPS3_POSITION          equ 0003h
PWM2ERSPPS_PWM2ERSPPS3_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS3_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS3_MASK              equ 0008h
PWM2ERSPPS_PWM2ERSPPS4_POSN              equ 0004h
PWM2ERSPPS_PWM2ERSPPS4_POSITION          equ 0004h
PWM2ERSPPS_PWM2ERSPPS4_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS4_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS4_MASK              equ 0010h

// Register: CWG1PPS
#define CWG1PPS CWG1PPS
CWG1PPS                                  equ 0399h
// bitfield definitions
CWG1PPS_CWG1INPPS_POSN                   equ 0000h
CWG1PPS_CWG1INPPS_POSITION               equ 0000h
CWG1PPS_CWG1INPPS_SIZE                   equ 0005h
CWG1PPS_CWG1INPPS_LENGTH                 equ 0005h
CWG1PPS_CWG1INPPS_MASK                   equ 001Fh
CWG1PPS_CWGINPPS0_POSN                   equ 0000h
CWG1PPS_CWGINPPS0_POSITION               equ 0000h
CWG1PPS_CWGINPPS0_SIZE                   equ 0001h
CWG1PPS_CWGINPPS0_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS0_MASK                   equ 0001h
CWG1PPS_CWGINPPS1_POSN                   equ 0001h
CWG1PPS_CWGINPPS1_POSITION               equ 0001h
CWG1PPS_CWGINPPS1_SIZE                   equ 0001h
CWG1PPS_CWGINPPS1_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS1_MASK                   equ 0002h
CWG1PPS_CWGINPPS2_POSN                   equ 0002h
CWG1PPS_CWGINPPS2_POSITION               equ 0002h
CWG1PPS_CWGINPPS2_SIZE                   equ 0001h
CWG1PPS_CWGINPPS2_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS2_MASK                   equ 0004h
CWG1PPS_CWGINPPS3_POSN                   equ 0003h
CWG1PPS_CWGINPPS3_POSITION               equ 0003h
CWG1PPS_CWGINPPS3_SIZE                   equ 0001h
CWG1PPS_CWGINPPS3_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS3_MASK                   equ 0008h
CWG1PPS_CWGINPPS4_POSN                   equ 0004h
CWG1PPS_CWGINPPS4_POSITION               equ 0004h
CWG1PPS_CWGINPPS4_SIZE                   equ 0001h
CWG1PPS_CWGINPPS4_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS4_MASK                   equ 0010h
CWG1PPS_CWG1INPPS0_POSN                  equ 0000h
CWG1PPS_CWG1INPPS0_POSITION              equ 0000h
CWG1PPS_CWG1INPPS0_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS0_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS0_MASK                  equ 0001h
CWG1PPS_CWG1INPPS1_POSN                  equ 0001h
CWG1PPS_CWG1INPPS1_POSITION              equ 0001h
CWG1PPS_CWG1INPPS1_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS1_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS1_MASK                  equ 0002h
CWG1PPS_CWG1INPPS2_POSN                  equ 0002h
CWG1PPS_CWG1INPPS2_POSITION              equ 0002h
CWG1PPS_CWG1INPPS2_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS2_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS2_MASK                  equ 0004h
CWG1PPS_CWG1INPPS3_POSN                  equ 0003h
CWG1PPS_CWG1INPPS3_POSITION              equ 0003h
CWG1PPS_CWG1INPPS3_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS3_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS3_MASK                  equ 0008h
CWG1PPS_CWG1INPPS4_POSN                  equ 0004h
CWG1PPS_CWG1INPPS4_POSITION              equ 0004h
CWG1PPS_CWG1INPPS4_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS4_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS4_MASK                  equ 0010h
CWG1PPS_CWGINPPS_POSN                    equ 0000h
CWG1PPS_CWGINPPS_POSITION                equ 0000h
CWG1PPS_CWGINPPS_SIZE                    equ 0005h
CWG1PPS_CWGINPPS_LENGTH                  equ 0005h
CWG1PPS_CWGINPPS_MASK                    equ 001Fh

// Register: CLCIN0PPS
#define CLCIN0PPS CLCIN0PPS
CLCIN0PPS                                equ 039Dh
// bitfield definitions
CLCIN0PPS_CLCIN0PPS_POSN                 equ 0000h
CLCIN0PPS_CLCIN0PPS_POSITION             equ 0000h
CLCIN0PPS_CLCIN0PPS_SIZE                 equ 0005h
CLCIN0PPS_CLCIN0PPS_LENGTH               equ 0005h
CLCIN0PPS_CLCIN0PPS_MASK                 equ 001Fh
CLCIN0PPS_CLCIN0PPS0_POSN                equ 0000h
CLCIN0PPS_CLCIN0PPS0_POSITION            equ 0000h
CLCIN0PPS_CLCIN0PPS0_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS0_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS0_MASK                equ 0001h
CLCIN0PPS_CLCIN0PPS1_POSN                equ 0001h
CLCIN0PPS_CLCIN0PPS1_POSITION            equ 0001h
CLCIN0PPS_CLCIN0PPS1_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS1_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS1_MASK                equ 0002h
CLCIN0PPS_CLCIN0PPS2_POSN                equ 0002h
CLCIN0PPS_CLCIN0PPS2_POSITION            equ 0002h
CLCIN0PPS_CLCIN0PPS2_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS2_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS2_MASK                equ 0004h
CLCIN0PPS_CLCIN0PPS3_POSN                equ 0003h
CLCIN0PPS_CLCIN0PPS3_POSITION            equ 0003h
CLCIN0PPS_CLCIN0PPS3_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS3_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS3_MASK                equ 0008h
CLCIN0PPS_CLCIN0PPS4_POSN                equ 0004h
CLCIN0PPS_CLCIN0PPS4_POSITION            equ 0004h
CLCIN0PPS_CLCIN0PPS4_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS4_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS4_MASK                equ 0010h

// Register: CLCIN1PPS
#define CLCIN1PPS CLCIN1PPS
CLCIN1PPS                                equ 039Eh
// bitfield definitions
CLCIN1PPS_CLCIN1PPS_POSN                 equ 0000h
CLCIN1PPS_CLCIN1PPS_POSITION             equ 0000h
CLCIN1PPS_CLCIN1PPS_SIZE                 equ 0005h
CLCIN1PPS_CLCIN1PPS_LENGTH               equ 0005h
CLCIN1PPS_CLCIN1PPS_MASK                 equ 001Fh
CLCIN1PPS_CLCIN1PPS0_POSN                equ 0000h
CLCIN1PPS_CLCIN1PPS0_POSITION            equ 0000h
CLCIN1PPS_CLCIN1PPS0_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS0_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS0_MASK                equ 0001h
CLCIN1PPS_CLCIN1PPS1_POSN                equ 0001h
CLCIN1PPS_CLCIN1PPS1_POSITION            equ 0001h
CLCIN1PPS_CLCIN1PPS1_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS1_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS1_MASK                equ 0002h
CLCIN1PPS_CLCIN1PPS2_POSN                equ 0002h
CLCIN1PPS_CLCIN1PPS2_POSITION            equ 0002h
CLCIN1PPS_CLCIN1PPS2_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS2_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS2_MASK                equ 0004h
CLCIN1PPS_CLCIN1PPS3_POSN                equ 0003h
CLCIN1PPS_CLCIN1PPS3_POSITION            equ 0003h
CLCIN1PPS_CLCIN1PPS3_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS3_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS3_MASK                equ 0008h
CLCIN1PPS_CLCIN1PPS4_POSN                equ 0004h
CLCIN1PPS_CLCIN1PPS4_POSITION            equ 0004h
CLCIN1PPS_CLCIN1PPS4_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS4_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS4_MASK                equ 0010h

// Register: CLCIN2PPS
#define CLCIN2PPS CLCIN2PPS
CLCIN2PPS                                equ 039Fh
// bitfield definitions
CLCIN2PPS_CLCIN2PPS_POSN                 equ 0000h
CLCIN2PPS_CLCIN2PPS_POSITION             equ 0000h
CLCIN2PPS_CLCIN2PPS_SIZE                 equ 0005h
CLCIN2PPS_CLCIN2PPS_LENGTH               equ 0005h
CLCIN2PPS_CLCIN2PPS_MASK                 equ 001Fh
CLCIN2PPS_CLCIN2PPS0_POSN                equ 0000h
CLCIN2PPS_CLCIN2PPS0_POSITION            equ 0000h
CLCIN2PPS_CLCIN2PPS0_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS0_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS0_MASK                equ 0001h
CLCIN2PPS_CLCIN2PPS1_POSN                equ 0001h
CLCIN2PPS_CLCIN2PPS1_POSITION            equ 0001h
CLCIN2PPS_CLCIN2PPS1_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS1_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS1_MASK                equ 0002h
CLCIN2PPS_CLCIN2PPS2_POSN                equ 0002h
CLCIN2PPS_CLCIN2PPS2_POSITION            equ 0002h
CLCIN2PPS_CLCIN2PPS2_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS2_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS2_MASK                equ 0004h
CLCIN2PPS_CLCIN2PPS3_POSN                equ 0003h
CLCIN2PPS_CLCIN2PPS3_POSITION            equ 0003h
CLCIN2PPS_CLCIN2PPS3_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS3_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS3_MASK                equ 0008h
CLCIN2PPS_CLCIN2PPS4_POSN                equ 0004h
CLCIN2PPS_CLCIN2PPS4_POSITION            equ 0004h
CLCIN2PPS_CLCIN2PPS4_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS4_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS4_MASK                equ 0010h

// Register: CLCIN3PPS
#define CLCIN3PPS CLCIN3PPS
CLCIN3PPS                                equ 03A0h
// bitfield definitions
CLCIN3PPS_CLCIN3PPS_POSN                 equ 0000h
CLCIN3PPS_CLCIN3PPS_POSITION             equ 0000h
CLCIN3PPS_CLCIN3PPS_SIZE                 equ 0005h
CLCIN3PPS_CLCIN3PPS_LENGTH               equ 0005h
CLCIN3PPS_CLCIN3PPS_MASK                 equ 001Fh
CLCIN3PPS_CLCIN3PPS0_POSN                equ 0000h
CLCIN3PPS_CLCIN3PPS0_POSITION            equ 0000h
CLCIN3PPS_CLCIN3PPS0_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS0_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS0_MASK                equ 0001h
CLCIN3PPS_CLCIN3PPS1_POSN                equ 0001h
CLCIN3PPS_CLCIN3PPS1_POSITION            equ 0001h
CLCIN3PPS_CLCIN3PPS1_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS1_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS1_MASK                equ 0002h
CLCIN3PPS_CLCIN3PPS2_POSN                equ 0002h
CLCIN3PPS_CLCIN3PPS2_POSITION            equ 0002h
CLCIN3PPS_CLCIN3PPS2_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS2_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS2_MASK                equ 0004h
CLCIN3PPS_CLCIN3PPS3_POSN                equ 0003h
CLCIN3PPS_CLCIN3PPS3_POSITION            equ 0003h
CLCIN3PPS_CLCIN3PPS3_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS3_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS3_MASK                equ 0008h
CLCIN3PPS_CLCIN3PPS4_POSN                equ 0004h
CLCIN3PPS_CLCIN3PPS4_POSITION            equ 0004h
CLCIN3PPS_CLCIN3PPS4_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS4_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS4_MASK                equ 0010h

// Register: U1CTSPPS
#define U1CTSPPS U1CTSPPS
U1CTSPPS                                 equ 03A1h
// bitfield definitions
U1CTSPPS_U1CTSPPS_POSN                   equ 0000h
U1CTSPPS_U1CTSPPS_POSITION               equ 0000h
U1CTSPPS_U1CTSPPS_SIZE                   equ 0005h
U1CTSPPS_U1CTSPPS_LENGTH                 equ 0005h
U1CTSPPS_U1CTSPPS_MASK                   equ 001Fh
U1CTSPPS_U1CTSPPS0_POSN                  equ 0000h
U1CTSPPS_U1CTSPPS0_POSITION              equ 0000h
U1CTSPPS_U1CTSPPS0_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS0_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS0_MASK                  equ 0001h
U1CTSPPS_U1CTSPPS1_POSN                  equ 0001h
U1CTSPPS_U1CTSPPS1_POSITION              equ 0001h
U1CTSPPS_U1CTSPPS1_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS1_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS1_MASK                  equ 0002h
U1CTSPPS_U1CTSPPS2_POSN                  equ 0002h
U1CTSPPS_U1CTSPPS2_POSITION              equ 0002h
U1CTSPPS_U1CTSPPS2_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS2_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS2_MASK                  equ 0004h
U1CTSPPS_U1CTSPPS3_POSN                  equ 0003h
U1CTSPPS_U1CTSPPS3_POSITION              equ 0003h
U1CTSPPS_U1CTSPPS3_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS3_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS3_MASK                  equ 0008h
U1CTSPPS_U1CTSPPS4_POSN                  equ 0004h
U1CTSPPS_U1CTSPPS4_POSITION              equ 0004h
U1CTSPPS_U1CTSPPS4_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS4_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS4_MASK                  equ 0010h

// Register: U1RXPPS
#define U1RXPPS U1RXPPS
U1RXPPS                                  equ 03A2h
// bitfield definitions
U1RXPPS_U1RXPPS_POSN                     equ 0000h
U1RXPPS_U1RXPPS_POSITION                 equ 0000h
U1RXPPS_U1RXPPS_SIZE                     equ 0005h
U1RXPPS_U1RXPPS_LENGTH                   equ 0005h
U1RXPPS_U1RXPPS_MASK                     equ 001Fh
U1RXPPS_U1RXPPS0_POSN                    equ 0000h
U1RXPPS_U1RXPPS0_POSITION                equ 0000h
U1RXPPS_U1RXPPS0_SIZE                    equ 0001h
U1RXPPS_U1RXPPS0_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS0_MASK                    equ 0001h
U1RXPPS_U1RXPPS1_POSN                    equ 0001h
U1RXPPS_U1RXPPS1_POSITION                equ 0001h
U1RXPPS_U1RXPPS1_SIZE                    equ 0001h
U1RXPPS_U1RXPPS1_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS1_MASK                    equ 0002h
U1RXPPS_U1RXPPS2_POSN                    equ 0002h
U1RXPPS_U1RXPPS2_POSITION                equ 0002h
U1RXPPS_U1RXPPS2_SIZE                    equ 0001h
U1RXPPS_U1RXPPS2_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS2_MASK                    equ 0004h
U1RXPPS_U1RXPPS3_POSN                    equ 0003h
U1RXPPS_U1RXPPS3_POSITION                equ 0003h
U1RXPPS_U1RXPPS3_SIZE                    equ 0001h
U1RXPPS_U1RXPPS3_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS3_MASK                    equ 0008h
U1RXPPS_U1RXPPS4_POSN                    equ 0004h
U1RXPPS_U1RXPPS4_POSITION                equ 0004h
U1RXPPS_U1RXPPS4_SIZE                    equ 0001h
U1RXPPS_U1RXPPS4_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS4_MASK                    equ 0010h

// Register: U2CTSPPS
#define U2CTSPPS U2CTSPPS
U2CTSPPS                                 equ 03A3h
// bitfield definitions
U2CTSPPS_U2CTSPPS_POSN                   equ 0000h
U2CTSPPS_U2CTSPPS_POSITION               equ 0000h
U2CTSPPS_U2CTSPPS_SIZE                   equ 0005h
U2CTSPPS_U2CTSPPS_LENGTH                 equ 0005h
U2CTSPPS_U2CTSPPS_MASK                   equ 001Fh
U2CTSPPS_U2CTSPPS0_POSN                  equ 0000h
U2CTSPPS_U2CTSPPS0_POSITION              equ 0000h
U2CTSPPS_U2CTSPPS0_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS0_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS0_MASK                  equ 0001h
U2CTSPPS_U2CTSPPS1_POSN                  equ 0001h
U2CTSPPS_U2CTSPPS1_POSITION              equ 0001h
U2CTSPPS_U2CTSPPS1_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS1_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS1_MASK                  equ 0002h
U2CTSPPS_U2CTSPPS2_POSN                  equ 0002h
U2CTSPPS_U2CTSPPS2_POSITION              equ 0002h
U2CTSPPS_U2CTSPPS2_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS2_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS2_MASK                  equ 0004h
U2CTSPPS_U2CTSPPS3_POSN                  equ 0003h
U2CTSPPS_U2CTSPPS3_POSITION              equ 0003h
U2CTSPPS_U2CTSPPS3_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS3_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS3_MASK                  equ 0008h
U2CTSPPS_U2CTSPPS4_POSN                  equ 0004h
U2CTSPPS_U2CTSPPS4_POSITION              equ 0004h
U2CTSPPS_U2CTSPPS4_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS4_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS4_MASK                  equ 0010h

// Register: U2RXPPS
#define U2RXPPS U2RXPPS
U2RXPPS                                  equ 03A4h
// bitfield definitions
U2RXPPS_U2RXPPS_POSN                     equ 0000h
U2RXPPS_U2RXPPS_POSITION                 equ 0000h
U2RXPPS_U2RXPPS_SIZE                     equ 0005h
U2RXPPS_U2RXPPS_LENGTH                   equ 0005h
U2RXPPS_U2RXPPS_MASK                     equ 001Fh
U2RXPPS_U2RXPPS0_POSN                    equ 0000h
U2RXPPS_U2RXPPS0_POSITION                equ 0000h
U2RXPPS_U2RXPPS0_SIZE                    equ 0001h
U2RXPPS_U2RXPPS0_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS0_MASK                    equ 0001h
U2RXPPS_U2RXPPS1_POSN                    equ 0001h
U2RXPPS_U2RXPPS1_POSITION                equ 0001h
U2RXPPS_U2RXPPS1_SIZE                    equ 0001h
U2RXPPS_U2RXPPS1_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS1_MASK                    equ 0002h
U2RXPPS_U2RXPPS2_POSN                    equ 0002h
U2RXPPS_U2RXPPS2_POSITION                equ 0002h
U2RXPPS_U2RXPPS2_SIZE                    equ 0001h
U2RXPPS_U2RXPPS2_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS2_MASK                    equ 0004h
U2RXPPS_U2RXPPS3_POSN                    equ 0003h
U2RXPPS_U2RXPPS3_POSITION                equ 0003h
U2RXPPS_U2RXPPS3_SIZE                    equ 0001h
U2RXPPS_U2RXPPS3_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS3_MASK                    equ 0008h
U2RXPPS_U2RXPPS4_POSN                    equ 0004h
U2RXPPS_U2RXPPS4_POSITION                equ 0004h
U2RXPPS_U2RXPPS4_SIZE                    equ 0001h
U2RXPPS_U2RXPPS4_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS4_MASK                    equ 0010h

// Register: SPI1SCKPPS
#define SPI1SCKPPS SPI1SCKPPS
SPI1SCKPPS                               equ 03A7h
// bitfield definitions
SPI1SCKPPS_SPI1SCKPPS_POSN               equ 0000h
SPI1SCKPPS_SPI1SCKPPS_POSITION           equ 0000h
SPI1SCKPPS_SPI1SCKPPS_SIZE               equ 0005h
SPI1SCKPPS_SPI1SCKPPS_LENGTH             equ 0005h
SPI1SCKPPS_SPI1SCKPPS_MASK               equ 001Fh
SPI1SCKPPS_SPI1SCKPPS0_POSN              equ 0000h
SPI1SCKPPS_SPI1SCKPPS0_POSITION          equ 0000h
SPI1SCKPPS_SPI1SCKPPS0_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS0_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS0_MASK              equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_POSN              equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_POSITION          equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_MASK              equ 0002h
SPI1SCKPPS_SPI1SCKPPS2_POSN              equ 0002h
SPI1SCKPPS_SPI1SCKPPS2_POSITION          equ 0002h
SPI1SCKPPS_SPI1SCKPPS2_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS2_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS2_MASK              equ 0004h
SPI1SCKPPS_SPI1SCKPPS3_POSN              equ 0003h
SPI1SCKPPS_SPI1SCKPPS3_POSITION          equ 0003h
SPI1SCKPPS_SPI1SCKPPS3_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS3_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS3_MASK              equ 0008h
SPI1SCKPPS_SPI1SCKPPS4_POSN              equ 0004h
SPI1SCKPPS_SPI1SCKPPS4_POSITION          equ 0004h
SPI1SCKPPS_SPI1SCKPPS4_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS4_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS4_MASK              equ 0010h

// Register: SPI1SDIPPS
#define SPI1SDIPPS SPI1SDIPPS
SPI1SDIPPS                               equ 03A8h
// bitfield definitions
SPI1SDIPPS_SPI1SDIPPS_POSN               equ 0000h
SPI1SDIPPS_SPI1SDIPPS_POSITION           equ 0000h
SPI1SDIPPS_SPI1SDIPPS_SIZE               equ 0005h
SPI1SDIPPS_SPI1SDIPPS_LENGTH             equ 0005h
SPI1SDIPPS_SPI1SDIPPS_MASK               equ 001Fh
SPI1SDIPPS_SPI1SDIPPS0_POSN              equ 0000h
SPI1SDIPPS_SPI1SDIPPS0_POSITION          equ 0000h
SPI1SDIPPS_SPI1SDIPPS0_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS0_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS0_MASK              equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_POSN              equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_POSITION          equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_MASK              equ 0002h
SPI1SDIPPS_SPI1SDIPPS2_POSN              equ 0002h
SPI1SDIPPS_SPI1SDIPPS2_POSITION          equ 0002h
SPI1SDIPPS_SPI1SDIPPS2_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS2_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS2_MASK              equ 0004h
SPI1SDIPPS_SPI1SDIPPS3_POSN              equ 0003h
SPI1SDIPPS_SPI1SDIPPS3_POSITION          equ 0003h
SPI1SDIPPS_SPI1SDIPPS3_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS3_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS3_MASK              equ 0008h
SPI1SDIPPS_SPI1SDIPPS4_POSN              equ 0004h
SPI1SDIPPS_SPI1SDIPPS4_POSITION          equ 0004h
SPI1SDIPPS_SPI1SDIPPS4_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS4_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS4_MASK              equ 0010h

// Register: SPI1SSPPS
#define SPI1SSPPS SPI1SSPPS
SPI1SSPPS                                equ 03A9h
// bitfield definitions
SPI1SSPPS_SPI1SSPPS_POSN                 equ 0000h
SPI1SSPPS_SPI1SSPPS_POSITION             equ 0000h
SPI1SSPPS_SPI1SSPPS_SIZE                 equ 0005h
SPI1SSPPS_SPI1SSPPS_LENGTH               equ 0005h
SPI1SSPPS_SPI1SSPPS_MASK                 equ 001Fh
SPI1SSPPS_SPI1SSPPS0_POSN                equ 0000h
SPI1SSPPS_SPI1SSPPS0_POSITION            equ 0000h
SPI1SSPPS_SPI1SSPPS0_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS0_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS0_MASK                equ 0001h
SPI1SSPPS_SPI1SSPPS1_POSN                equ 0001h
SPI1SSPPS_SPI1SSPPS1_POSITION            equ 0001h
SPI1SSPPS_SPI1SSPPS1_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS1_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS1_MASK                equ 0002h
SPI1SSPPS_SPI1SSPPS2_POSN                equ 0002h
SPI1SSPPS_SPI1SSPPS2_POSITION            equ 0002h
SPI1SSPPS_SPI1SSPPS2_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS2_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS2_MASK                equ 0004h
SPI1SSPPS_SPI1SSPPS3_POSN                equ 0003h
SPI1SSPPS_SPI1SSPPS3_POSITION            equ 0003h
SPI1SSPPS_SPI1SSPPS3_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS3_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS3_MASK                equ 0008h
SPI1SSPPS_SPI1SSPPS4_POSN                equ 0004h
SPI1SSPPS_SPI1SSPPS4_POSITION            equ 0004h
SPI1SSPPS_SPI1SSPPS4_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS4_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS4_MASK                equ 0010h

// Register: I2C1SCLPPS
#define I2C1SCLPPS I2C1SCLPPS
I2C1SCLPPS                               equ 03ADh
// bitfield definitions
I2C1SCLPPS_I2C1SCLPPS_POSN               equ 0000h
I2C1SCLPPS_I2C1SCLPPS_POSITION           equ 0000h
I2C1SCLPPS_I2C1SCLPPS_SIZE               equ 0005h
I2C1SCLPPS_I2C1SCLPPS_LENGTH             equ 0005h
I2C1SCLPPS_I2C1SCLPPS_MASK               equ 001Fh
I2C1SCLPPS_I2C1SCLPPS0_POSN              equ 0000h
I2C1SCLPPS_I2C1SCLPPS0_POSITION          equ 0000h
I2C1SCLPPS_I2C1SCLPPS0_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS0_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS0_MASK              equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_POSN              equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_POSITION          equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_MASK              equ 0002h
I2C1SCLPPS_I2C1SCLPPS2_POSN              equ 0002h
I2C1SCLPPS_I2C1SCLPPS2_POSITION          equ 0002h
I2C1SCLPPS_I2C1SCLPPS2_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS2_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS2_MASK              equ 0004h
I2C1SCLPPS_I2C1SCLPPS3_POSN              equ 0003h
I2C1SCLPPS_I2C1SCLPPS3_POSITION          equ 0003h
I2C1SCLPPS_I2C1SCLPPS3_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS3_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS3_MASK              equ 0008h
I2C1SCLPPS_I2C1SCLPPS4_POSN              equ 0004h
I2C1SCLPPS_I2C1SCLPPS4_POSITION          equ 0004h
I2C1SCLPPS_I2C1SCLPPS4_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS4_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS4_MASK              equ 0010h

// Register: I2C1SDAPPS
#define I2C1SDAPPS I2C1SDAPPS
I2C1SDAPPS                               equ 03AEh
// bitfield definitions
I2C1SDAPPS_I2C1SDAPPS_POSN               equ 0000h
I2C1SDAPPS_I2C1SDAPPS_POSITION           equ 0000h
I2C1SDAPPS_I2C1SDAPPS_SIZE               equ 0005h
I2C1SDAPPS_I2C1SDAPPS_LENGTH             equ 0005h
I2C1SDAPPS_I2C1SDAPPS_MASK               equ 001Fh
I2C1SDAPPS_I2C1SDAPPS0_POSN              equ 0000h
I2C1SDAPPS_I2C1SDAPPS0_POSITION          equ 0000h
I2C1SDAPPS_I2C1SDAPPS0_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS0_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS0_MASK              equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_POSN              equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_POSITION          equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_MASK              equ 0002h
I2C1SDAPPS_I2C1SDAPPS2_POSN              equ 0002h
I2C1SDAPPS_I2C1SDAPPS2_POSITION          equ 0002h
I2C1SDAPPS_I2C1SDAPPS2_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS2_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS2_MASK              equ 0004h
I2C1SDAPPS_I2C1SDAPPS3_POSN              equ 0003h
I2C1SDAPPS_I2C1SDAPPS3_POSITION          equ 0003h
I2C1SDAPPS_I2C1SDAPPS3_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS3_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS3_MASK              equ 0008h
I2C1SDAPPS_I2C1SDAPPS4_POSN              equ 0004h
I2C1SDAPPS_I2C1SDAPPS4_POSITION          equ 0004h
I2C1SDAPPS_I2C1SDAPPS4_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS4_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS4_MASK              equ 0010h

// Register: ADACTPPS
#define ADACTPPS ADACTPPS
ADACTPPS                                 equ 03B1h
// bitfield definitions
ADACTPPS_ADACTPPS_POSN                   equ 0000h
ADACTPPS_ADACTPPS_POSITION               equ 0000h
ADACTPPS_ADACTPPS_SIZE                   equ 0005h
ADACTPPS_ADACTPPS_LENGTH                 equ 0005h
ADACTPPS_ADACTPPS_MASK                   equ 001Fh
ADACTPPS_ADACTPPS0_POSN                  equ 0000h
ADACTPPS_ADACTPPS0_POSITION              equ 0000h
ADACTPPS_ADACTPPS0_SIZE                  equ 0001h
ADACTPPS_ADACTPPS0_LENGTH                equ 0001h
ADACTPPS_ADACTPPS0_MASK                  equ 0001h
ADACTPPS_ADACTPPS1_POSN                  equ 0001h
ADACTPPS_ADACTPPS1_POSITION              equ 0001h
ADACTPPS_ADACTPPS1_SIZE                  equ 0001h
ADACTPPS_ADACTPPS1_LENGTH                equ 0001h
ADACTPPS_ADACTPPS1_MASK                  equ 0002h
ADACTPPS_ADACTPPS2_POSN                  equ 0002h
ADACTPPS_ADACTPPS2_POSITION              equ 0002h
ADACTPPS_ADACTPPS2_SIZE                  equ 0001h
ADACTPPS_ADACTPPS2_LENGTH                equ 0001h
ADACTPPS_ADACTPPS2_MASK                  equ 0004h
ADACTPPS_ADACTPPS3_POSN                  equ 0003h
ADACTPPS_ADACTPPS3_POSITION              equ 0003h
ADACTPPS_ADACTPPS3_SIZE                  equ 0001h
ADACTPPS_ADACTPPS3_LENGTH                equ 0001h
ADACTPPS_ADACTPPS3_MASK                  equ 0008h
ADACTPPS_ADACTPPS4_POSN                  equ 0004h
ADACTPPS_ADACTPPS4_POSITION              equ 0004h
ADACTPPS_ADACTPPS4_SIZE                  equ 0001h
ADACTPPS_ADACTPPS4_LENGTH                equ 0001h
ADACTPPS_ADACTPPS4_MASK                  equ 0010h

// Register: ANSELA
#define ANSELA ANSELA
ANSELA                                   equ 0416h
// bitfield definitions
ANSELA_ANSELA0_POSN                      equ 0000h
ANSELA_ANSELA0_POSITION                  equ 0000h
ANSELA_ANSELA0_SIZE                      equ 0001h
ANSELA_ANSELA0_LENGTH                    equ 0001h
ANSELA_ANSELA0_MASK                      equ 0001h
ANSELA_ANSELA1_POSN                      equ 0001h
ANSELA_ANSELA1_POSITION                  equ 0001h
ANSELA_ANSELA1_SIZE                      equ 0001h
ANSELA_ANSELA1_LENGTH                    equ 0001h
ANSELA_ANSELA1_MASK                      equ 0002h
ANSELA_ANSELA2_POSN                      equ 0002h
ANSELA_ANSELA2_POSITION                  equ 0002h
ANSELA_ANSELA2_SIZE                      equ 0001h
ANSELA_ANSELA2_LENGTH                    equ 0001h
ANSELA_ANSELA2_MASK                      equ 0004h
ANSELA_ANSELA4_POSN                      equ 0004h
ANSELA_ANSELA4_POSITION                  equ 0004h
ANSELA_ANSELA4_SIZE                      equ 0001h
ANSELA_ANSELA4_LENGTH                    equ 0001h
ANSELA_ANSELA4_MASK                      equ 0010h
ANSELA_ANSELA5_POSN                      equ 0005h
ANSELA_ANSELA5_POSITION                  equ 0005h
ANSELA_ANSELA5_SIZE                      equ 0001h
ANSELA_ANSELA5_LENGTH                    equ 0001h
ANSELA_ANSELA5_MASK                      equ 0020h

// Register: WPUA
#define WPUA WPUA
WPUA                                     equ 0417h
// bitfield definitions
WPUA_WPUA0_POSN                          equ 0000h
WPUA_WPUA0_POSITION                      equ 0000h
WPUA_WPUA0_SIZE                          equ 0001h
WPUA_WPUA0_LENGTH                        equ 0001h
WPUA_WPUA0_MASK                          equ 0001h
WPUA_WPUA1_POSN                          equ 0001h
WPUA_WPUA1_POSITION                      equ 0001h
WPUA_WPUA1_SIZE                          equ 0001h
WPUA_WPUA1_LENGTH                        equ 0001h
WPUA_WPUA1_MASK                          equ 0002h
WPUA_WPUA2_POSN                          equ 0002h
WPUA_WPUA2_POSITION                      equ 0002h
WPUA_WPUA2_SIZE                          equ 0001h
WPUA_WPUA2_LENGTH                        equ 0001h
WPUA_WPUA2_MASK                          equ 0004h
WPUA_WPUA3_POSN                          equ 0003h
WPUA_WPUA3_POSITION                      equ 0003h
WPUA_WPUA3_SIZE                          equ 0001h
WPUA_WPUA3_LENGTH                        equ 0001h
WPUA_WPUA3_MASK                          equ 0008h
WPUA_WPUA4_POSN                          equ 0004h
WPUA_WPUA4_POSITION                      equ 0004h
WPUA_WPUA4_SIZE                          equ 0001h
WPUA_WPUA4_LENGTH                        equ 0001h
WPUA_WPUA4_MASK                          equ 0010h
WPUA_WPUA5_POSN                          equ 0005h
WPUA_WPUA5_POSITION                      equ 0005h
WPUA_WPUA5_SIZE                          equ 0001h
WPUA_WPUA5_LENGTH                        equ 0001h
WPUA_WPUA5_MASK                          equ 0020h

// Register: ODCONA
#define ODCONA ODCONA
ODCONA                                   equ 0418h
// bitfield definitions
ODCONA_ODCA0_POSN                        equ 0000h
ODCONA_ODCA0_POSITION                    equ 0000h
ODCONA_ODCA0_SIZE                        equ 0001h
ODCONA_ODCA0_LENGTH                      equ 0001h
ODCONA_ODCA0_MASK                        equ 0001h
ODCONA_ODCA1_POSN                        equ 0001h
ODCONA_ODCA1_POSITION                    equ 0001h
ODCONA_ODCA1_SIZE                        equ 0001h
ODCONA_ODCA1_LENGTH                      equ 0001h
ODCONA_ODCA1_MASK                        equ 0002h
ODCONA_ODCA2_POSN                        equ 0002h
ODCONA_ODCA2_POSITION                    equ 0002h
ODCONA_ODCA2_SIZE                        equ 0001h
ODCONA_ODCA2_LENGTH                      equ 0001h
ODCONA_ODCA2_MASK                        equ 0004h
ODCONA_ODCA4_POSN                        equ 0004h
ODCONA_ODCA4_POSITION                    equ 0004h
ODCONA_ODCA4_SIZE                        equ 0001h
ODCONA_ODCA4_LENGTH                      equ 0001h
ODCONA_ODCA4_MASK                        equ 0010h
ODCONA_ODCA5_POSN                        equ 0005h
ODCONA_ODCA5_POSITION                    equ 0005h
ODCONA_ODCA5_SIZE                        equ 0001h
ODCONA_ODCA5_LENGTH                      equ 0001h
ODCONA_ODCA5_MASK                        equ 0020h

// Register: SLRCONA
#define SLRCONA SLRCONA
SLRCONA                                  equ 0419h
// bitfield definitions
SLRCONA_SLRA0_POSN                       equ 0000h
SLRCONA_SLRA0_POSITION                   equ 0000h
SLRCONA_SLRA0_SIZE                       equ 0001h
SLRCONA_SLRA0_LENGTH                     equ 0001h
SLRCONA_SLRA0_MASK                       equ 0001h
SLRCONA_SLRA1_POSN                       equ 0001h
SLRCONA_SLRA1_POSITION                   equ 0001h
SLRCONA_SLRA1_SIZE                       equ 0001h
SLRCONA_SLRA1_LENGTH                     equ 0001h
SLRCONA_SLRA1_MASK                       equ 0002h
SLRCONA_SLRA2_POSN                       equ 0002h
SLRCONA_SLRA2_POSITION                   equ 0002h
SLRCONA_SLRA2_SIZE                       equ 0001h
SLRCONA_SLRA2_LENGTH                     equ 0001h
SLRCONA_SLRA2_MASK                       equ 0004h
SLRCONA_SLRA4_POSN                       equ 0004h
SLRCONA_SLRA4_POSITION                   equ 0004h
SLRCONA_SLRA4_SIZE                       equ 0001h
SLRCONA_SLRA4_LENGTH                     equ 0001h
SLRCONA_SLRA4_MASK                       equ 0010h
SLRCONA_SLRA5_POSN                       equ 0005h
SLRCONA_SLRA5_POSITION                   equ 0005h
SLRCONA_SLRA5_SIZE                       equ 0001h
SLRCONA_SLRA5_LENGTH                     equ 0001h
SLRCONA_SLRA5_MASK                       equ 0020h

// Register: INLVLA
#define INLVLA INLVLA
INLVLA                                   equ 041Ah
// bitfield definitions
INLVLA_INLVLA0_POSN                      equ 0000h
INLVLA_INLVLA0_POSITION                  equ 0000h
INLVLA_INLVLA0_SIZE                      equ 0001h
INLVLA_INLVLA0_LENGTH                    equ 0001h
INLVLA_INLVLA0_MASK                      equ 0001h
INLVLA_INLVLA1_POSN                      equ 0001h
INLVLA_INLVLA1_POSITION                  equ 0001h
INLVLA_INLVLA1_SIZE                      equ 0001h
INLVLA_INLVLA1_LENGTH                    equ 0001h
INLVLA_INLVLA1_MASK                      equ 0002h
INLVLA_INLVLA2_POSN                      equ 0002h
INLVLA_INLVLA2_POSITION                  equ 0002h
INLVLA_INLVLA2_SIZE                      equ 0001h
INLVLA_INLVLA2_LENGTH                    equ 0001h
INLVLA_INLVLA2_MASK                      equ 0004h
INLVLA_INLVLA3_POSN                      equ 0003h
INLVLA_INLVLA3_POSITION                  equ 0003h
INLVLA_INLVLA3_SIZE                      equ 0001h
INLVLA_INLVLA3_LENGTH                    equ 0001h
INLVLA_INLVLA3_MASK                      equ 0008h
INLVLA_INLVLA4_POSN                      equ 0004h
INLVLA_INLVLA4_POSITION                  equ 0004h
INLVLA_INLVLA4_SIZE                      equ 0001h
INLVLA_INLVLA4_LENGTH                    equ 0001h
INLVLA_INLVLA4_MASK                      equ 0010h
INLVLA_INLVLA5_POSN                      equ 0005h
INLVLA_INLVLA5_POSITION                  equ 0005h
INLVLA_INLVLA5_SIZE                      equ 0001h
INLVLA_INLVLA5_LENGTH                    equ 0001h
INLVLA_INLVLA5_MASK                      equ 0020h

// Register: IOCAP
#define IOCAP IOCAP
IOCAP                                    equ 041Bh
// bitfield definitions
IOCAP_IOCAP0_POSN                        equ 0000h
IOCAP_IOCAP0_POSITION                    equ 0000h
IOCAP_IOCAP0_SIZE                        equ 0001h
IOCAP_IOCAP0_LENGTH                      equ 0001h
IOCAP_IOCAP0_MASK                        equ 0001h
IOCAP_IOCAP1_POSN                        equ 0001h
IOCAP_IOCAP1_POSITION                    equ 0001h
IOCAP_IOCAP1_SIZE                        equ 0001h
IOCAP_IOCAP1_LENGTH                      equ 0001h
IOCAP_IOCAP1_MASK                        equ 0002h
IOCAP_IOCAP2_POSN                        equ 0002h
IOCAP_IOCAP2_POSITION                    equ 0002h
IOCAP_IOCAP2_SIZE                        equ 0001h
IOCAP_IOCAP2_LENGTH                      equ 0001h
IOCAP_IOCAP2_MASK                        equ 0004h
IOCAP_IOCAP3_POSN                        equ 0003h
IOCAP_IOCAP3_POSITION                    equ 0003h
IOCAP_IOCAP3_SIZE                        equ 0001h
IOCAP_IOCAP3_LENGTH                      equ 0001h
IOCAP_IOCAP3_MASK                        equ 0008h
IOCAP_IOCAP4_POSN                        equ 0004h
IOCAP_IOCAP4_POSITION                    equ 0004h
IOCAP_IOCAP4_SIZE                        equ 0001h
IOCAP_IOCAP4_LENGTH                      equ 0001h
IOCAP_IOCAP4_MASK                        equ 0010h
IOCAP_IOCAP5_POSN                        equ 0005h
IOCAP_IOCAP5_POSITION                    equ 0005h
IOCAP_IOCAP5_SIZE                        equ 0001h
IOCAP_IOCAP5_LENGTH                      equ 0001h
IOCAP_IOCAP5_MASK                        equ 0020h

// Register: IOCAN
#define IOCAN IOCAN
IOCAN                                    equ 041Ch
// bitfield definitions
IOCAN_IOCAN0_POSN                        equ 0000h
IOCAN_IOCAN0_POSITION                    equ 0000h
IOCAN_IOCAN0_SIZE                        equ 0001h
IOCAN_IOCAN0_LENGTH                      equ 0001h
IOCAN_IOCAN0_MASK                        equ 0001h
IOCAN_IOCAN1_POSN                        equ 0001h
IOCAN_IOCAN1_POSITION                    equ 0001h
IOCAN_IOCAN1_SIZE                        equ 0001h
IOCAN_IOCAN1_LENGTH                      equ 0001h
IOCAN_IOCAN1_MASK                        equ 0002h
IOCAN_IOCAN2_POSN                        equ 0002h
IOCAN_IOCAN2_POSITION                    equ 0002h
IOCAN_IOCAN2_SIZE                        equ 0001h
IOCAN_IOCAN2_LENGTH                      equ 0001h
IOCAN_IOCAN2_MASK                        equ 0004h
IOCAN_IOCAN3_POSN                        equ 0003h
IOCAN_IOCAN3_POSITION                    equ 0003h
IOCAN_IOCAN3_SIZE                        equ 0001h
IOCAN_IOCAN3_LENGTH                      equ 0001h
IOCAN_IOCAN3_MASK                        equ 0008h
IOCAN_IOCAN4_POSN                        equ 0004h
IOCAN_IOCAN4_POSITION                    equ 0004h
IOCAN_IOCAN4_SIZE                        equ 0001h
IOCAN_IOCAN4_LENGTH                      equ 0001h
IOCAN_IOCAN4_MASK                        equ 0010h
IOCAN_IOCAN5_POSN                        equ 0005h
IOCAN_IOCAN5_POSITION                    equ 0005h
IOCAN_IOCAN5_SIZE                        equ 0001h
IOCAN_IOCAN5_LENGTH                      equ 0001h
IOCAN_IOCAN5_MASK                        equ 0020h

// Register: IOCAF
#define IOCAF IOCAF
IOCAF                                    equ 041Dh
// bitfield definitions
IOCAF_IOCAF0_POSN                        equ 0000h
IOCAF_IOCAF0_POSITION                    equ 0000h
IOCAF_IOCAF0_SIZE                        equ 0001h
IOCAF_IOCAF0_LENGTH                      equ 0001h
IOCAF_IOCAF0_MASK                        equ 0001h
IOCAF_IOCAF1_POSN                        equ 0001h
IOCAF_IOCAF1_POSITION                    equ 0001h
IOCAF_IOCAF1_SIZE                        equ 0001h
IOCAF_IOCAF1_LENGTH                      equ 0001h
IOCAF_IOCAF1_MASK                        equ 0002h
IOCAF_IOCAF2_POSN                        equ 0002h
IOCAF_IOCAF2_POSITION                    equ 0002h
IOCAF_IOCAF2_SIZE                        equ 0001h
IOCAF_IOCAF2_LENGTH                      equ 0001h
IOCAF_IOCAF2_MASK                        equ 0004h
IOCAF_IOCAF3_POSN                        equ 0003h
IOCAF_IOCAF3_POSITION                    equ 0003h
IOCAF_IOCAF3_SIZE                        equ 0001h
IOCAF_IOCAF3_LENGTH                      equ 0001h
IOCAF_IOCAF3_MASK                        equ 0008h
IOCAF_IOCAF4_POSN                        equ 0004h
IOCAF_IOCAF4_POSITION                    equ 0004h
IOCAF_IOCAF4_SIZE                        equ 0001h
IOCAF_IOCAF4_LENGTH                      equ 0001h
IOCAF_IOCAF4_MASK                        equ 0010h
IOCAF_IOCAF5_POSN                        equ 0005h
IOCAF_IOCAF5_POSITION                    equ 0005h
IOCAF_IOCAF5_SIZE                        equ 0001h
IOCAF_IOCAF5_LENGTH                      equ 0001h
IOCAF_IOCAF5_MASK                        equ 0020h

// Register: ANSELB
#define ANSELB ANSELB
ANSELB                                   equ 0420h
// bitfield definitions
ANSELB_ANSELB7_POSN                      equ 0007h
ANSELB_ANSELB7_POSITION                  equ 0007h
ANSELB_ANSELB7_SIZE                      equ 0001h
ANSELB_ANSELB7_LENGTH                    equ 0001h
ANSELB_ANSELB7_MASK                      equ 0080h

// Register: WPUB
#define WPUB WPUB
WPUB                                     equ 0421h
// bitfield definitions
WPUB_WPUB5_POSN                          equ 0005h
WPUB_WPUB5_POSITION                      equ 0005h
WPUB_WPUB5_SIZE                          equ 0001h
WPUB_WPUB5_LENGTH                        equ 0001h
WPUB_WPUB5_MASK                          equ 0020h
WPUB_WPUB6_POSN                          equ 0006h
WPUB_WPUB6_POSITION                      equ 0006h
WPUB_WPUB6_SIZE                          equ 0001h
WPUB_WPUB6_LENGTH                        equ 0001h
WPUB_WPUB6_MASK                          equ 0040h
WPUB_WPUB7_POSN                          equ 0007h
WPUB_WPUB7_POSITION                      equ 0007h
WPUB_WPUB7_SIZE                          equ 0001h
WPUB_WPUB7_LENGTH                        equ 0001h
WPUB_WPUB7_MASK                          equ 0080h

// Register: ODCONB
#define ODCONB ODCONB
ODCONB                                   equ 0422h
// bitfield definitions
ODCONB_ODCB5_POSN                        equ 0005h
ODCONB_ODCB5_POSITION                    equ 0005h
ODCONB_ODCB5_SIZE                        equ 0001h
ODCONB_ODCB5_LENGTH                      equ 0001h
ODCONB_ODCB5_MASK                        equ 0020h
ODCONB_ODCB6_POSN                        equ 0006h
ODCONB_ODCB6_POSITION                    equ 0006h
ODCONB_ODCB6_SIZE                        equ 0001h
ODCONB_ODCB6_LENGTH                      equ 0001h
ODCONB_ODCB6_MASK                        equ 0040h
ODCONB_ODCB7_POSN                        equ 0007h
ODCONB_ODCB7_POSITION                    equ 0007h
ODCONB_ODCB7_SIZE                        equ 0001h
ODCONB_ODCB7_LENGTH                      equ 0001h
ODCONB_ODCB7_MASK                        equ 0080h

// Register: SLRCONB
#define SLRCONB SLRCONB
SLRCONB                                  equ 0423h
// bitfield definitions
SLRCONB_SLRB5_POSN                       equ 0005h
SLRCONB_SLRB5_POSITION                   equ 0005h
SLRCONB_SLRB5_SIZE                       equ 0001h
SLRCONB_SLRB5_LENGTH                     equ 0001h
SLRCONB_SLRB5_MASK                       equ 0020h
SLRCONB_SLRB6_POSN                       equ 0006h
SLRCONB_SLRB6_POSITION                   equ 0006h
SLRCONB_SLRB6_SIZE                       equ 0001h
SLRCONB_SLRB6_LENGTH                     equ 0001h
SLRCONB_SLRB6_MASK                       equ 0040h
SLRCONB_SLRB7_POSN                       equ 0007h
SLRCONB_SLRB7_POSITION                   equ 0007h
SLRCONB_SLRB7_SIZE                       equ 0001h
SLRCONB_SLRB7_LENGTH                     equ 0001h
SLRCONB_SLRB7_MASK                       equ 0080h

// Register: INLVLB
#define INLVLB INLVLB
INLVLB                                   equ 0424h
// bitfield definitions
INLVLB_INLVLB5_POSN                      equ 0005h
INLVLB_INLVLB5_POSITION                  equ 0005h
INLVLB_INLVLB5_SIZE                      equ 0001h
INLVLB_INLVLB5_LENGTH                    equ 0001h
INLVLB_INLVLB5_MASK                      equ 0020h
INLVLB_INLVLB6_POSN                      equ 0006h
INLVLB_INLVLB6_POSITION                  equ 0006h
INLVLB_INLVLB6_SIZE                      equ 0001h
INLVLB_INLVLB6_LENGTH                    equ 0001h
INLVLB_INLVLB6_MASK                      equ 0040h
INLVLB_INLVLB7_POSN                      equ 0007h
INLVLB_INLVLB7_POSITION                  equ 0007h
INLVLB_INLVLB7_SIZE                      equ 0001h
INLVLB_INLVLB7_LENGTH                    equ 0001h
INLVLB_INLVLB7_MASK                      equ 0080h

// Register: IOCBP
#define IOCBP IOCBP
IOCBP                                    equ 0425h
// bitfield definitions
IOCBP_IOCBP5_POSN                        equ 0005h
IOCBP_IOCBP5_POSITION                    equ 0005h
IOCBP_IOCBP5_SIZE                        equ 0001h
IOCBP_IOCBP5_LENGTH                      equ 0001h
IOCBP_IOCBP5_MASK                        equ 0020h
IOCBP_IOCBP6_POSN                        equ 0006h
IOCBP_IOCBP6_POSITION                    equ 0006h
IOCBP_IOCBP6_SIZE                        equ 0001h
IOCBP_IOCBP6_LENGTH                      equ 0001h
IOCBP_IOCBP6_MASK                        equ 0040h
IOCBP_IOCBP7_POSN                        equ 0007h
IOCBP_IOCBP7_POSITION                    equ 0007h
IOCBP_IOCBP7_SIZE                        equ 0001h
IOCBP_IOCBP7_LENGTH                      equ 0001h
IOCBP_IOCBP7_MASK                        equ 0080h

// Register: IOCBN
#define IOCBN IOCBN
IOCBN                                    equ 0426h
// bitfield definitions
IOCBN_IOCBN5_POSN                        equ 0005h
IOCBN_IOCBN5_POSITION                    equ 0005h
IOCBN_IOCBN5_SIZE                        equ 0001h
IOCBN_IOCBN5_LENGTH                      equ 0001h
IOCBN_IOCBN5_MASK                        equ 0020h
IOCBN_IOCBN6_POSN                        equ 0006h
IOCBN_IOCBN6_POSITION                    equ 0006h
IOCBN_IOCBN6_SIZE                        equ 0001h
IOCBN_IOCBN6_LENGTH                      equ 0001h
IOCBN_IOCBN6_MASK                        equ 0040h
IOCBN_IOCBN7_POSN                        equ 0007h
IOCBN_IOCBN7_POSITION                    equ 0007h
IOCBN_IOCBN7_SIZE                        equ 0001h
IOCBN_IOCBN7_LENGTH                      equ 0001h
IOCBN_IOCBN7_MASK                        equ 0080h

// Register: IOCBF
#define IOCBF IOCBF
IOCBF                                    equ 0427h
// bitfield definitions
IOCBF_IOCBF5_POSN                        equ 0005h
IOCBF_IOCBF5_POSITION                    equ 0005h
IOCBF_IOCBF5_SIZE                        equ 0001h
IOCBF_IOCBF5_LENGTH                      equ 0001h
IOCBF_IOCBF5_MASK                        equ 0020h
IOCBF_IOCBF6_POSN                        equ 0006h
IOCBF_IOCBF6_POSITION                    equ 0006h
IOCBF_IOCBF6_SIZE                        equ 0001h
IOCBF_IOCBF6_LENGTH                      equ 0001h
IOCBF_IOCBF6_MASK                        equ 0040h
IOCBF_IOCBF7_POSN                        equ 0007h
IOCBF_IOCBF7_POSITION                    equ 0007h
IOCBF_IOCBF7_SIZE                        equ 0001h
IOCBF_IOCBF7_LENGTH                      equ 0001h
IOCBF_IOCBF7_MASK                        equ 0080h

// Register: ANSELC
#define ANSELC ANSELC
ANSELC                                   equ 042Ah
// bitfield definitions
ANSELC_ANSELC3_POSN                      equ 0003h
ANSELC_ANSELC3_POSITION                  equ 0003h
ANSELC_ANSELC3_SIZE                      equ 0001h
ANSELC_ANSELC3_LENGTH                    equ 0001h
ANSELC_ANSELC3_MASK                      equ 0008h
ANSELC_ANSELC4_POSN                      equ 0004h
ANSELC_ANSELC4_POSITION                  equ 0004h
ANSELC_ANSELC4_SIZE                      equ 0001h
ANSELC_ANSELC4_LENGTH                    equ 0001h
ANSELC_ANSELC4_MASK                      equ 0010h
ANSELC_ANSELC5_POSN                      equ 0005h
ANSELC_ANSELC5_POSITION                  equ 0005h
ANSELC_ANSELC5_SIZE                      equ 0001h
ANSELC_ANSELC5_LENGTH                    equ 0001h
ANSELC_ANSELC5_MASK                      equ 0020h
ANSELC_ANSELC6_POSN                      equ 0006h
ANSELC_ANSELC6_POSITION                  equ 0006h
ANSELC_ANSELC6_SIZE                      equ 0001h
ANSELC_ANSELC6_LENGTH                    equ 0001h
ANSELC_ANSELC6_MASK                      equ 0040h
ANSELC_ANSELC7_POSN                      equ 0007h
ANSELC_ANSELC7_POSITION                  equ 0007h
ANSELC_ANSELC7_SIZE                      equ 0001h
ANSELC_ANSELC7_LENGTH                    equ 0001h
ANSELC_ANSELC7_MASK                      equ 0080h

// Register: WPUC
#define WPUC WPUC
WPUC                                     equ 042Bh
// bitfield definitions
WPUC_WPUC0_POSN                          equ 0000h
WPUC_WPUC0_POSITION                      equ 0000h
WPUC_WPUC0_SIZE                          equ 0001h
WPUC_WPUC0_LENGTH                        equ 0001h
WPUC_WPUC0_MASK                          equ 0001h
WPUC_WPUC1_POSN                          equ 0001h
WPUC_WPUC1_POSITION                      equ 0001h
WPUC_WPUC1_SIZE                          equ 0001h
WPUC_WPUC1_LENGTH                        equ 0001h
WPUC_WPUC1_MASK                          equ 0002h
WPUC_WPUC3_POSN                          equ 0003h
WPUC_WPUC3_POSITION                      equ 0003h
WPUC_WPUC3_SIZE                          equ 0001h
WPUC_WPUC3_LENGTH                        equ 0001h
WPUC_WPUC3_MASK                          equ 0008h
WPUC_WPUC4_POSN                          equ 0004h
WPUC_WPUC4_POSITION                      equ 0004h
WPUC_WPUC4_SIZE                          equ 0001h
WPUC_WPUC4_LENGTH                        equ 0001h
WPUC_WPUC4_MASK                          equ 0010h
WPUC_WPUC5_POSN                          equ 0005h
WPUC_WPUC5_POSITION                      equ 0005h
WPUC_WPUC5_SIZE                          equ 0001h
WPUC_WPUC5_LENGTH                        equ 0001h
WPUC_WPUC5_MASK                          equ 0020h
WPUC_WPUC6_POSN                          equ 0006h
WPUC_WPUC6_POSITION                      equ 0006h
WPUC_WPUC6_SIZE                          equ 0001h
WPUC_WPUC6_LENGTH                        equ 0001h
WPUC_WPUC6_MASK                          equ 0040h
WPUC_WPUC7_POSN                          equ 0007h
WPUC_WPUC7_POSITION                      equ 0007h
WPUC_WPUC7_SIZE                          equ 0001h
WPUC_WPUC7_LENGTH                        equ 0001h
WPUC_WPUC7_MASK                          equ 0080h

// Register: ODCONC
#define ODCONC ODCONC
ODCONC                                   equ 042Ch
// bitfield definitions
ODCONC_ODCC0_POSN                        equ 0000h
ODCONC_ODCC0_POSITION                    equ 0000h
ODCONC_ODCC0_SIZE                        equ 0001h
ODCONC_ODCC0_LENGTH                      equ 0001h
ODCONC_ODCC0_MASK                        equ 0001h
ODCONC_ODCC1_POSN                        equ 0001h
ODCONC_ODCC1_POSITION                    equ 0001h
ODCONC_ODCC1_SIZE                        equ 0001h
ODCONC_ODCC1_LENGTH                      equ 0001h
ODCONC_ODCC1_MASK                        equ 0002h
ODCONC_ODCC3_POSN                        equ 0003h
ODCONC_ODCC3_POSITION                    equ 0003h
ODCONC_ODCC3_SIZE                        equ 0001h
ODCONC_ODCC3_LENGTH                      equ 0001h
ODCONC_ODCC3_MASK                        equ 0008h
ODCONC_ODCC4_POSN                        equ 0004h
ODCONC_ODCC4_POSITION                    equ 0004h
ODCONC_ODCC4_SIZE                        equ 0001h
ODCONC_ODCC4_LENGTH                      equ 0001h
ODCONC_ODCC4_MASK                        equ 0010h
ODCONC_ODCC5_POSN                        equ 0005h
ODCONC_ODCC5_POSITION                    equ 0005h
ODCONC_ODCC5_SIZE                        equ 0001h
ODCONC_ODCC5_LENGTH                      equ 0001h
ODCONC_ODCC5_MASK                        equ 0020h
ODCONC_ODCC6_POSN                        equ 0006h
ODCONC_ODCC6_POSITION                    equ 0006h
ODCONC_ODCC6_SIZE                        equ 0001h
ODCONC_ODCC6_LENGTH                      equ 0001h
ODCONC_ODCC6_MASK                        equ 0040h
ODCONC_ODCC7_POSN                        equ 0007h
ODCONC_ODCC7_POSITION                    equ 0007h
ODCONC_ODCC7_SIZE                        equ 0001h
ODCONC_ODCC7_LENGTH                      equ 0001h
ODCONC_ODCC7_MASK                        equ 0080h

// Register: SLRCONC
#define SLRCONC SLRCONC
SLRCONC                                  equ 042Dh
// bitfield definitions
SLRCONC_SLRC0_POSN                       equ 0000h
SLRCONC_SLRC0_POSITION                   equ 0000h
SLRCONC_SLRC0_SIZE                       equ 0001h
SLRCONC_SLRC0_LENGTH                     equ 0001h
SLRCONC_SLRC0_MASK                       equ 0001h
SLRCONC_SLRC1_POSN                       equ 0001h
SLRCONC_SLRC1_POSITION                   equ 0001h
SLRCONC_SLRC1_SIZE                       equ 0001h
SLRCONC_SLRC1_LENGTH                     equ 0001h
SLRCONC_SLRC1_MASK                       equ 0002h
SLRCONC_SLRC3_POSN                       equ 0003h
SLRCONC_SLRC3_POSITION                   equ 0003h
SLRCONC_SLRC3_SIZE                       equ 0001h
SLRCONC_SLRC3_LENGTH                     equ 0001h
SLRCONC_SLRC3_MASK                       equ 0008h
SLRCONC_SLRC4_POSN                       equ 0004h
SLRCONC_SLRC4_POSITION                   equ 0004h
SLRCONC_SLRC4_SIZE                       equ 0001h
SLRCONC_SLRC4_LENGTH                     equ 0001h
SLRCONC_SLRC4_MASK                       equ 0010h
SLRCONC_SLRC5_POSN                       equ 0005h
SLRCONC_SLRC5_POSITION                   equ 0005h
SLRCONC_SLRC5_SIZE                       equ 0001h
SLRCONC_SLRC5_LENGTH                     equ 0001h
SLRCONC_SLRC5_MASK                       equ 0020h
SLRCONC_SLRC6_POSN                       equ 0006h
SLRCONC_SLRC6_POSITION                   equ 0006h
SLRCONC_SLRC6_SIZE                       equ 0001h
SLRCONC_SLRC6_LENGTH                     equ 0001h
SLRCONC_SLRC6_MASK                       equ 0040h
SLRCONC_SLRC7_POSN                       equ 0007h
SLRCONC_SLRC7_POSITION                   equ 0007h
SLRCONC_SLRC7_SIZE                       equ 0001h
SLRCONC_SLRC7_LENGTH                     equ 0001h
SLRCONC_SLRC7_MASK                       equ 0080h

// Register: INLVLC
#define INLVLC INLVLC
INLVLC                                   equ 042Eh
// bitfield definitions
INLVLC_INLVLC0_POSN                      equ 0000h
INLVLC_INLVLC0_POSITION                  equ 0000h
INLVLC_INLVLC0_SIZE                      equ 0001h
INLVLC_INLVLC0_LENGTH                    equ 0001h
INLVLC_INLVLC0_MASK                      equ 0001h
INLVLC_INLVLC1_POSN                      equ 0001h
INLVLC_INLVLC1_POSITION                  equ 0001h
INLVLC_INLVLC1_SIZE                      equ 0001h
INLVLC_INLVLC1_LENGTH                    equ 0001h
INLVLC_INLVLC1_MASK                      equ 0002h
INLVLC_INLVLC3_POSN                      equ 0003h
INLVLC_INLVLC3_POSITION                  equ 0003h
INLVLC_INLVLC3_SIZE                      equ 0001h
INLVLC_INLVLC3_LENGTH                    equ 0001h
INLVLC_INLVLC3_MASK                      equ 0008h
INLVLC_INLVLC4_POSN                      equ 0004h
INLVLC_INLVLC4_POSITION                  equ 0004h
INLVLC_INLVLC4_SIZE                      equ 0001h
INLVLC_INLVLC4_LENGTH                    equ 0001h
INLVLC_INLVLC4_MASK                      equ 0010h
INLVLC_INLVLC5_POSN                      equ 0005h
INLVLC_INLVLC5_POSITION                  equ 0005h
INLVLC_INLVLC5_SIZE                      equ 0001h
INLVLC_INLVLC5_LENGTH                    equ 0001h
INLVLC_INLVLC5_MASK                      equ 0020h
INLVLC_INLVLC6_POSN                      equ 0006h
INLVLC_INLVLC6_POSITION                  equ 0006h
INLVLC_INLVLC6_SIZE                      equ 0001h
INLVLC_INLVLC6_LENGTH                    equ 0001h
INLVLC_INLVLC6_MASK                      equ 0040h
INLVLC_INLVLC7_POSN                      equ 0007h
INLVLC_INLVLC7_POSITION                  equ 0007h
INLVLC_INLVLC7_SIZE                      equ 0001h
INLVLC_INLVLC7_LENGTH                    equ 0001h
INLVLC_INLVLC7_MASK                      equ 0080h

// Register: IOCCP
#define IOCCP IOCCP
IOCCP                                    equ 042Fh
// bitfield definitions
IOCCP_IOCCP0_POSN                        equ 0000h
IOCCP_IOCCP0_POSITION                    equ 0000h
IOCCP_IOCCP0_SIZE                        equ 0001h
IOCCP_IOCCP0_LENGTH                      equ 0001h
IOCCP_IOCCP0_MASK                        equ 0001h
IOCCP_IOCCP1_POSN                        equ 0001h
IOCCP_IOCCP1_POSITION                    equ 0001h
IOCCP_IOCCP1_SIZE                        equ 0001h
IOCCP_IOCCP1_LENGTH                      equ 0001h
IOCCP_IOCCP1_MASK                        equ 0002h
IOCCP_IOCCP3_POSN                        equ 0003h
IOCCP_IOCCP3_POSITION                    equ 0003h
IOCCP_IOCCP3_SIZE                        equ 0001h
IOCCP_IOCCP3_LENGTH                      equ 0001h
IOCCP_IOCCP3_MASK                        equ 0008h
IOCCP_IOCCP4_POSN                        equ 0004h
IOCCP_IOCCP4_POSITION                    equ 0004h
IOCCP_IOCCP4_SIZE                        equ 0001h
IOCCP_IOCCP4_LENGTH                      equ 0001h
IOCCP_IOCCP4_MASK                        equ 0010h
IOCCP_IOCCP5_POSN                        equ 0005h
IOCCP_IOCCP5_POSITION                    equ 0005h
IOCCP_IOCCP5_SIZE                        equ 0001h
IOCCP_IOCCP5_LENGTH                      equ 0001h
IOCCP_IOCCP5_MASK                        equ 0020h
IOCCP_IOCCP6_POSN                        equ 0006h
IOCCP_IOCCP6_POSITION                    equ 0006h
IOCCP_IOCCP6_SIZE                        equ 0001h
IOCCP_IOCCP6_LENGTH                      equ 0001h
IOCCP_IOCCP6_MASK                        equ 0040h
IOCCP_IOCCP7_POSN                        equ 0007h
IOCCP_IOCCP7_POSITION                    equ 0007h
IOCCP_IOCCP7_SIZE                        equ 0001h
IOCCP_IOCCP7_LENGTH                      equ 0001h
IOCCP_IOCCP7_MASK                        equ 0080h

// Register: IOCCN
#define IOCCN IOCCN
IOCCN                                    equ 0430h
// bitfield definitions
IOCCN_IOCCN0_POSN                        equ 0000h
IOCCN_IOCCN0_POSITION                    equ 0000h
IOCCN_IOCCN0_SIZE                        equ 0001h
IOCCN_IOCCN0_LENGTH                      equ 0001h
IOCCN_IOCCN0_MASK                        equ 0001h
IOCCN_IOCCN1_POSN                        equ 0001h
IOCCN_IOCCN1_POSITION                    equ 0001h
IOCCN_IOCCN1_SIZE                        equ 0001h
IOCCN_IOCCN1_LENGTH                      equ 0001h
IOCCN_IOCCN1_MASK                        equ 0002h
IOCCN_IOCCN3_POSN                        equ 0003h
IOCCN_IOCCN3_POSITION                    equ 0003h
IOCCN_IOCCN3_SIZE                        equ 0001h
IOCCN_IOCCN3_LENGTH                      equ 0001h
IOCCN_IOCCN3_MASK                        equ 0008h
IOCCN_IOCCN4_POSN                        equ 0004h
IOCCN_IOCCN4_POSITION                    equ 0004h
IOCCN_IOCCN4_SIZE                        equ 0001h
IOCCN_IOCCN4_LENGTH                      equ 0001h
IOCCN_IOCCN4_MASK                        equ 0010h
IOCCN_IOCCN5_POSN                        equ 0005h
IOCCN_IOCCN5_POSITION                    equ 0005h
IOCCN_IOCCN5_SIZE                        equ 0001h
IOCCN_IOCCN5_LENGTH                      equ 0001h
IOCCN_IOCCN5_MASK                        equ 0020h
IOCCN_IOCCN6_POSN                        equ 0006h
IOCCN_IOCCN6_POSITION                    equ 0006h
IOCCN_IOCCN6_SIZE                        equ 0001h
IOCCN_IOCCN6_LENGTH                      equ 0001h
IOCCN_IOCCN6_MASK                        equ 0040h
IOCCN_IOCCN7_POSN                        equ 0007h
IOCCN_IOCCN7_POSITION                    equ 0007h
IOCCN_IOCCN7_SIZE                        equ 0001h
IOCCN_IOCCN7_LENGTH                      equ 0001h
IOCCN_IOCCN7_MASK                        equ 0080h

// Register: IOCCF
#define IOCCF IOCCF
IOCCF                                    equ 0431h
// bitfield definitions
IOCCF_IOCCF0_POSN                        equ 0000h
IOCCF_IOCCF0_POSITION                    equ 0000h
IOCCF_IOCCF0_SIZE                        equ 0001h
IOCCF_IOCCF0_LENGTH                      equ 0001h
IOCCF_IOCCF0_MASK                        equ 0001h
IOCCF_IOCCF1_POSN                        equ 0001h
IOCCF_IOCCF1_POSITION                    equ 0001h
IOCCF_IOCCF1_SIZE                        equ 0001h
IOCCF_IOCCF1_LENGTH                      equ 0001h
IOCCF_IOCCF1_MASK                        equ 0002h
IOCCF_IOCCF3_POSN                        equ 0003h
IOCCF_IOCCF3_POSITION                    equ 0003h
IOCCF_IOCCF3_SIZE                        equ 0001h
IOCCF_IOCCF3_LENGTH                      equ 0001h
IOCCF_IOCCF3_MASK                        equ 0008h
IOCCF_IOCCF4_POSN                        equ 0004h
IOCCF_IOCCF4_POSITION                    equ 0004h
IOCCF_IOCCF4_SIZE                        equ 0001h
IOCCF_IOCCF4_LENGTH                      equ 0001h
IOCCF_IOCCF4_MASK                        equ 0010h
IOCCF_IOCCF5_POSN                        equ 0005h
IOCCF_IOCCF5_POSITION                    equ 0005h
IOCCF_IOCCF5_SIZE                        equ 0001h
IOCCF_IOCCF5_LENGTH                      equ 0001h
IOCCF_IOCCF5_MASK                        equ 0020h
IOCCF_IOCCF6_POSN                        equ 0006h
IOCCF_IOCCF6_POSITION                    equ 0006h
IOCCF_IOCCF6_SIZE                        equ 0001h
IOCCF_IOCCF6_LENGTH                      equ 0001h
IOCCF_IOCCF6_MASK                        equ 0040h
IOCCF_IOCCF7_POSN                        equ 0007h
IOCCF_IOCCF7_POSITION                    equ 0007h
IOCCF_IOCCF7_SIZE                        equ 0001h
IOCCF_IOCCF7_LENGTH                      equ 0001h
IOCCF_IOCCF7_MASK                        equ 0080h

// Register: IOCWP
#define IOCWP IOCWP
IOCWP                                    equ 0457h
// bitfield definitions
IOCWP_IOCWP0_POSN                        equ 0000h
IOCWP_IOCWP0_POSITION                    equ 0000h
IOCWP_IOCWP0_SIZE                        equ 0001h
IOCWP_IOCWP0_LENGTH                      equ 0001h
IOCWP_IOCWP0_MASK                        equ 0001h
IOCWP_IOCWP1_POSN                        equ 0001h
IOCWP_IOCWP1_POSITION                    equ 0001h
IOCWP_IOCWP1_SIZE                        equ 0001h
IOCWP_IOCWP1_LENGTH                      equ 0001h
IOCWP_IOCWP1_MASK                        equ 0002h
IOCWP_IOCWP2_POSN                        equ 0002h
IOCWP_IOCWP2_POSITION                    equ 0002h
IOCWP_IOCWP2_SIZE                        equ 0001h
IOCWP_IOCWP2_LENGTH                      equ 0001h
IOCWP_IOCWP2_MASK                        equ 0004h
IOCWP_IOCWP3_POSN                        equ 0003h
IOCWP_IOCWP3_POSITION                    equ 0003h
IOCWP_IOCWP3_SIZE                        equ 0001h
IOCWP_IOCWP3_LENGTH                      equ 0001h
IOCWP_IOCWP3_MASK                        equ 0008h
IOCWP_IOCWP4_POSN                        equ 0004h
IOCWP_IOCWP4_POSITION                    equ 0004h
IOCWP_IOCWP4_SIZE                        equ 0001h
IOCWP_IOCWP4_LENGTH                      equ 0001h
IOCWP_IOCWP4_MASK                        equ 0010h
IOCWP_IOCWP5_POSN                        equ 0005h
IOCWP_IOCWP5_POSITION                    equ 0005h
IOCWP_IOCWP5_SIZE                        equ 0001h
IOCWP_IOCWP5_LENGTH                      equ 0001h
IOCWP_IOCWP5_MASK                        equ 0020h
IOCWP_IOCWP6_POSN                        equ 0006h
IOCWP_IOCWP6_POSITION                    equ 0006h
IOCWP_IOCWP6_SIZE                        equ 0001h
IOCWP_IOCWP6_LENGTH                      equ 0001h
IOCWP_IOCWP6_MASK                        equ 0040h
IOCWP_IOCWP7_POSN                        equ 0007h
IOCWP_IOCWP7_POSITION                    equ 0007h
IOCWP_IOCWP7_SIZE                        equ 0001h
IOCWP_IOCWP7_LENGTH                      equ 0001h
IOCWP_IOCWP7_MASK                        equ 0080h

// Register: IOCWN
#define IOCWN IOCWN
IOCWN                                    equ 0458h
// bitfield definitions
IOCWN_IOCWN0_POSN                        equ 0000h
IOCWN_IOCWN0_POSITION                    equ 0000h
IOCWN_IOCWN0_SIZE                        equ 0001h
IOCWN_IOCWN0_LENGTH                      equ 0001h
IOCWN_IOCWN0_MASK                        equ 0001h
IOCWN_IOCWN1_POSN                        equ 0001h
IOCWN_IOCWN1_POSITION                    equ 0001h
IOCWN_IOCWN1_SIZE                        equ 0001h
IOCWN_IOCWN1_LENGTH                      equ 0001h
IOCWN_IOCWN1_MASK                        equ 0002h
IOCWN_IOCWN2_POSN                        equ 0002h
IOCWN_IOCWN2_POSITION                    equ 0002h
IOCWN_IOCWN2_SIZE                        equ 0001h
IOCWN_IOCWN2_LENGTH                      equ 0001h
IOCWN_IOCWN2_MASK                        equ 0004h
IOCWN_IOCWN3_POSN                        equ 0003h
IOCWN_IOCWN3_POSITION                    equ 0003h
IOCWN_IOCWN3_SIZE                        equ 0001h
IOCWN_IOCWN3_LENGTH                      equ 0001h
IOCWN_IOCWN3_MASK                        equ 0008h
IOCWN_IOCWN4_POSN                        equ 0004h
IOCWN_IOCWN4_POSITION                    equ 0004h
IOCWN_IOCWN4_SIZE                        equ 0001h
IOCWN_IOCWN4_LENGTH                      equ 0001h
IOCWN_IOCWN4_MASK                        equ 0010h
IOCWN_IOCWN5_POSN                        equ 0005h
IOCWN_IOCWN5_POSITION                    equ 0005h
IOCWN_IOCWN5_SIZE                        equ 0001h
IOCWN_IOCWN5_LENGTH                      equ 0001h
IOCWN_IOCWN5_MASK                        equ 0020h
IOCWN_IOCWN6_POSN                        equ 0006h
IOCWN_IOCWN6_POSITION                    equ 0006h
IOCWN_IOCWN6_SIZE                        equ 0001h
IOCWN_IOCWN6_LENGTH                      equ 0001h
IOCWN_IOCWN6_MASK                        equ 0040h
IOCWN_IOCWN7_POSN                        equ 0007h
IOCWN_IOCWN7_POSITION                    equ 0007h
IOCWN_IOCWN7_SIZE                        equ 0001h
IOCWN_IOCWN7_LENGTH                      equ 0001h
IOCWN_IOCWN7_MASK                        equ 0080h

// Register: IOCWF
#define IOCWF IOCWF
IOCWF                                    equ 0459h
// bitfield definitions
IOCWF_IOCWF0_POSN                        equ 0000h
IOCWF_IOCWF0_POSITION                    equ 0000h
IOCWF_IOCWF0_SIZE                        equ 0001h
IOCWF_IOCWF0_LENGTH                      equ 0001h
IOCWF_IOCWF0_MASK                        equ 0001h
IOCWF_IOCWF1_POSN                        equ 0001h
IOCWF_IOCWF1_POSITION                    equ 0001h
IOCWF_IOCWF1_SIZE                        equ 0001h
IOCWF_IOCWF1_LENGTH                      equ 0001h
IOCWF_IOCWF1_MASK                        equ 0002h
IOCWF_IOCWF2_POSN                        equ 0002h
IOCWF_IOCWF2_POSITION                    equ 0002h
IOCWF_IOCWF2_SIZE                        equ 0001h
IOCWF_IOCWF2_LENGTH                      equ 0001h
IOCWF_IOCWF2_MASK                        equ 0004h
IOCWF_IOCWF3_POSN                        equ 0003h
IOCWF_IOCWF3_POSITION                    equ 0003h
IOCWF_IOCWF3_SIZE                        equ 0001h
IOCWF_IOCWF3_LENGTH                      equ 0001h
IOCWF_IOCWF3_MASK                        equ 0008h
IOCWF_IOCWF4_POSN                        equ 0004h
IOCWF_IOCWF4_POSITION                    equ 0004h
IOCWF_IOCWF4_SIZE                        equ 0001h
IOCWF_IOCWF4_LENGTH                      equ 0001h
IOCWF_IOCWF4_MASK                        equ 0010h
IOCWF_IOCWF5_POSN                        equ 0005h
IOCWF_IOCWF5_POSITION                    equ 0005h
IOCWF_IOCWF5_SIZE                        equ 0001h
IOCWF_IOCWF5_LENGTH                      equ 0001h
IOCWF_IOCWF5_MASK                        equ 0020h
IOCWF_IOCWF6_POSN                        equ 0006h
IOCWF_IOCWF6_POSITION                    equ 0006h
IOCWF_IOCWF6_SIZE                        equ 0001h
IOCWF_IOCWF6_LENGTH                      equ 0001h
IOCWF_IOCWF6_MASK                        equ 0040h
IOCWF_IOCWF7_POSN                        equ 0007h
IOCWF_IOCWF7_POSITION                    equ 0007h
IOCWF_IOCWF7_SIZE                        equ 0001h
IOCWF_IOCWF7_LENGTH                      equ 0001h
IOCWF_IOCWF7_MASK                        equ 0080h

// Register: IVTLOCK
#define IVTLOCK IVTLOCK
IVTLOCK                                  equ 0460h
// bitfield definitions
IVTLOCK_IVTLOCKED_POSN                   equ 0000h
IVTLOCK_IVTLOCKED_POSITION               equ 0000h
IVTLOCK_IVTLOCKED_SIZE                   equ 0001h
IVTLOCK_IVTLOCKED_LENGTH                 equ 0001h
IVTLOCK_IVTLOCKED_MASK                   equ 0001h

// Register: INTCON0
#define INTCON0 INTCON0
INTCON0                                  equ 0461h
// bitfield definitions
INTCON0_INT0EDG_POSN                     equ 0000h
INTCON0_INT0EDG_POSITION                 equ 0000h
INTCON0_INT0EDG_SIZE                     equ 0001h
INTCON0_INT0EDG_LENGTH                   equ 0001h
INTCON0_INT0EDG_MASK                     equ 0001h
INTCON0_INT1EDG_POSN                     equ 0001h
INTCON0_INT1EDG_POSITION                 equ 0001h
INTCON0_INT1EDG_SIZE                     equ 0001h
INTCON0_INT1EDG_LENGTH                   equ 0001h
INTCON0_INT1EDG_MASK                     equ 0002h
INTCON0_INT2EDG_POSN                     equ 0002h
INTCON0_INT2EDG_POSITION                 equ 0002h
INTCON0_INT2EDG_SIZE                     equ 0001h
INTCON0_INT2EDG_LENGTH                   equ 0001h
INTCON0_INT2EDG_MASK                     equ 0004h
INTCON0_IPEN_POSN                        equ 0005h
INTCON0_IPEN_POSITION                    equ 0005h
INTCON0_IPEN_SIZE                        equ 0001h
INTCON0_IPEN_LENGTH                      equ 0001h
INTCON0_IPEN_MASK                        equ 0020h
INTCON0_GIEL_POSN                        equ 0006h
INTCON0_GIEL_POSITION                    equ 0006h
INTCON0_GIEL_SIZE                        equ 0001h
INTCON0_GIEL_LENGTH                      equ 0001h
INTCON0_GIEL_MASK                        equ 0040h
INTCON0_GIE_POSN                         equ 0007h
INTCON0_GIE_POSITION                     equ 0007h
INTCON0_GIE_SIZE                         equ 0001h
INTCON0_GIE_LENGTH                       equ 0001h
INTCON0_GIE_MASK                         equ 0080h
INTCON0_GIEH_POSN                        equ 0007h
INTCON0_GIEH_POSITION                    equ 0007h
INTCON0_GIEH_SIZE                        equ 0001h
INTCON0_GIEH_LENGTH                      equ 0001h
INTCON0_GIEH_MASK                        equ 0080h

// Register: INTCON1
#define INTCON1 INTCON1
INTCON1                                  equ 0462h
// bitfield definitions
INTCON1_STAT_POSN                        equ 0006h
INTCON1_STAT_POSITION                    equ 0006h
INTCON1_STAT_SIZE                        equ 0002h
INTCON1_STAT_LENGTH                      equ 0002h
INTCON1_STAT_MASK                        equ 00C0h
INTCON1_STAT0_POSN                       equ 0006h
INTCON1_STAT0_POSITION                   equ 0006h
INTCON1_STAT0_SIZE                       equ 0001h
INTCON1_STAT0_LENGTH                     equ 0001h
INTCON1_STAT0_MASK                       equ 0040h
INTCON1_STAT1_POSN                       equ 0007h
INTCON1_STAT1_POSITION                   equ 0007h
INTCON1_STAT1_SIZE                       equ 0001h
INTCON1_STAT1_LENGTH                     equ 0001h
INTCON1_STAT1_MASK                       equ 0080h

// Register: IVTAD
#define IVTAD IVTAD
IVTAD                                    equ 0463h

// Register: IVTADL
#define IVTADL IVTADL
IVTADL                                   equ 0463h
// bitfield definitions
IVTADL_IVTADL_POSN                       equ 0000h
IVTADL_IVTADL_POSITION                   equ 0000h
IVTADL_IVTADL_SIZE                       equ 0008h
IVTADL_IVTADL_LENGTH                     equ 0008h
IVTADL_IVTADL_MASK                       equ 00FFh

// Register: IVTADH
#define IVTADH IVTADH
IVTADH                                   equ 0464h
// bitfield definitions
IVTADH_IVTADH_POSN                       equ 0000h
IVTADH_IVTADH_POSITION                   equ 0000h
IVTADH_IVTADH_SIZE                       equ 0008h
IVTADH_IVTADH_LENGTH                     equ 0008h
IVTADH_IVTADH_MASK                       equ 00FFh

// Register: IVTADU
#define IVTADU IVTADU
IVTADU                                   equ 0465h
// bitfield definitions
IVTADU_IVTADU_POSN                       equ 0000h
IVTADU_IVTADU_POSITION                   equ 0000h
IVTADU_IVTADU_SIZE                       equ 0005h
IVTADU_IVTADU_LENGTH                     equ 0005h
IVTADU_IVTADU_MASK                       equ 001Fh

// Register: IVTBASE
#define IVTBASE IVTBASE
IVTBASE                                  equ 0466h

// Register: IVTBASEL
#define IVTBASEL IVTBASEL
IVTBASEL                                 equ 0466h
// bitfield definitions
IVTBASEL_IVTBASEL_POSN                   equ 0000h
IVTBASEL_IVTBASEL_POSITION               equ 0000h
IVTBASEL_IVTBASEL_SIZE                   equ 0008h
IVTBASEL_IVTBASEL_LENGTH                 equ 0008h
IVTBASEL_IVTBASEL_MASK                   equ 00FFh

// Register: IVTBASEH
#define IVTBASEH IVTBASEH
IVTBASEH                                 equ 0467h
// bitfield definitions
IVTBASEH_IVTBASEH_POSN                   equ 0000h
IVTBASEH_IVTBASEH_POSITION               equ 0000h
IVTBASEH_IVTBASEH_SIZE                   equ 0008h
IVTBASEH_IVTBASEH_LENGTH                 equ 0008h
IVTBASEH_IVTBASEH_MASK                   equ 00FFh

// Register: IVTBASEU
#define IVTBASEU IVTBASEU
IVTBASEU                                 equ 0468h
// bitfield definitions
IVTBASEU_IVTBASEU_POSN                   equ 0000h
IVTBASEU_IVTBASEU_POSITION               equ 0000h
IVTBASEU_IVTBASEU_SIZE                   equ 0005h
IVTBASEU_IVTBASEU_LENGTH                 equ 0005h
IVTBASEU_IVTBASEU_MASK                   equ 001Fh

// Register: PIR0
#define PIR0 PIR0
PIR0                                     equ 0469h
// bitfield definitions
PIR0_SWIF_POSN                           equ 0000h
PIR0_SWIF_POSITION                       equ 0000h
PIR0_SWIF_SIZE                           equ 0001h
PIR0_SWIF_LENGTH                         equ 0001h
PIR0_SWIF_MASK                           equ 0001h
PIR0_INT0IF_POSN                         equ 0001h
PIR0_INT0IF_POSITION                     equ 0001h
PIR0_INT0IF_SIZE                         equ 0001h
PIR0_INT0IF_LENGTH                       equ 0001h
PIR0_INT0IF_MASK                         equ 0002h
PIR0_INT1IF_POSN                         equ 0002h
PIR0_INT1IF_POSITION                     equ 0002h
PIR0_INT1IF_SIZE                         equ 0001h
PIR0_INT1IF_LENGTH                       equ 0001h
PIR0_INT1IF_MASK                         equ 0004h
PIR0_INT2IF_POSN                         equ 0003h
PIR0_INT2IF_POSITION                     equ 0003h
PIR0_INT2IF_SIZE                         equ 0001h
PIR0_INT2IF_LENGTH                       equ 0001h
PIR0_INT2IF_MASK                         equ 0008h
PIR0_DMA1SCNTIF_POSN                     equ 0004h
PIR0_DMA1SCNTIF_POSITION                 equ 0004h
PIR0_DMA1SCNTIF_SIZE                     equ 0001h
PIR0_DMA1SCNTIF_LENGTH                   equ 0001h
PIR0_DMA1SCNTIF_MASK                     equ 0010h
PIR0_DMA1DCNTIF_POSN                     equ 0005h
PIR0_DMA1DCNTIF_POSITION                 equ 0005h
PIR0_DMA1DCNTIF_SIZE                     equ 0001h
PIR0_DMA1DCNTIF_LENGTH                   equ 0001h
PIR0_DMA1DCNTIF_MASK                     equ 0020h
PIR0_DMA1ORIF_POSN                       equ 0006h
PIR0_DMA1ORIF_POSITION                   equ 0006h
PIR0_DMA1ORIF_SIZE                       equ 0001h
PIR0_DMA1ORIF_LENGTH                     equ 0001h
PIR0_DMA1ORIF_MASK                       equ 0040h
PIR0_DMA1AIF_POSN                        equ 0007h
PIR0_DMA1AIF_POSITION                    equ 0007h
PIR0_DMA1AIF_SIZE                        equ 0001h
PIR0_DMA1AIF_LENGTH                      equ 0001h
PIR0_DMA1AIF_MASK                        equ 0080h

// Register: PIR1
#define PIR1 PIR1
PIR1                                     equ 046Ah
// bitfield definitions
PIR1_DMA2SCNTIF_POSN                     equ 0000h
PIR1_DMA2SCNTIF_POSITION                 equ 0000h
PIR1_DMA2SCNTIF_SIZE                     equ 0001h
PIR1_DMA2SCNTIF_LENGTH                   equ 0001h
PIR1_DMA2SCNTIF_MASK                     equ 0001h
PIR1_DMA2DCNTIF_POSN                     equ 0001h
PIR1_DMA2DCNTIF_POSITION                 equ 0001h
PIR1_DMA2DCNTIF_SIZE                     equ 0001h
PIR1_DMA2DCNTIF_LENGTH                   equ 0001h
PIR1_DMA2DCNTIF_MASK                     equ 0002h
PIR1_DMA2ORIF_POSN                       equ 0002h
PIR1_DMA2ORIF_POSITION                   equ 0002h
PIR1_DMA2ORIF_SIZE                       equ 0001h
PIR1_DMA2ORIF_LENGTH                     equ 0001h
PIR1_DMA2ORIF_MASK                       equ 0004h
PIR1_DMA2AIF_POSN                        equ 0003h
PIR1_DMA2AIF_POSITION                    equ 0003h
PIR1_DMA2AIF_SIZE                        equ 0001h
PIR1_DMA2AIF_LENGTH                      equ 0001h
PIR1_DMA2AIF_MASK                        equ 0008h
PIR1_DMA3SCNTIF_POSN                     equ 0004h
PIR1_DMA3SCNTIF_POSITION                 equ 0004h
PIR1_DMA3SCNTIF_SIZE                     equ 0001h
PIR1_DMA3SCNTIF_LENGTH                   equ 0001h
PIR1_DMA3SCNTIF_MASK                     equ 0010h
PIR1_DMA3DCNTIF_POSN                     equ 0005h
PIR1_DMA3DCNTIF_POSITION                 equ 0005h
PIR1_DMA3DCNTIF_SIZE                     equ 0001h
PIR1_DMA3DCNTIF_LENGTH                   equ 0001h
PIR1_DMA3DCNTIF_MASK                     equ 0020h
PIR1_DMA3ORIF_POSN                       equ 0006h
PIR1_DMA3ORIF_POSITION                   equ 0006h
PIR1_DMA3ORIF_SIZE                       equ 0001h
PIR1_DMA3ORIF_LENGTH                     equ 0001h
PIR1_DMA3ORIF_MASK                       equ 0040h
PIR1_DMA3AIF_POSN                        equ 0007h
PIR1_DMA3AIF_POSITION                    equ 0007h
PIR1_DMA3AIF_SIZE                        equ 0001h
PIR1_DMA3AIF_LENGTH                      equ 0001h
PIR1_DMA3AIF_MASK                        equ 0080h

// Register: PIR2
#define PIR2 PIR2
PIR2                                     equ 046Bh
// bitfield definitions
PIR2_DMA4SCNTIF_POSN                     equ 0000h
PIR2_DMA4SCNTIF_POSITION                 equ 0000h
PIR2_DMA4SCNTIF_SIZE                     equ 0001h
PIR2_DMA4SCNTIF_LENGTH                   equ 0001h
PIR2_DMA4SCNTIF_MASK                     equ 0001h
PIR2_DMA4DCNTIF_POSN                     equ 0001h
PIR2_DMA4DCNTIF_POSITION                 equ 0001h
PIR2_DMA4DCNTIF_SIZE                     equ 0001h
PIR2_DMA4DCNTIF_LENGTH                   equ 0001h
PIR2_DMA4DCNTIF_MASK                     equ 0002h
PIR2_DMA4ORIF_POSN                       equ 0002h
PIR2_DMA4ORIF_POSITION                   equ 0002h
PIR2_DMA4ORIF_SIZE                       equ 0001h
PIR2_DMA4ORIF_LENGTH                     equ 0001h
PIR2_DMA4ORIF_MASK                       equ 0004h
PIR2_DMA4AIF_POSN                        equ 0003h
PIR2_DMA4AIF_POSITION                    equ 0003h
PIR2_DMA4AIF_SIZE                        equ 0001h
PIR2_DMA4AIF_LENGTH                      equ 0001h
PIR2_DMA4AIF_MASK                        equ 0008h
PIR2_NVMIF_POSN                          equ 0004h
PIR2_NVMIF_POSITION                      equ 0004h
PIR2_NVMIF_SIZE                          equ 0001h
PIR2_NVMIF_LENGTH                        equ 0001h
PIR2_NVMIF_MASK                          equ 0010h
PIR2_CRCIF_POSN                          equ 0005h
PIR2_CRCIF_POSITION                      equ 0005h
PIR2_CRCIF_SIZE                          equ 0001h
PIR2_CRCIF_LENGTH                        equ 0001h
PIR2_CRCIF_MASK                          equ 0020h
PIR2_SCANIF_POSN                         equ 0006h
PIR2_SCANIF_POSITION                     equ 0006h
PIR2_SCANIF_SIZE                         equ 0001h
PIR2_SCANIF_LENGTH                       equ 0001h
PIR2_SCANIF_MASK                         equ 0040h
PIR2_ACTIF_POSN                          equ 0007h
PIR2_ACTIF_POSITION                      equ 0007h
PIR2_ACTIF_SIZE                          equ 0001h
PIR2_ACTIF_LENGTH                        equ 0001h
PIR2_ACTIF_MASK                          equ 0080h

// Register: PIR3
#define PIR3 PIR3
PIR3                                     equ 046Ch
// bitfield definitions
PIR3_CSWIF_POSN                          equ 0000h
PIR3_CSWIF_POSITION                      equ 0000h
PIR3_CSWIF_SIZE                          equ 0001h
PIR3_CSWIF_LENGTH                        equ 0001h
PIR3_CSWIF_MASK                          equ 0001h
PIR3_OSFIF_POSN                          equ 0001h
PIR3_OSFIF_POSITION                      equ 0001h
PIR3_OSFIF_SIZE                          equ 0001h
PIR3_OSFIF_LENGTH                        equ 0001h
PIR3_OSFIF_MASK                          equ 0002h
PIR3_VDDIO2IF_POSN                       equ 0002h
PIR3_VDDIO2IF_POSITION                   equ 0002h
PIR3_VDDIO2IF_SIZE                       equ 0001h
PIR3_VDDIO2IF_LENGTH                     equ 0001h
PIR3_VDDIO2IF_MASK                       equ 0004h
PIR3_VDDIO3IF_POSN                       equ 0003h
PIR3_VDDIO3IF_POSITION                   equ 0003h
PIR3_VDDIO3IF_SIZE                       equ 0001h
PIR3_VDDIO3IF_LENGTH                     equ 0001h
PIR3_VDDIO3IF_MASK                       equ 0008h
PIR3_IOCIF_POSN                          equ 0004h
PIR3_IOCIF_POSITION                      equ 0004h
PIR3_IOCIF_SIZE                          equ 0001h
PIR3_IOCIF_LENGTH                        equ 0001h
PIR3_IOCIF_MASK                          equ 0010h
PIR3_TMR0IF_POSN                         equ 0005h
PIR3_TMR0IF_POSITION                     equ 0005h
PIR3_TMR0IF_SIZE                         equ 0001h
PIR3_TMR0IF_LENGTH                       equ 0001h
PIR3_TMR0IF_MASK                         equ 0020h
PIR3_TMR1IF_POSN                         equ 0006h
PIR3_TMR1IF_POSITION                     equ 0006h
PIR3_TMR1IF_SIZE                         equ 0001h
PIR3_TMR1IF_LENGTH                       equ 0001h
PIR3_TMR1IF_MASK                         equ 0040h
PIR3_TMR1GIF_POSN                        equ 0007h
PIR3_TMR1GIF_POSITION                    equ 0007h
PIR3_TMR1GIF_SIZE                        equ 0001h
PIR3_TMR1GIF_LENGTH                      equ 0001h
PIR3_TMR1GIF_MASK                        equ 0080h

// Register: PIR4
#define PIR4 PIR4
PIR4                                     equ 046Dh
// bitfield definitions
PIR4_TMR2IF_POSN                         equ 0000h
PIR4_TMR2IF_POSITION                     equ 0000h
PIR4_TMR2IF_SIZE                         equ 0001h
PIR4_TMR2IF_LENGTH                       equ 0001h
PIR4_TMR2IF_MASK                         equ 0001h
PIR4_TMR4IF_POSN                         equ 0001h
PIR4_TMR4IF_POSITION                     equ 0001h
PIR4_TMR4IF_SIZE                         equ 0001h
PIR4_TMR4IF_LENGTH                       equ 0001h
PIR4_TMR4IF_MASK                         equ 0002h
PIR4_TU16AIF_POSN                        equ 0002h
PIR4_TU16AIF_POSITION                    equ 0002h
PIR4_TU16AIF_SIZE                        equ 0001h
PIR4_TU16AIF_LENGTH                      equ 0001h
PIR4_TU16AIF_MASK                        equ 0004h
PIR4_TU16BIF_POSN                        equ 0003h
PIR4_TU16BIF_POSITION                    equ 0003h
PIR4_TU16BIF_SIZE                        equ 0001h
PIR4_TU16BIF_LENGTH                      equ 0001h
PIR4_TU16BIF_MASK                        equ 0008h
PIR4_CCP1IF_POSN                         equ 0004h
PIR4_CCP1IF_POSITION                     equ 0004h
PIR4_CCP1IF_SIZE                         equ 0001h
PIR4_CCP1IF_LENGTH                       equ 0001h
PIR4_CCP1IF_MASK                         equ 0010h
PIR4_CCP2IF_POSN                         equ 0005h
PIR4_CCP2IF_POSITION                     equ 0005h
PIR4_CCP2IF_SIZE                         equ 0001h
PIR4_CCP2IF_LENGTH                       equ 0001h
PIR4_CCP2IF_MASK                         equ 0020h
PIR4_PWM1PIF_POSN                        equ 0006h
PIR4_PWM1PIF_POSITION                    equ 0006h
PIR4_PWM1PIF_SIZE                        equ 0001h
PIR4_PWM1PIF_LENGTH                      equ 0001h
PIR4_PWM1PIF_MASK                        equ 0040h
PIR4_PWM1IF_POSN                         equ 0007h
PIR4_PWM1IF_POSITION                     equ 0007h
PIR4_PWM1IF_SIZE                         equ 0001h
PIR4_PWM1IF_LENGTH                       equ 0001h
PIR4_PWM1IF_MASK                         equ 0080h

// Register: PIR5
#define PIR5 PIR5
PIR5                                     equ 046Eh
// bitfield definitions
PIR5_PWM2PIF_POSN                        equ 0000h
PIR5_PWM2PIF_POSITION                    equ 0000h
PIR5_PWM2PIF_SIZE                        equ 0001h
PIR5_PWM2PIF_LENGTH                      equ 0001h
PIR5_PWM2PIF_MASK                        equ 0001h
PIR5_PWM2IF_POSN                         equ 0001h
PIR5_PWM2IF_POSITION                     equ 0001h
PIR5_PWM2IF_SIZE                         equ 0001h
PIR5_PWM2IF_LENGTH                       equ 0001h
PIR5_PWM2IF_MASK                         equ 0002h
PIR5_CWG1IF_POSN                         equ 0002h
PIR5_CWG1IF_POSITION                     equ 0002h
PIR5_CWG1IF_SIZE                         equ 0001h
PIR5_CWG1IF_LENGTH                       equ 0001h
PIR5_CWG1IF_MASK                         equ 0004h
PIR5_CLC1IF_POSN                         equ 0003h
PIR5_CLC1IF_POSITION                     equ 0003h
PIR5_CLC1IF_SIZE                         equ 0001h
PIR5_CLC1IF_LENGTH                       equ 0001h
PIR5_CLC1IF_MASK                         equ 0008h
PIR5_CLC2IF_POSN                         equ 0004h
PIR5_CLC2IF_POSITION                     equ 0004h
PIR5_CLC2IF_SIZE                         equ 0001h
PIR5_CLC2IF_LENGTH                       equ 0001h
PIR5_CLC2IF_MASK                         equ 0010h
PIR5_CLC3IF_POSN                         equ 0005h
PIR5_CLC3IF_POSITION                     equ 0005h
PIR5_CLC3IF_SIZE                         equ 0001h
PIR5_CLC3IF_LENGTH                       equ 0001h
PIR5_CLC3IF_MASK                         equ 0020h
PIR5_CLC4IF_POSN                         equ 0006h
PIR5_CLC4IF_POSITION                     equ 0006h
PIR5_CLC4IF_SIZE                         equ 0001h
PIR5_CLC4IF_LENGTH                       equ 0001h
PIR5_CLC4IF_MASK                         equ 0040h
PIR5_IOCSRIF_POSN                        equ 0007h
PIR5_IOCSRIF_POSITION                    equ 0007h
PIR5_IOCSRIF_SIZE                        equ 0001h
PIR5_IOCSRIF_LENGTH                      equ 0001h
PIR5_IOCSRIF_MASK                        equ 0080h

// Register: PIR6
#define PIR6 PIR6
PIR6                                     equ 046Fh
// bitfield definitions
PIR6_U1RXIF_POSN                         equ 0000h
PIR6_U1RXIF_POSITION                     equ 0000h
PIR6_U1RXIF_SIZE                         equ 0001h
PIR6_U1RXIF_LENGTH                       equ 0001h
PIR6_U1RXIF_MASK                         equ 0001h
PIR6_U1TXIF_POSN                         equ 0001h
PIR6_U1TXIF_POSITION                     equ 0001h
PIR6_U1TXIF_SIZE                         equ 0001h
PIR6_U1TXIF_LENGTH                       equ 0001h
PIR6_U1TXIF_MASK                         equ 0002h
PIR6_U1IF_POSN                           equ 0002h
PIR6_U1IF_POSITION                       equ 0002h
PIR6_U1IF_SIZE                           equ 0001h
PIR6_U1IF_LENGTH                         equ 0001h
PIR6_U1IF_MASK                           equ 0004h
PIR6_U1EIF_POSN                          equ 0003h
PIR6_U1EIF_POSITION                      equ 0003h
PIR6_U1EIF_SIZE                          equ 0001h
PIR6_U1EIF_LENGTH                        equ 0001h
PIR6_U1EIF_MASK                          equ 0008h
PIR6_U2RXIF_POSN                         equ 0004h
PIR6_U2RXIF_POSITION                     equ 0004h
PIR6_U2RXIF_SIZE                         equ 0001h
PIR6_U2RXIF_LENGTH                       equ 0001h
PIR6_U2RXIF_MASK                         equ 0010h
PIR6_U2TXIF_POSN                         equ 0005h
PIR6_U2TXIF_POSITION                     equ 0005h
PIR6_U2TXIF_SIZE                         equ 0001h
PIR6_U2TXIF_LENGTH                       equ 0001h
PIR6_U2TXIF_MASK                         equ 0020h
PIR6_U2IF_POSN                           equ 0006h
PIR6_U2IF_POSITION                       equ 0006h
PIR6_U2IF_SIZE                           equ 0001h
PIR6_U2IF_LENGTH                         equ 0001h
PIR6_U2IF_MASK                           equ 0040h
PIR6_U2EIF_POSN                          equ 0007h
PIR6_U2EIF_POSITION                      equ 0007h
PIR6_U2EIF_SIZE                          equ 0001h
PIR6_U2EIF_LENGTH                        equ 0001h
PIR6_U2EIF_MASK                          equ 0080h

// Register: PIR7
#define PIR7 PIR7
PIR7                                     equ 0470h
// bitfield definitions
PIR7_SPI1RXIF_POSN                       equ 0000h
PIR7_SPI1RXIF_POSITION                   equ 0000h
PIR7_SPI1RXIF_SIZE                       equ 0001h
PIR7_SPI1RXIF_LENGTH                     equ 0001h
PIR7_SPI1RXIF_MASK                       equ 0001h
PIR7_SPI1TXIF_POSN                       equ 0001h
PIR7_SPI1TXIF_POSITION                   equ 0001h
PIR7_SPI1TXIF_SIZE                       equ 0001h
PIR7_SPI1TXIF_LENGTH                     equ 0001h
PIR7_SPI1TXIF_MASK                       equ 0002h
PIR7_SPI1IF_POSN                         equ 0002h
PIR7_SPI1IF_POSITION                     equ 0002h
PIR7_SPI1IF_SIZE                         equ 0001h
PIR7_SPI1IF_LENGTH                       equ 0001h
PIR7_SPI1IF_MASK                         equ 0004h
PIR7_I2C1RXIF_POSN                       equ 0003h
PIR7_I2C1RXIF_POSITION                   equ 0003h
PIR7_I2C1RXIF_SIZE                       equ 0001h
PIR7_I2C1RXIF_LENGTH                     equ 0001h
PIR7_I2C1RXIF_MASK                       equ 0008h
PIR7_I2C1TXIF_POSN                       equ 0004h
PIR7_I2C1TXIF_POSITION                   equ 0004h
PIR7_I2C1TXIF_SIZE                       equ 0001h
PIR7_I2C1TXIF_LENGTH                     equ 0001h
PIR7_I2C1TXIF_MASK                       equ 0010h
PIR7_I2C1IF_POSN                         equ 0005h
PIR7_I2C1IF_POSITION                     equ 0005h
PIR7_I2C1IF_SIZE                         equ 0001h
PIR7_I2C1IF_LENGTH                       equ 0001h
PIR7_I2C1IF_MASK                         equ 0020h
PIR7_I2C1EIF_POSN                        equ 0006h
PIR7_I2C1EIF_POSITION                    equ 0006h
PIR7_I2C1EIF_SIZE                        equ 0001h
PIR7_I2C1EIF_LENGTH                      equ 0001h
PIR7_I2C1EIF_MASK                        equ 0040h

// Register: PIR8
#define PIR8 PIR8
PIR8                                     equ 0471h
// bitfield definitions
PIR8_I3C1RXIF_POSN                       equ 0000h
PIR8_I3C1RXIF_POSITION                   equ 0000h
PIR8_I3C1RXIF_SIZE                       equ 0001h
PIR8_I3C1RXIF_LENGTH                     equ 0001h
PIR8_I3C1RXIF_MASK                       equ 0001h
PIR8_I3C1TXIF_POSN                       equ 0001h
PIR8_I3C1TXIF_POSITION                   equ 0001h
PIR8_I3C1TXIF_SIZE                       equ 0001h
PIR8_I3C1TXIF_LENGTH                     equ 0001h
PIR8_I3C1TXIF_MASK                       equ 0002h
PIR8_I3C1IF_POSN                         equ 0002h
PIR8_I3C1IF_POSITION                     equ 0002h
PIR8_I3C1IF_SIZE                         equ 0001h
PIR8_I3C1IF_LENGTH                       equ 0001h
PIR8_I3C1IF_MASK                         equ 0004h
PIR8_I3C1EIF_POSN                        equ 0003h
PIR8_I3C1EIF_POSITION                    equ 0003h
PIR8_I3C1EIF_SIZE                        equ 0001h
PIR8_I3C1EIF_LENGTH                      equ 0001h
PIR8_I3C1EIF_MASK                        equ 0008h
PIR8_I3C1RIF_POSN                        equ 0004h
PIR8_I3C1RIF_POSITION                    equ 0004h
PIR8_I3C1RIF_SIZE                        equ 0001h
PIR8_I3C1RIF_LENGTH                      equ 0001h
PIR8_I3C1RIF_MASK                        equ 0010h

// Register: PIR9
#define PIR9 PIR9
PIR9                                     equ 0472h
// bitfield definitions
PIR9_I3C2RXIF_POSN                       equ 0000h
PIR9_I3C2RXIF_POSITION                   equ 0000h
PIR9_I3C2RXIF_SIZE                       equ 0001h
PIR9_I3C2RXIF_LENGTH                     equ 0001h
PIR9_I3C2RXIF_MASK                       equ 0001h
PIR9_I3C2TXIF_POSN                       equ 0001h
PIR9_I3C2TXIF_POSITION                   equ 0001h
PIR9_I3C2TXIF_SIZE                       equ 0001h
PIR9_I3C2TXIF_LENGTH                     equ 0001h
PIR9_I3C2TXIF_MASK                       equ 0002h
PIR9_I3C2IF_POSN                         equ 0002h
PIR9_I3C2IF_POSITION                     equ 0002h
PIR9_I3C2IF_SIZE                         equ 0001h
PIR9_I3C2IF_LENGTH                       equ 0001h
PIR9_I3C2IF_MASK                         equ 0004h
PIR9_I3C2EIF_POSN                        equ 0003h
PIR9_I3C2EIF_POSITION                    equ 0003h
PIR9_I3C2EIF_SIZE                        equ 0001h
PIR9_I3C2EIF_LENGTH                      equ 0001h
PIR9_I3C2EIF_MASK                        equ 0008h
PIR9_I3C2RIF_POSN                        equ 0004h
PIR9_I3C2RIF_POSITION                    equ 0004h
PIR9_I3C2RIF_SIZE                        equ 0001h
PIR9_I3C2RIF_LENGTH                      equ 0001h
PIR9_I3C2RIF_MASK                        equ 0010h
PIR9_HLVDIF_POSN                         equ 0005h
PIR9_HLVDIF_POSITION                     equ 0005h
PIR9_HLVDIF_SIZE                         equ 0001h
PIR9_HLVDIF_LENGTH                       equ 0001h
PIR9_HLVDIF_MASK                         equ 0020h
PIR9_ADIF_POSN                           equ 0006h
PIR9_ADIF_POSITION                       equ 0006h
PIR9_ADIF_SIZE                           equ 0001h
PIR9_ADIF_LENGTH                         equ 0001h
PIR9_ADIF_MASK                           equ 0040h
PIR9_ADTIF_POSN                          equ 0007h
PIR9_ADTIF_POSITION                      equ 0007h
PIR9_ADTIF_SIZE                          equ 0001h
PIR9_ADTIF_LENGTH                        equ 0001h
PIR9_ADTIF_MASK                          equ 0080h

// Register: PIE0
#define PIE0 PIE0
PIE0                                     equ 0473h
// bitfield definitions
PIE0_SWIE_POSN                           equ 0000h
PIE0_SWIE_POSITION                       equ 0000h
PIE0_SWIE_SIZE                           equ 0001h
PIE0_SWIE_LENGTH                         equ 0001h
PIE0_SWIE_MASK                           equ 0001h
PIE0_INT0IE_POSN                         equ 0001h
PIE0_INT0IE_POSITION                     equ 0001h
PIE0_INT0IE_SIZE                         equ 0001h
PIE0_INT0IE_LENGTH                       equ 0001h
PIE0_INT0IE_MASK                         equ 0002h
PIE0_INT1IE_POSN                         equ 0002h
PIE0_INT1IE_POSITION                     equ 0002h
PIE0_INT1IE_SIZE                         equ 0001h
PIE0_INT1IE_LENGTH                       equ 0001h
PIE0_INT1IE_MASK                         equ 0004h
PIE0_INT2IE_POSN                         equ 0003h
PIE0_INT2IE_POSITION                     equ 0003h
PIE0_INT2IE_SIZE                         equ 0001h
PIE0_INT2IE_LENGTH                       equ 0001h
PIE0_INT2IE_MASK                         equ 0008h
PIE0_DMA1SCNTIE_POSN                     equ 0004h
PIE0_DMA1SCNTIE_POSITION                 equ 0004h
PIE0_DMA1SCNTIE_SIZE                     equ 0001h
PIE0_DMA1SCNTIE_LENGTH                   equ 0001h
PIE0_DMA1SCNTIE_MASK                     equ 0010h
PIE0_DMA1DCNTIE_POSN                     equ 0005h
PIE0_DMA1DCNTIE_POSITION                 equ 0005h
PIE0_DMA1DCNTIE_SIZE                     equ 0001h
PIE0_DMA1DCNTIE_LENGTH                   equ 0001h
PIE0_DMA1DCNTIE_MASK                     equ 0020h
PIE0_DMA1ORIE_POSN                       equ 0006h
PIE0_DMA1ORIE_POSITION                   equ 0006h
PIE0_DMA1ORIE_SIZE                       equ 0001h
PIE0_DMA1ORIE_LENGTH                     equ 0001h
PIE0_DMA1ORIE_MASK                       equ 0040h
PIE0_DMA1AIE_POSN                        equ 0007h
PIE0_DMA1AIE_POSITION                    equ 0007h
PIE0_DMA1AIE_SIZE                        equ 0001h
PIE0_DMA1AIE_LENGTH                      equ 0001h
PIE0_DMA1AIE_MASK                        equ 0080h

// Register: PIE1
#define PIE1 PIE1
PIE1                                     equ 0474h
// bitfield definitions
PIE1_DMA2SCNTIE_POSN                     equ 0000h
PIE1_DMA2SCNTIE_POSITION                 equ 0000h
PIE1_DMA2SCNTIE_SIZE                     equ 0001h
PIE1_DMA2SCNTIE_LENGTH                   equ 0001h
PIE1_DMA2SCNTIE_MASK                     equ 0001h
PIE1_DMA2DCNTIE_POSN                     equ 0001h
PIE1_DMA2DCNTIE_POSITION                 equ 0001h
PIE1_DMA2DCNTIE_SIZE                     equ 0001h
PIE1_DMA2DCNTIE_LENGTH                   equ 0001h
PIE1_DMA2DCNTIE_MASK                     equ 0002h
PIE1_DMA2ORIE_POSN                       equ 0002h
PIE1_DMA2ORIE_POSITION                   equ 0002h
PIE1_DMA2ORIE_SIZE                       equ 0001h
PIE1_DMA2ORIE_LENGTH                     equ 0001h
PIE1_DMA2ORIE_MASK                       equ 0004h
PIE1_DMA2AIE_POSN                        equ 0003h
PIE1_DMA2AIE_POSITION                    equ 0003h
PIE1_DMA2AIE_SIZE                        equ 0001h
PIE1_DMA2AIE_LENGTH                      equ 0001h
PIE1_DMA2AIE_MASK                        equ 0008h
PIE1_DMA3SCNTIE_POSN                     equ 0004h
PIE1_DMA3SCNTIE_POSITION                 equ 0004h
PIE1_DMA3SCNTIE_SIZE                     equ 0001h
PIE1_DMA3SCNTIE_LENGTH                   equ 0001h
PIE1_DMA3SCNTIE_MASK                     equ 0010h
PIE1_DMA3DCNTIE_POSN                     equ 0005h
PIE1_DMA3DCNTIE_POSITION                 equ 0005h
PIE1_DMA3DCNTIE_SIZE                     equ 0001h
PIE1_DMA3DCNTIE_LENGTH                   equ 0001h
PIE1_DMA3DCNTIE_MASK                     equ 0020h
PIE1_DMA3ORIE_POSN                       equ 0006h
PIE1_DMA3ORIE_POSITION                   equ 0006h
PIE1_DMA3ORIE_SIZE                       equ 0001h
PIE1_DMA3ORIE_LENGTH                     equ 0001h
PIE1_DMA3ORIE_MASK                       equ 0040h
PIE1_DMA3AIE_POSN                        equ 0007h
PIE1_DMA3AIE_POSITION                    equ 0007h
PIE1_DMA3AIE_SIZE                        equ 0001h
PIE1_DMA3AIE_LENGTH                      equ 0001h
PIE1_DMA3AIE_MASK                        equ 0080h

// Register: PIE2
#define PIE2 PIE2
PIE2                                     equ 0475h
// bitfield definitions
PIE2_DMA4SCNTIE_POSN                     equ 0000h
PIE2_DMA4SCNTIE_POSITION                 equ 0000h
PIE2_DMA4SCNTIE_SIZE                     equ 0001h
PIE2_DMA4SCNTIE_LENGTH                   equ 0001h
PIE2_DMA4SCNTIE_MASK                     equ 0001h
PIE2_DMA4DCNTIE_POSN                     equ 0001h
PIE2_DMA4DCNTIE_POSITION                 equ 0001h
PIE2_DMA4DCNTIE_SIZE                     equ 0001h
PIE2_DMA4DCNTIE_LENGTH                   equ 0001h
PIE2_DMA4DCNTIE_MASK                     equ 0002h
PIE2_DMA4ORIE_POSN                       equ 0002h
PIE2_DMA4ORIE_POSITION                   equ 0002h
PIE2_DMA4ORIE_SIZE                       equ 0001h
PIE2_DMA4ORIE_LENGTH                     equ 0001h
PIE2_DMA4ORIE_MASK                       equ 0004h
PIE2_DMA4AIE_POSN                        equ 0003h
PIE2_DMA4AIE_POSITION                    equ 0003h
PIE2_DMA4AIE_SIZE                        equ 0001h
PIE2_DMA4AIE_LENGTH                      equ 0001h
PIE2_DMA4AIE_MASK                        equ 0008h
PIE2_NVMIE_POSN                          equ 0004h
PIE2_NVMIE_POSITION                      equ 0004h
PIE2_NVMIE_SIZE                          equ 0001h
PIE2_NVMIE_LENGTH                        equ 0001h
PIE2_NVMIE_MASK                          equ 0010h
PIE2_CRCIE_POSN                          equ 0005h
PIE2_CRCIE_POSITION                      equ 0005h
PIE2_CRCIE_SIZE                          equ 0001h
PIE2_CRCIE_LENGTH                        equ 0001h
PIE2_CRCIE_MASK                          equ 0020h
PIE2_SCANIE_POSN                         equ 0006h
PIE2_SCANIE_POSITION                     equ 0006h
PIE2_SCANIE_SIZE                         equ 0001h
PIE2_SCANIE_LENGTH                       equ 0001h
PIE2_SCANIE_MASK                         equ 0040h
PIE2_ACTIE_POSN                          equ 0007h
PIE2_ACTIE_POSITION                      equ 0007h
PIE2_ACTIE_SIZE                          equ 0001h
PIE2_ACTIE_LENGTH                        equ 0001h
PIE2_ACTIE_MASK                          equ 0080h

// Register: PIE3
#define PIE3 PIE3
PIE3                                     equ 0476h
// bitfield definitions
PIE3_CSWIE_POSN                          equ 0000h
PIE3_CSWIE_POSITION                      equ 0000h
PIE3_CSWIE_SIZE                          equ 0001h
PIE3_CSWIE_LENGTH                        equ 0001h
PIE3_CSWIE_MASK                          equ 0001h
PIE3_OSFIE_POSN                          equ 0001h
PIE3_OSFIE_POSITION                      equ 0001h
PIE3_OSFIE_SIZE                          equ 0001h
PIE3_OSFIE_LENGTH                        equ 0001h
PIE3_OSFIE_MASK                          equ 0002h
PIE3_VDDIO2IE_POSN                       equ 0002h
PIE3_VDDIO2IE_POSITION                   equ 0002h
PIE3_VDDIO2IE_SIZE                       equ 0001h
PIE3_VDDIO2IE_LENGTH                     equ 0001h
PIE3_VDDIO2IE_MASK                       equ 0004h
PIE3_VDDIO3IE_POSN                       equ 0003h
PIE3_VDDIO3IE_POSITION                   equ 0003h
PIE3_VDDIO3IE_SIZE                       equ 0001h
PIE3_VDDIO3IE_LENGTH                     equ 0001h
PIE3_VDDIO3IE_MASK                       equ 0008h
PIE3_IOCIE_POSN                          equ 0004h
PIE3_IOCIE_POSITION                      equ 0004h
PIE3_IOCIE_SIZE                          equ 0001h
PIE3_IOCIE_LENGTH                        equ 0001h
PIE3_IOCIE_MASK                          equ 0010h
PIE3_TMR0IE_POSN                         equ 0005h
PIE3_TMR0IE_POSITION                     equ 0005h
PIE3_TMR0IE_SIZE                         equ 0001h
PIE3_TMR0IE_LENGTH                       equ 0001h
PIE3_TMR0IE_MASK                         equ 0020h
PIE3_TMR1IE_POSN                         equ 0006h
PIE3_TMR1IE_POSITION                     equ 0006h
PIE3_TMR1IE_SIZE                         equ 0001h
PIE3_TMR1IE_LENGTH                       equ 0001h
PIE3_TMR1IE_MASK                         equ 0040h
PIE3_TMR1GIE_POSN                        equ 0007h
PIE3_TMR1GIE_POSITION                    equ 0007h
PIE3_TMR1GIE_SIZE                        equ 0001h
PIE3_TMR1GIE_LENGTH                      equ 0001h
PIE3_TMR1GIE_MASK                        equ 0080h

// Register: PIE4
#define PIE4 PIE4
PIE4                                     equ 0477h
// bitfield definitions
PIE4_TMR2IE_POSN                         equ 0000h
PIE4_TMR2IE_POSITION                     equ 0000h
PIE4_TMR2IE_SIZE                         equ 0001h
PIE4_TMR2IE_LENGTH                       equ 0001h
PIE4_TMR2IE_MASK                         equ 0001h
PIE4_TMR4IE_POSN                         equ 0001h
PIE4_TMR4IE_POSITION                     equ 0001h
PIE4_TMR4IE_SIZE                         equ 0001h
PIE4_TMR4IE_LENGTH                       equ 0001h
PIE4_TMR4IE_MASK                         equ 0002h
PIE4_TU16AIE_POSN                        equ 0002h
PIE4_TU16AIE_POSITION                    equ 0002h
PIE4_TU16AIE_SIZE                        equ 0001h
PIE4_TU16AIE_LENGTH                      equ 0001h
PIE4_TU16AIE_MASK                        equ 0004h
PIE4_TU16BIE_POSN                        equ 0003h
PIE4_TU16BIE_POSITION                    equ 0003h
PIE4_TU16BIE_SIZE                        equ 0001h
PIE4_TU16BIE_LENGTH                      equ 0001h
PIE4_TU16BIE_MASK                        equ 0008h
PIE4_CCP1IE_POSN                         equ 0004h
PIE4_CCP1IE_POSITION                     equ 0004h
PIE4_CCP1IE_SIZE                         equ 0001h
PIE4_CCP1IE_LENGTH                       equ 0001h
PIE4_CCP1IE_MASK                         equ 0010h
PIE4_CCP2IE_POSN                         equ 0005h
PIE4_CCP2IE_POSITION                     equ 0005h
PIE4_CCP2IE_SIZE                         equ 0001h
PIE4_CCP2IE_LENGTH                       equ 0001h
PIE4_CCP2IE_MASK                         equ 0020h
PIE4_PWM1PIE_POSN                        equ 0006h
PIE4_PWM1PIE_POSITION                    equ 0006h
PIE4_PWM1PIE_SIZE                        equ 0001h
PIE4_PWM1PIE_LENGTH                      equ 0001h
PIE4_PWM1PIE_MASK                        equ 0040h
PIE4_PWM1IE_POSN                         equ 0007h
PIE4_PWM1IE_POSITION                     equ 0007h
PIE4_PWM1IE_SIZE                         equ 0001h
PIE4_PWM1IE_LENGTH                       equ 0001h
PIE4_PWM1IE_MASK                         equ 0080h

// Register: PIE5
#define PIE5 PIE5
PIE5                                     equ 0478h
// bitfield definitions
PIE5_PWM2PIE_POSN                        equ 0000h
PIE5_PWM2PIE_POSITION                    equ 0000h
PIE5_PWM2PIE_SIZE                        equ 0001h
PIE5_PWM2PIE_LENGTH                      equ 0001h
PIE5_PWM2PIE_MASK                        equ 0001h
PIE5_PWM2IE_POSN                         equ 0001h
PIE5_PWM2IE_POSITION                     equ 0001h
PIE5_PWM2IE_SIZE                         equ 0001h
PIE5_PWM2IE_LENGTH                       equ 0001h
PIE5_PWM2IE_MASK                         equ 0002h
PIE5_CWG1IE_POSN                         equ 0002h
PIE5_CWG1IE_POSITION                     equ 0002h
PIE5_CWG1IE_SIZE                         equ 0001h
PIE5_CWG1IE_LENGTH                       equ 0001h
PIE5_CWG1IE_MASK                         equ 0004h
PIE5_CLC1IE_POSN                         equ 0003h
PIE5_CLC1IE_POSITION                     equ 0003h
PIE5_CLC1IE_SIZE                         equ 0001h
PIE5_CLC1IE_LENGTH                       equ 0001h
PIE5_CLC1IE_MASK                         equ 0008h
PIE5_CLC2IE_POSN                         equ 0004h
PIE5_CLC2IE_POSITION                     equ 0004h
PIE5_CLC2IE_SIZE                         equ 0001h
PIE5_CLC2IE_LENGTH                       equ 0001h
PIE5_CLC2IE_MASK                         equ 0010h
PIE5_CLC3IE_POSN                         equ 0005h
PIE5_CLC3IE_POSITION                     equ 0005h
PIE5_CLC3IE_SIZE                         equ 0001h
PIE5_CLC3IE_LENGTH                       equ 0001h
PIE5_CLC3IE_MASK                         equ 0020h
PIE5_CLC4IE_POSN                         equ 0006h
PIE5_CLC4IE_POSITION                     equ 0006h
PIE5_CLC4IE_SIZE                         equ 0001h
PIE5_CLC4IE_LENGTH                       equ 0001h
PIE5_CLC4IE_MASK                         equ 0040h
PIE5_IOCSRIE_POSN                        equ 0007h
PIE5_IOCSRIE_POSITION                    equ 0007h
PIE5_IOCSRIE_SIZE                        equ 0001h
PIE5_IOCSRIE_LENGTH                      equ 0001h
PIE5_IOCSRIE_MASK                        equ 0080h

// Register: PIE6
#define PIE6 PIE6
PIE6                                     equ 0479h
// bitfield definitions
PIE6_U1RXIE_POSN                         equ 0000h
PIE6_U1RXIE_POSITION                     equ 0000h
PIE6_U1RXIE_SIZE                         equ 0001h
PIE6_U1RXIE_LENGTH                       equ 0001h
PIE6_U1RXIE_MASK                         equ 0001h
PIE6_U1TXIE_POSN                         equ 0001h
PIE6_U1TXIE_POSITION                     equ 0001h
PIE6_U1TXIE_SIZE                         equ 0001h
PIE6_U1TXIE_LENGTH                       equ 0001h
PIE6_U1TXIE_MASK                         equ 0002h
PIE6_U1IE_POSN                           equ 0002h
PIE6_U1IE_POSITION                       equ 0002h
PIE6_U1IE_SIZE                           equ 0001h
PIE6_U1IE_LENGTH                         equ 0001h
PIE6_U1IE_MASK                           equ 0004h
PIE6_U1EIE_POSN                          equ 0003h
PIE6_U1EIE_POSITION                      equ 0003h
PIE6_U1EIE_SIZE                          equ 0001h
PIE6_U1EIE_LENGTH                        equ 0001h
PIE6_U1EIE_MASK                          equ 0008h
PIE6_U2RXIE_POSN                         equ 0004h
PIE6_U2RXIE_POSITION                     equ 0004h
PIE6_U2RXIE_SIZE                         equ 0001h
PIE6_U2RXIE_LENGTH                       equ 0001h
PIE6_U2RXIE_MASK                         equ 0010h
PIE6_U2TXIE_POSN                         equ 0005h
PIE6_U2TXIE_POSITION                     equ 0005h
PIE6_U2TXIE_SIZE                         equ 0001h
PIE6_U2TXIE_LENGTH                       equ 0001h
PIE6_U2TXIE_MASK                         equ 0020h
PIE6_U2IE_POSN                           equ 0006h
PIE6_U2IE_POSITION                       equ 0006h
PIE6_U2IE_SIZE                           equ 0001h
PIE6_U2IE_LENGTH                         equ 0001h
PIE6_U2IE_MASK                           equ 0040h
PIE6_U2EIE_POSN                          equ 0007h
PIE6_U2EIE_POSITION                      equ 0007h
PIE6_U2EIE_SIZE                          equ 0001h
PIE6_U2EIE_LENGTH                        equ 0001h
PIE6_U2EIE_MASK                          equ 0080h

// Register: PIE7
#define PIE7 PIE7
PIE7                                     equ 047Ah
// bitfield definitions
PIE7_SPI1RXIE_POSN                       equ 0000h
PIE7_SPI1RXIE_POSITION                   equ 0000h
PIE7_SPI1RXIE_SIZE                       equ 0001h
PIE7_SPI1RXIE_LENGTH                     equ 0001h
PIE7_SPI1RXIE_MASK                       equ 0001h
PIE7_SPI1TXIE_POSN                       equ 0001h
PIE7_SPI1TXIE_POSITION                   equ 0001h
PIE7_SPI1TXIE_SIZE                       equ 0001h
PIE7_SPI1TXIE_LENGTH                     equ 0001h
PIE7_SPI1TXIE_MASK                       equ 0002h
PIE7_SPI1IE_POSN                         equ 0002h
PIE7_SPI1IE_POSITION                     equ 0002h
PIE7_SPI1IE_SIZE                         equ 0001h
PIE7_SPI1IE_LENGTH                       equ 0001h
PIE7_SPI1IE_MASK                         equ 0004h
PIE7_I2C1RXIE_POSN                       equ 0003h
PIE7_I2C1RXIE_POSITION                   equ 0003h
PIE7_I2C1RXIE_SIZE                       equ 0001h
PIE7_I2C1RXIE_LENGTH                     equ 0001h
PIE7_I2C1RXIE_MASK                       equ 0008h
PIE7_I2C1TXIE_POSN                       equ 0004h
PIE7_I2C1TXIE_POSITION                   equ 0004h
PIE7_I2C1TXIE_SIZE                       equ 0001h
PIE7_I2C1TXIE_LENGTH                     equ 0001h
PIE7_I2C1TXIE_MASK                       equ 0010h
PIE7_I2C1IE_POSN                         equ 0005h
PIE7_I2C1IE_POSITION                     equ 0005h
PIE7_I2C1IE_SIZE                         equ 0001h
PIE7_I2C1IE_LENGTH                       equ 0001h
PIE7_I2C1IE_MASK                         equ 0020h
PIE7_I2C1EIE_POSN                        equ 0006h
PIE7_I2C1EIE_POSITION                    equ 0006h
PIE7_I2C1EIE_SIZE                        equ 0001h
PIE7_I2C1EIE_LENGTH                      equ 0001h
PIE7_I2C1EIE_MASK                        equ 0040h

// Register: PIE8
#define PIE8 PIE8
PIE8                                     equ 047Bh
// bitfield definitions
PIE8_I3C1RXIE_POSN                       equ 0000h
PIE8_I3C1RXIE_POSITION                   equ 0000h
PIE8_I3C1RXIE_SIZE                       equ 0001h
PIE8_I3C1RXIE_LENGTH                     equ 0001h
PIE8_I3C1RXIE_MASK                       equ 0001h
PIE8_I3C1TXIE_POSN                       equ 0001h
PIE8_I3C1TXIE_POSITION                   equ 0001h
PIE8_I3C1TXIE_SIZE                       equ 0001h
PIE8_I3C1TXIE_LENGTH                     equ 0001h
PIE8_I3C1TXIE_MASK                       equ 0002h
PIE8_I3C1IE_POSN                         equ 0002h
PIE8_I3C1IE_POSITION                     equ 0002h
PIE8_I3C1IE_SIZE                         equ 0001h
PIE8_I3C1IE_LENGTH                       equ 0001h
PIE8_I3C1IE_MASK                         equ 0004h
PIE8_I3C1EIE_POSN                        equ 0003h
PIE8_I3C1EIE_POSITION                    equ 0003h
PIE8_I3C1EIE_SIZE                        equ 0001h
PIE8_I3C1EIE_LENGTH                      equ 0001h
PIE8_I3C1EIE_MASK                        equ 0008h
PIE8_I3C1RIE_POSN                        equ 0004h
PIE8_I3C1RIE_POSITION                    equ 0004h
PIE8_I3C1RIE_SIZE                        equ 0001h
PIE8_I3C1RIE_LENGTH                      equ 0001h
PIE8_I3C1RIE_MASK                        equ 0010h

// Register: PIE9
#define PIE9 PIE9
PIE9                                     equ 047Ch
// bitfield definitions
PIE9_I3C2RXIE_POSN                       equ 0000h
PIE9_I3C2RXIE_POSITION                   equ 0000h
PIE9_I3C2RXIE_SIZE                       equ 0001h
PIE9_I3C2RXIE_LENGTH                     equ 0001h
PIE9_I3C2RXIE_MASK                       equ 0001h
PIE9_I3C2TXIE_POSN                       equ 0001h
PIE9_I3C2TXIE_POSITION                   equ 0001h
PIE9_I3C2TXIE_SIZE                       equ 0001h
PIE9_I3C2TXIE_LENGTH                     equ 0001h
PIE9_I3C2TXIE_MASK                       equ 0002h
PIE9_I3C2IE_POSN                         equ 0002h
PIE9_I3C2IE_POSITION                     equ 0002h
PIE9_I3C2IE_SIZE                         equ 0001h
PIE9_I3C2IE_LENGTH                       equ 0001h
PIE9_I3C2IE_MASK                         equ 0004h
PIE9_I3C2EIE_POSN                        equ 0003h
PIE9_I3C2EIE_POSITION                    equ 0003h
PIE9_I3C2EIE_SIZE                        equ 0001h
PIE9_I3C2EIE_LENGTH                      equ 0001h
PIE9_I3C2EIE_MASK                        equ 0008h
PIE9_I3C2RIE_POSN                        equ 0004h
PIE9_I3C2RIE_POSITION                    equ 0004h
PIE9_I3C2RIE_SIZE                        equ 0001h
PIE9_I3C2RIE_LENGTH                      equ 0001h
PIE9_I3C2RIE_MASK                        equ 0010h
PIE9_HLVDIE_POSN                         equ 0005h
PIE9_HLVDIE_POSITION                     equ 0005h
PIE9_HLVDIE_SIZE                         equ 0001h
PIE9_HLVDIE_LENGTH                       equ 0001h
PIE9_HLVDIE_MASK                         equ 0020h
PIE9_ADIE_POSN                           equ 0006h
PIE9_ADIE_POSITION                       equ 0006h
PIE9_ADIE_SIZE                           equ 0001h
PIE9_ADIE_LENGTH                         equ 0001h
PIE9_ADIE_MASK                           equ 0040h
PIE9_ADTIE_POSN                          equ 0007h
PIE9_ADTIE_POSITION                      equ 0007h
PIE9_ADTIE_SIZE                          equ 0001h
PIE9_ADTIE_LENGTH                        equ 0001h
PIE9_ADTIE_MASK                          equ 0080h

// Register: IPR0
#define IPR0 IPR0
IPR0                                     equ 047Dh
// bitfield definitions
IPR0_SWIP_POSN                           equ 0000h
IPR0_SWIP_POSITION                       equ 0000h
IPR0_SWIP_SIZE                           equ 0001h
IPR0_SWIP_LENGTH                         equ 0001h
IPR0_SWIP_MASK                           equ 0001h
IPR0_INT0IP_POSN                         equ 0001h
IPR0_INT0IP_POSITION                     equ 0001h
IPR0_INT0IP_SIZE                         equ 0001h
IPR0_INT0IP_LENGTH                       equ 0001h
IPR0_INT0IP_MASK                         equ 0002h
IPR0_INT1IP_POSN                         equ 0002h
IPR0_INT1IP_POSITION                     equ 0002h
IPR0_INT1IP_SIZE                         equ 0001h
IPR0_INT1IP_LENGTH                       equ 0001h
IPR0_INT1IP_MASK                         equ 0004h
IPR0_INT2IP_POSN                         equ 0003h
IPR0_INT2IP_POSITION                     equ 0003h
IPR0_INT2IP_SIZE                         equ 0001h
IPR0_INT2IP_LENGTH                       equ 0001h
IPR0_INT2IP_MASK                         equ 0008h
IPR0_DMA1SCNTIP_POSN                     equ 0004h
IPR0_DMA1SCNTIP_POSITION                 equ 0004h
IPR0_DMA1SCNTIP_SIZE                     equ 0001h
IPR0_DMA1SCNTIP_LENGTH                   equ 0001h
IPR0_DMA1SCNTIP_MASK                     equ 0010h
IPR0_DMA1DCNTIP_POSN                     equ 0005h
IPR0_DMA1DCNTIP_POSITION                 equ 0005h
IPR0_DMA1DCNTIP_SIZE                     equ 0001h
IPR0_DMA1DCNTIP_LENGTH                   equ 0001h
IPR0_DMA1DCNTIP_MASK                     equ 0020h
IPR0_DMA1ORIP_POSN                       equ 0006h
IPR0_DMA1ORIP_POSITION                   equ 0006h
IPR0_DMA1ORIP_SIZE                       equ 0001h
IPR0_DMA1ORIP_LENGTH                     equ 0001h
IPR0_DMA1ORIP_MASK                       equ 0040h
IPR0_DMA1AIP_POSN                        equ 0007h
IPR0_DMA1AIP_POSITION                    equ 0007h
IPR0_DMA1AIP_SIZE                        equ 0001h
IPR0_DMA1AIP_LENGTH                      equ 0001h
IPR0_DMA1AIP_MASK                        equ 0080h

// Register: IPR1
#define IPR1 IPR1
IPR1                                     equ 047Eh
// bitfield definitions
IPR1_DMA2SCNTIP_POSN                     equ 0000h
IPR1_DMA2SCNTIP_POSITION                 equ 0000h
IPR1_DMA2SCNTIP_SIZE                     equ 0001h
IPR1_DMA2SCNTIP_LENGTH                   equ 0001h
IPR1_DMA2SCNTIP_MASK                     equ 0001h
IPR1_DMA2DCNTIP_POSN                     equ 0001h
IPR1_DMA2DCNTIP_POSITION                 equ 0001h
IPR1_DMA2DCNTIP_SIZE                     equ 0001h
IPR1_DMA2DCNTIP_LENGTH                   equ 0001h
IPR1_DMA2DCNTIP_MASK                     equ 0002h
IPR1_DMA2ORIP_POSN                       equ 0002h
IPR1_DMA2ORIP_POSITION                   equ 0002h
IPR1_DMA2ORIP_SIZE                       equ 0001h
IPR1_DMA2ORIP_LENGTH                     equ 0001h
IPR1_DMA2ORIP_MASK                       equ 0004h
IPR1_DMA2AIP_POSN                        equ 0003h
IPR1_DMA2AIP_POSITION                    equ 0003h
IPR1_DMA2AIP_SIZE                        equ 0001h
IPR1_DMA2AIP_LENGTH                      equ 0001h
IPR1_DMA2AIP_MASK                        equ 0008h
IPR1_DMA3SCNTIP_POSN                     equ 0004h
IPR1_DMA3SCNTIP_POSITION                 equ 0004h
IPR1_DMA3SCNTIP_SIZE                     equ 0001h
IPR1_DMA3SCNTIP_LENGTH                   equ 0001h
IPR1_DMA3SCNTIP_MASK                     equ 0010h
IPR1_DMA3DCNTIP_POSN                     equ 0005h
IPR1_DMA3DCNTIP_POSITION                 equ 0005h
IPR1_DMA3DCNTIP_SIZE                     equ 0001h
IPR1_DMA3DCNTIP_LENGTH                   equ 0001h
IPR1_DMA3DCNTIP_MASK                     equ 0020h
IPR1_DMA3ORIP_POSN                       equ 0006h
IPR1_DMA3ORIP_POSITION                   equ 0006h
IPR1_DMA3ORIP_SIZE                       equ 0001h
IPR1_DMA3ORIP_LENGTH                     equ 0001h
IPR1_DMA3ORIP_MASK                       equ 0040h
IPR1_DMA3AIP_POSN                        equ 0007h
IPR1_DMA3AIP_POSITION                    equ 0007h
IPR1_DMA3AIP_SIZE                        equ 0001h
IPR1_DMA3AIP_LENGTH                      equ 0001h
IPR1_DMA3AIP_MASK                        equ 0080h

// Register: IPR2
#define IPR2 IPR2
IPR2                                     equ 047Fh
// bitfield definitions
IPR2_DMA4SCNTIP_POSN                     equ 0000h
IPR2_DMA4SCNTIP_POSITION                 equ 0000h
IPR2_DMA4SCNTIP_SIZE                     equ 0001h
IPR2_DMA4SCNTIP_LENGTH                   equ 0001h
IPR2_DMA4SCNTIP_MASK                     equ 0001h
IPR2_DMA4DCNTIP_POSN                     equ 0001h
IPR2_DMA4DCNTIP_POSITION                 equ 0001h
IPR2_DMA4DCNTIP_SIZE                     equ 0001h
IPR2_DMA4DCNTIP_LENGTH                   equ 0001h
IPR2_DMA4DCNTIP_MASK                     equ 0002h
IPR2_DMA4ORIP_POSN                       equ 0002h
IPR2_DMA4ORIP_POSITION                   equ 0002h
IPR2_DMA4ORIP_SIZE                       equ 0001h
IPR2_DMA4ORIP_LENGTH                     equ 0001h
IPR2_DMA4ORIP_MASK                       equ 0004h
IPR2_DMA4AIP_POSN                        equ 0003h
IPR2_DMA4AIP_POSITION                    equ 0003h
IPR2_DMA4AIP_SIZE                        equ 0001h
IPR2_DMA4AIP_LENGTH                      equ 0001h
IPR2_DMA4AIP_MASK                        equ 0008h
IPR2_NVMIP_POSN                          equ 0004h
IPR2_NVMIP_POSITION                      equ 0004h
IPR2_NVMIP_SIZE                          equ 0001h
IPR2_NVMIP_LENGTH                        equ 0001h
IPR2_NVMIP_MASK                          equ 0010h
IPR2_CRCIP_POSN                          equ 0005h
IPR2_CRCIP_POSITION                      equ 0005h
IPR2_CRCIP_SIZE                          equ 0001h
IPR2_CRCIP_LENGTH                        equ 0001h
IPR2_CRCIP_MASK                          equ 0020h
IPR2_SCANIP_POSN                         equ 0006h
IPR2_SCANIP_POSITION                     equ 0006h
IPR2_SCANIP_SIZE                         equ 0001h
IPR2_SCANIP_LENGTH                       equ 0001h
IPR2_SCANIP_MASK                         equ 0040h
IPR2_ACTIP_POSN                          equ 0007h
IPR2_ACTIP_POSITION                      equ 0007h
IPR2_ACTIP_SIZE                          equ 0001h
IPR2_ACTIP_LENGTH                        equ 0001h
IPR2_ACTIP_MASK                          equ 0080h

// Register: IPR3
#define IPR3 IPR3
IPR3                                     equ 0480h
// bitfield definitions
IPR3_CSWIP_POSN                          equ 0000h
IPR3_CSWIP_POSITION                      equ 0000h
IPR3_CSWIP_SIZE                          equ 0001h
IPR3_CSWIP_LENGTH                        equ 0001h
IPR3_CSWIP_MASK                          equ 0001h
IPR3_OSFIP_POSN                          equ 0001h
IPR3_OSFIP_POSITION                      equ 0001h
IPR3_OSFIP_SIZE                          equ 0001h
IPR3_OSFIP_LENGTH                        equ 0001h
IPR3_OSFIP_MASK                          equ 0002h
IPR3_VDDIO2IP_POSN                       equ 0002h
IPR3_VDDIO2IP_POSITION                   equ 0002h
IPR3_VDDIO2IP_SIZE                       equ 0001h
IPR3_VDDIO2IP_LENGTH                     equ 0001h
IPR3_VDDIO2IP_MASK                       equ 0004h
IPR3_VDDIO3IP_POSN                       equ 0003h
IPR3_VDDIO3IP_POSITION                   equ 0003h
IPR3_VDDIO3IP_SIZE                       equ 0001h
IPR3_VDDIO3IP_LENGTH                     equ 0001h
IPR3_VDDIO3IP_MASK                       equ 0008h
IPR3_IOCIP_POSN                          equ 0004h
IPR3_IOCIP_POSITION                      equ 0004h
IPR3_IOCIP_SIZE                          equ 0001h
IPR3_IOCIP_LENGTH                        equ 0001h
IPR3_IOCIP_MASK                          equ 0010h
IPR3_TMR0IP_POSN                         equ 0005h
IPR3_TMR0IP_POSITION                     equ 0005h
IPR3_TMR0IP_SIZE                         equ 0001h
IPR3_TMR0IP_LENGTH                       equ 0001h
IPR3_TMR0IP_MASK                         equ 0020h
IPR3_TMR1IP_POSN                         equ 0006h
IPR3_TMR1IP_POSITION                     equ 0006h
IPR3_TMR1IP_SIZE                         equ 0001h
IPR3_TMR1IP_LENGTH                       equ 0001h
IPR3_TMR1IP_MASK                         equ 0040h
IPR3_TMR1GIP_POSN                        equ 0007h
IPR3_TMR1GIP_POSITION                    equ 0007h
IPR3_TMR1GIP_SIZE                        equ 0001h
IPR3_TMR1GIP_LENGTH                      equ 0001h
IPR3_TMR1GIP_MASK                        equ 0080h

// Register: IPR4
#define IPR4 IPR4
IPR4                                     equ 0481h
// bitfield definitions
IPR4_TMR2IP_POSN                         equ 0000h
IPR4_TMR2IP_POSITION                     equ 0000h
IPR4_TMR2IP_SIZE                         equ 0001h
IPR4_TMR2IP_LENGTH                       equ 0001h
IPR4_TMR2IP_MASK                         equ 0001h
IPR4_TMR4IP_POSN                         equ 0001h
IPR4_TMR4IP_POSITION                     equ 0001h
IPR4_TMR4IP_SIZE                         equ 0001h
IPR4_TMR4IP_LENGTH                       equ 0001h
IPR4_TMR4IP_MASK                         equ 0002h
IPR4_TU16AIP_POSN                        equ 0002h
IPR4_TU16AIP_POSITION                    equ 0002h
IPR4_TU16AIP_SIZE                        equ 0001h
IPR4_TU16AIP_LENGTH                      equ 0001h
IPR4_TU16AIP_MASK                        equ 0004h
IPR4_TU16BIP_POSN                        equ 0003h
IPR4_TU16BIP_POSITION                    equ 0003h
IPR4_TU16BIP_SIZE                        equ 0001h
IPR4_TU16BIP_LENGTH                      equ 0001h
IPR4_TU16BIP_MASK                        equ 0008h
IPR4_CCP1IP_POSN                         equ 0004h
IPR4_CCP1IP_POSITION                     equ 0004h
IPR4_CCP1IP_SIZE                         equ 0001h
IPR4_CCP1IP_LENGTH                       equ 0001h
IPR4_CCP1IP_MASK                         equ 0010h
IPR4_CCP2IP_POSN                         equ 0005h
IPR4_CCP2IP_POSITION                     equ 0005h
IPR4_CCP2IP_SIZE                         equ 0001h
IPR4_CCP2IP_LENGTH                       equ 0001h
IPR4_CCP2IP_MASK                         equ 0020h
IPR4_PWM1PIP_POSN                        equ 0006h
IPR4_PWM1PIP_POSITION                    equ 0006h
IPR4_PWM1PIP_SIZE                        equ 0001h
IPR4_PWM1PIP_LENGTH                      equ 0001h
IPR4_PWM1PIP_MASK                        equ 0040h
IPR4_PWM1IP_POSN                         equ 0007h
IPR4_PWM1IP_POSITION                     equ 0007h
IPR4_PWM1IP_SIZE                         equ 0001h
IPR4_PWM1IP_LENGTH                       equ 0001h
IPR4_PWM1IP_MASK                         equ 0080h

// Register: IPR5
#define IPR5 IPR5
IPR5                                     equ 0482h
// bitfield definitions
IPR5_PWM2PIP_POSN                        equ 0000h
IPR5_PWM2PIP_POSITION                    equ 0000h
IPR5_PWM2PIP_SIZE                        equ 0001h
IPR5_PWM2PIP_LENGTH                      equ 0001h
IPR5_PWM2PIP_MASK                        equ 0001h
IPR5_PWM2IP_POSN                         equ 0001h
IPR5_PWM2IP_POSITION                     equ 0001h
IPR5_PWM2IP_SIZE                         equ 0001h
IPR5_PWM2IP_LENGTH                       equ 0001h
IPR5_PWM2IP_MASK                         equ 0002h
IPR5_CWG1IP_POSN                         equ 0002h
IPR5_CWG1IP_POSITION                     equ 0002h
IPR5_CWG1IP_SIZE                         equ 0001h
IPR5_CWG1IP_LENGTH                       equ 0001h
IPR5_CWG1IP_MASK                         equ 0004h
IPR5_CLC1IP_POSN                         equ 0003h
IPR5_CLC1IP_POSITION                     equ 0003h
IPR5_CLC1IP_SIZE                         equ 0001h
IPR5_CLC1IP_LENGTH                       equ 0001h
IPR5_CLC1IP_MASK                         equ 0008h
IPR5_CLC2IP_POSN                         equ 0004h
IPR5_CLC2IP_POSITION                     equ 0004h
IPR5_CLC2IP_SIZE                         equ 0001h
IPR5_CLC2IP_LENGTH                       equ 0001h
IPR5_CLC2IP_MASK                         equ 0010h
IPR5_CLC3IP_POSN                         equ 0005h
IPR5_CLC3IP_POSITION                     equ 0005h
IPR5_CLC3IP_SIZE                         equ 0001h
IPR5_CLC3IP_LENGTH                       equ 0001h
IPR5_CLC3IP_MASK                         equ 0020h
IPR5_CLC4IP_POSN                         equ 0006h
IPR5_CLC4IP_POSITION                     equ 0006h
IPR5_CLC4IP_SIZE                         equ 0001h
IPR5_CLC4IP_LENGTH                       equ 0001h
IPR5_CLC4IP_MASK                         equ 0040h
IPR5_IOCSRIP_POSN                        equ 0007h
IPR5_IOCSRIP_POSITION                    equ 0007h
IPR5_IOCSRIP_SIZE                        equ 0001h
IPR5_IOCSRIP_LENGTH                      equ 0001h
IPR5_IOCSRIP_MASK                        equ 0080h

// Register: IPR6
#define IPR6 IPR6
IPR6                                     equ 0483h
// bitfield definitions
IPR6_U1RXIP_POSN                         equ 0000h
IPR6_U1RXIP_POSITION                     equ 0000h
IPR6_U1RXIP_SIZE                         equ 0001h
IPR6_U1RXIP_LENGTH                       equ 0001h
IPR6_U1RXIP_MASK                         equ 0001h
IPR6_U1TXIP_POSN                         equ 0001h
IPR6_U1TXIP_POSITION                     equ 0001h
IPR6_U1TXIP_SIZE                         equ 0001h
IPR6_U1TXIP_LENGTH                       equ 0001h
IPR6_U1TXIP_MASK                         equ 0002h
IPR6_U1IP_POSN                           equ 0002h
IPR6_U1IP_POSITION                       equ 0002h
IPR6_U1IP_SIZE                           equ 0001h
IPR6_U1IP_LENGTH                         equ 0001h
IPR6_U1IP_MASK                           equ 0004h
IPR6_U1EIP_POSN                          equ 0003h
IPR6_U1EIP_POSITION                      equ 0003h
IPR6_U1EIP_SIZE                          equ 0001h
IPR6_U1EIP_LENGTH                        equ 0001h
IPR6_U1EIP_MASK                          equ 0008h
IPR6_U2RXIP_POSN                         equ 0004h
IPR6_U2RXIP_POSITION                     equ 0004h
IPR6_U2RXIP_SIZE                         equ 0001h
IPR6_U2RXIP_LENGTH                       equ 0001h
IPR6_U2RXIP_MASK                         equ 0010h
IPR6_U2TXIP_POSN                         equ 0005h
IPR6_U2TXIP_POSITION                     equ 0005h
IPR6_U2TXIP_SIZE                         equ 0001h
IPR6_U2TXIP_LENGTH                       equ 0001h
IPR6_U2TXIP_MASK                         equ 0020h
IPR6_U2IP_POSN                           equ 0006h
IPR6_U2IP_POSITION                       equ 0006h
IPR6_U2IP_SIZE                           equ 0001h
IPR6_U2IP_LENGTH                         equ 0001h
IPR6_U2IP_MASK                           equ 0040h
IPR6_U2EIP_POSN                          equ 0007h
IPR6_U2EIP_POSITION                      equ 0007h
IPR6_U2EIP_SIZE                          equ 0001h
IPR6_U2EIP_LENGTH                        equ 0001h
IPR6_U2EIP_MASK                          equ 0080h

// Register: IPR7
#define IPR7 IPR7
IPR7                                     equ 0484h
// bitfield definitions
IPR7_SPI1RXIP_POSN                       equ 0000h
IPR7_SPI1RXIP_POSITION                   equ 0000h
IPR7_SPI1RXIP_SIZE                       equ 0001h
IPR7_SPI1RXIP_LENGTH                     equ 0001h
IPR7_SPI1RXIP_MASK                       equ 0001h
IPR7_SPI1TXIP_POSN                       equ 0001h
IPR7_SPI1TXIP_POSITION                   equ 0001h
IPR7_SPI1TXIP_SIZE                       equ 0001h
IPR7_SPI1TXIP_LENGTH                     equ 0001h
IPR7_SPI1TXIP_MASK                       equ 0002h
IPR7_SPI1IP_POSN                         equ 0002h
IPR7_SPI1IP_POSITION                     equ 0002h
IPR7_SPI1IP_SIZE                         equ 0001h
IPR7_SPI1IP_LENGTH                       equ 0001h
IPR7_SPI1IP_MASK                         equ 0004h
IPR7_I2C1RXIP_POSN                       equ 0003h
IPR7_I2C1RXIP_POSITION                   equ 0003h
IPR7_I2C1RXIP_SIZE                       equ 0001h
IPR7_I2C1RXIP_LENGTH                     equ 0001h
IPR7_I2C1RXIP_MASK                       equ 0008h
IPR7_I2C1TXIP_POSN                       equ 0004h
IPR7_I2C1TXIP_POSITION                   equ 0004h
IPR7_I2C1TXIP_SIZE                       equ 0001h
IPR7_I2C1TXIP_LENGTH                     equ 0001h
IPR7_I2C1TXIP_MASK                       equ 0010h
IPR7_I2C1IP_POSN                         equ 0005h
IPR7_I2C1IP_POSITION                     equ 0005h
IPR7_I2C1IP_SIZE                         equ 0001h
IPR7_I2C1IP_LENGTH                       equ 0001h
IPR7_I2C1IP_MASK                         equ 0020h
IPR7_I2C1EIP_POSN                        equ 0006h
IPR7_I2C1EIP_POSITION                    equ 0006h
IPR7_I2C1EIP_SIZE                        equ 0001h
IPR7_I2C1EIP_LENGTH                      equ 0001h
IPR7_I2C1EIP_MASK                        equ 0040h

// Register: IPR8
#define IPR8 IPR8
IPR8                                     equ 0485h
// bitfield definitions
IPR8_I3C1RXIP_POSN                       equ 0000h
IPR8_I3C1RXIP_POSITION                   equ 0000h
IPR8_I3C1RXIP_SIZE                       equ 0001h
IPR8_I3C1RXIP_LENGTH                     equ 0001h
IPR8_I3C1RXIP_MASK                       equ 0001h
IPR8_I3C1TXIP_POSN                       equ 0001h
IPR8_I3C1TXIP_POSITION                   equ 0001h
IPR8_I3C1TXIP_SIZE                       equ 0001h
IPR8_I3C1TXIP_LENGTH                     equ 0001h
IPR8_I3C1TXIP_MASK                       equ 0002h
IPR8_I3C1IP_POSN                         equ 0002h
IPR8_I3C1IP_POSITION                     equ 0002h
IPR8_I3C1IP_SIZE                         equ 0001h
IPR8_I3C1IP_LENGTH                       equ 0001h
IPR8_I3C1IP_MASK                         equ 0004h
IPR8_I3C1EIP_POSN                        equ 0003h
IPR8_I3C1EIP_POSITION                    equ 0003h
IPR8_I3C1EIP_SIZE                        equ 0001h
IPR8_I3C1EIP_LENGTH                      equ 0001h
IPR8_I3C1EIP_MASK                        equ 0008h
IPR8_I3C1RIP_POSN                        equ 0004h
IPR8_I3C1RIP_POSITION                    equ 0004h
IPR8_I3C1RIP_SIZE                        equ 0001h
IPR8_I3C1RIP_LENGTH                      equ 0001h
IPR8_I3C1RIP_MASK                        equ 0010h

// Register: IPR9
#define IPR9 IPR9
IPR9                                     equ 0486h
// bitfield definitions
IPR9_I3C2RXIP_POSN                       equ 0000h
IPR9_I3C2RXIP_POSITION                   equ 0000h
IPR9_I3C2RXIP_SIZE                       equ 0001h
IPR9_I3C2RXIP_LENGTH                     equ 0001h
IPR9_I3C2RXIP_MASK                       equ 0001h
IPR9_I3C2TXIP_POSN                       equ 0001h
IPR9_I3C2TXIP_POSITION                   equ 0001h
IPR9_I3C2TXIP_SIZE                       equ 0001h
IPR9_I3C2TXIP_LENGTH                     equ 0001h
IPR9_I3C2TXIP_MASK                       equ 0002h
IPR9_I3C2IP_POSN                         equ 0002h
IPR9_I3C2IP_POSITION                     equ 0002h
IPR9_I3C2IP_SIZE                         equ 0001h
IPR9_I3C2IP_LENGTH                       equ 0001h
IPR9_I3C2IP_MASK                         equ 0004h
IPR9_I3C2EIP_POSN                        equ 0003h
IPR9_I3C2EIP_POSITION                    equ 0003h
IPR9_I3C2EIP_SIZE                        equ 0001h
IPR9_I3C2EIP_LENGTH                      equ 0001h
IPR9_I3C2EIP_MASK                        equ 0008h
IPR9_I3C2RIP_POSN                        equ 0004h
IPR9_I3C2RIP_POSITION                    equ 0004h
IPR9_I3C2RIP_SIZE                        equ 0001h
IPR9_I3C2RIP_LENGTH                      equ 0001h
IPR9_I3C2RIP_MASK                        equ 0010h
IPR9_HLVDIP_POSN                         equ 0005h
IPR9_HLVDIP_POSITION                     equ 0005h
IPR9_HLVDIP_SIZE                         equ 0001h
IPR9_HLVDIP_LENGTH                       equ 0001h
IPR9_HLVDIP_MASK                         equ 0020h
IPR9_ADIP_POSN                           equ 0006h
IPR9_ADIP_POSITION                       equ 0006h
IPR9_ADIP_SIZE                           equ 0001h
IPR9_ADIP_LENGTH                         equ 0001h
IPR9_ADIP_MASK                           equ 0040h
IPR9_ADTIP_POSN                          equ 0007h
IPR9_ADTIP_POSITION                      equ 0007h
IPR9_ADTIP_SIZE                          equ 0001h
IPR9_ADTIP_LENGTH                        equ 0001h
IPR9_ADTIP_MASK                          equ 0080h

// Register: PORTA
#define PORTA PORTA
PORTA                                    equ 0487h
// bitfield definitions
PORTA_RA0_POSN                           equ 0000h
PORTA_RA0_POSITION                       equ 0000h
PORTA_RA0_SIZE                           equ 0001h
PORTA_RA0_LENGTH                         equ 0001h
PORTA_RA0_MASK                           equ 0001h
PORTA_RA1_POSN                           equ 0001h
PORTA_RA1_POSITION                       equ 0001h
PORTA_RA1_SIZE                           equ 0001h
PORTA_RA1_LENGTH                         equ 0001h
PORTA_RA1_MASK                           equ 0002h
PORTA_RA2_POSN                           equ 0002h
PORTA_RA2_POSITION                       equ 0002h
PORTA_RA2_SIZE                           equ 0001h
PORTA_RA2_LENGTH                         equ 0001h
PORTA_RA2_MASK                           equ 0004h
PORTA_RA3_POSN                           equ 0003h
PORTA_RA3_POSITION                       equ 0003h
PORTA_RA3_SIZE                           equ 0001h
PORTA_RA3_LENGTH                         equ 0001h
PORTA_RA3_MASK                           equ 0008h
PORTA_RA4_POSN                           equ 0004h
PORTA_RA4_POSITION                       equ 0004h
PORTA_RA4_SIZE                           equ 0001h
PORTA_RA4_LENGTH                         equ 0001h
PORTA_RA4_MASK                           equ 0010h
PORTA_RA5_POSN                           equ 0005h
PORTA_RA5_POSITION                       equ 0005h
PORTA_RA5_SIZE                           equ 0001h
PORTA_RA5_LENGTH                         equ 0001h
PORTA_RA5_MASK                           equ 0020h

// Register: PORTB
#define PORTB PORTB
PORTB                                    equ 0488h
// bitfield definitions
PORTB_RB5_POSN                           equ 0005h
PORTB_RB5_POSITION                       equ 0005h
PORTB_RB5_SIZE                           equ 0001h
PORTB_RB5_LENGTH                         equ 0001h
PORTB_RB5_MASK                           equ 0020h
PORTB_RB6_POSN                           equ 0006h
PORTB_RB6_POSITION                       equ 0006h
PORTB_RB6_SIZE                           equ 0001h
PORTB_RB6_LENGTH                         equ 0001h
PORTB_RB6_MASK                           equ 0040h
PORTB_RB7_POSN                           equ 0007h
PORTB_RB7_POSITION                       equ 0007h
PORTB_RB7_SIZE                           equ 0001h
PORTB_RB7_LENGTH                         equ 0001h
PORTB_RB7_MASK                           equ 0080h

// Register: PORTC
#define PORTC PORTC
PORTC                                    equ 0489h
// bitfield definitions
PORTC_RC0_POSN                           equ 0000h
PORTC_RC0_POSITION                       equ 0000h
PORTC_RC0_SIZE                           equ 0001h
PORTC_RC0_LENGTH                         equ 0001h
PORTC_RC0_MASK                           equ 0001h
PORTC_RC1_POSN                           equ 0001h
PORTC_RC1_POSITION                       equ 0001h
PORTC_RC1_SIZE                           equ 0001h
PORTC_RC1_LENGTH                         equ 0001h
PORTC_RC1_MASK                           equ 0002h
PORTC_RC3_POSN                           equ 0003h
PORTC_RC3_POSITION                       equ 0003h
PORTC_RC3_SIZE                           equ 0001h
PORTC_RC3_LENGTH                         equ 0001h
PORTC_RC3_MASK                           equ 0008h
PORTC_RC4_POSN                           equ 0004h
PORTC_RC4_POSITION                       equ 0004h
PORTC_RC4_SIZE                           equ 0001h
PORTC_RC4_LENGTH                         equ 0001h
PORTC_RC4_MASK                           equ 0010h
PORTC_RC5_POSN                           equ 0005h
PORTC_RC5_POSITION                       equ 0005h
PORTC_RC5_SIZE                           equ 0001h
PORTC_RC5_LENGTH                         equ 0001h
PORTC_RC5_MASK                           equ 0020h
PORTC_RC6_POSN                           equ 0006h
PORTC_RC6_POSITION                       equ 0006h
PORTC_RC6_SIZE                           equ 0001h
PORTC_RC6_LENGTH                         equ 0001h
PORTC_RC6_MASK                           equ 0040h
PORTC_RC7_POSN                           equ 0007h
PORTC_RC7_POSITION                       equ 0007h
PORTC_RC7_SIZE                           equ 0001h
PORTC_RC7_LENGTH                         equ 0001h
PORTC_RC7_MASK                           equ 0080h

// Register: TRISA
#define TRISA TRISA
TRISA                                    equ 048Dh
// bitfield definitions
TRISA_TRISA0_POSN                        equ 0000h
TRISA_TRISA0_POSITION                    equ 0000h
TRISA_TRISA0_SIZE                        equ 0001h
TRISA_TRISA0_LENGTH                      equ 0001h
TRISA_TRISA0_MASK                        equ 0001h
TRISA_TRISA1_POSN                        equ 0001h
TRISA_TRISA1_POSITION                    equ 0001h
TRISA_TRISA1_SIZE                        equ 0001h
TRISA_TRISA1_LENGTH                      equ 0001h
TRISA_TRISA1_MASK                        equ 0002h
TRISA_TRISA2_POSN                        equ 0002h
TRISA_TRISA2_POSITION                    equ 0002h
TRISA_TRISA2_SIZE                        equ 0001h
TRISA_TRISA2_LENGTH                      equ 0001h
TRISA_TRISA2_MASK                        equ 0004h
TRISA_TRISA4_POSN                        equ 0004h
TRISA_TRISA4_POSITION                    equ 0004h
TRISA_TRISA4_SIZE                        equ 0001h
TRISA_TRISA4_LENGTH                      equ 0001h
TRISA_TRISA4_MASK                        equ 0010h
TRISA_TRISA5_POSN                        equ 0005h
TRISA_TRISA5_POSITION                    equ 0005h
TRISA_TRISA5_SIZE                        equ 0001h
TRISA_TRISA5_LENGTH                      equ 0001h
TRISA_TRISA5_MASK                        equ 0020h

// Register: TRISB
#define TRISB TRISB
TRISB                                    equ 048Eh
// bitfield definitions
TRISB_TRISB5_POSN                        equ 0005h
TRISB_TRISB5_POSITION                    equ 0005h
TRISB_TRISB5_SIZE                        equ 0001h
TRISB_TRISB5_LENGTH                      equ 0001h
TRISB_TRISB5_MASK                        equ 0020h
TRISB_TRISB6_POSN                        equ 0006h
TRISB_TRISB6_POSITION                    equ 0006h
TRISB_TRISB6_SIZE                        equ 0001h
TRISB_TRISB6_LENGTH                      equ 0001h
TRISB_TRISB6_MASK                        equ 0040h
TRISB_TRISB7_POSN                        equ 0007h
TRISB_TRISB7_POSITION                    equ 0007h
TRISB_TRISB7_SIZE                        equ 0001h
TRISB_TRISB7_LENGTH                      equ 0001h
TRISB_TRISB7_MASK                        equ 0080h

// Register: TRISC
#define TRISC TRISC
TRISC                                    equ 048Fh
// bitfield definitions
TRISC_TRISC0_POSN                        equ 0000h
TRISC_TRISC0_POSITION                    equ 0000h
TRISC_TRISC0_SIZE                        equ 0001h
TRISC_TRISC0_LENGTH                      equ 0001h
TRISC_TRISC0_MASK                        equ 0001h
TRISC_TRISC1_POSN                        equ 0001h
TRISC_TRISC1_POSITION                    equ 0001h
TRISC_TRISC1_SIZE                        equ 0001h
TRISC_TRISC1_LENGTH                      equ 0001h
TRISC_TRISC1_MASK                        equ 0002h
TRISC_TRISC3_POSN                        equ 0003h
TRISC_TRISC3_POSITION                    equ 0003h
TRISC_TRISC3_SIZE                        equ 0001h
TRISC_TRISC3_LENGTH                      equ 0001h
TRISC_TRISC3_MASK                        equ 0008h
TRISC_TRISC4_POSN                        equ 0004h
TRISC_TRISC4_POSITION                    equ 0004h
TRISC_TRISC4_SIZE                        equ 0001h
TRISC_TRISC4_LENGTH                      equ 0001h
TRISC_TRISC4_MASK                        equ 0010h
TRISC_TRISC5_POSN                        equ 0005h
TRISC_TRISC5_POSITION                    equ 0005h
TRISC_TRISC5_SIZE                        equ 0001h
TRISC_TRISC5_LENGTH                      equ 0001h
TRISC_TRISC5_MASK                        equ 0020h
TRISC_TRISC6_POSN                        equ 0006h
TRISC_TRISC6_POSITION                    equ 0006h
TRISC_TRISC6_SIZE                        equ 0001h
TRISC_TRISC6_LENGTH                      equ 0001h
TRISC_TRISC6_MASK                        equ 0040h
TRISC_TRISC7_POSN                        equ 0007h
TRISC_TRISC7_POSITION                    equ 0007h
TRISC_TRISC7_SIZE                        equ 0001h
TRISC_TRISC7_LENGTH                      equ 0001h
TRISC_TRISC7_MASK                        equ 0080h

// Register: LATA
#define LATA LATA
LATA                                     equ 0493h
// bitfield definitions
LATA_LATA0_POSN                          equ 0000h
LATA_LATA0_POSITION                      equ 0000h
LATA_LATA0_SIZE                          equ 0001h
LATA_LATA0_LENGTH                        equ 0001h
LATA_LATA0_MASK                          equ 0001h
LATA_LATA1_POSN                          equ 0001h
LATA_LATA1_POSITION                      equ 0001h
LATA_LATA1_SIZE                          equ 0001h
LATA_LATA1_LENGTH                        equ 0001h
LATA_LATA1_MASK                          equ 0002h
LATA_LATA2_POSN                          equ 0002h
LATA_LATA2_POSITION                      equ 0002h
LATA_LATA2_SIZE                          equ 0001h
LATA_LATA2_LENGTH                        equ 0001h
LATA_LATA2_MASK                          equ 0004h
LATA_LATA4_POSN                          equ 0004h
LATA_LATA4_POSITION                      equ 0004h
LATA_LATA4_SIZE                          equ 0001h
LATA_LATA4_LENGTH                        equ 0001h
LATA_LATA4_MASK                          equ 0010h
LATA_LATA5_POSN                          equ 0005h
LATA_LATA5_POSITION                      equ 0005h
LATA_LATA5_SIZE                          equ 0001h
LATA_LATA5_LENGTH                        equ 0001h
LATA_LATA5_MASK                          equ 0020h

// Register: LATB
#define LATB LATB
LATB                                     equ 0494h
// bitfield definitions
LATB_LATB5_POSN                          equ 0005h
LATB_LATB5_POSITION                      equ 0005h
LATB_LATB5_SIZE                          equ 0001h
LATB_LATB5_LENGTH                        equ 0001h
LATB_LATB5_MASK                          equ 0020h
LATB_LATB6_POSN                          equ 0006h
LATB_LATB6_POSITION                      equ 0006h
LATB_LATB6_SIZE                          equ 0001h
LATB_LATB6_LENGTH                        equ 0001h
LATB_LATB6_MASK                          equ 0040h
LATB_LATB7_POSN                          equ 0007h
LATB_LATB7_POSITION                      equ 0007h
LATB_LATB7_SIZE                          equ 0001h
LATB_LATB7_LENGTH                        equ 0001h
LATB_LATB7_MASK                          equ 0080h

// Register: LATC
#define LATC LATC
LATC                                     equ 0495h
// bitfield definitions
LATC_LATC0_POSN                          equ 0000h
LATC_LATC0_POSITION                      equ 0000h
LATC_LATC0_SIZE                          equ 0001h
LATC_LATC0_LENGTH                        equ 0001h
LATC_LATC0_MASK                          equ 0001h
LATC_LATC1_POSN                          equ 0001h
LATC_LATC1_POSITION                      equ 0001h
LATC_LATC1_SIZE                          equ 0001h
LATC_LATC1_LENGTH                        equ 0001h
LATC_LATC1_MASK                          equ 0002h
LATC_LATC3_POSN                          equ 0003h
LATC_LATC3_POSITION                      equ 0003h
LATC_LATC3_SIZE                          equ 0001h
LATC_LATC3_LENGTH                        equ 0001h
LATC_LATC3_MASK                          equ 0008h
LATC_LATC4_POSN                          equ 0004h
LATC_LATC4_POSITION                      equ 0004h
LATC_LATC4_SIZE                          equ 0001h
LATC_LATC4_LENGTH                        equ 0001h
LATC_LATC4_MASK                          equ 0010h
LATC_LATC5_POSN                          equ 0005h
LATC_LATC5_POSITION                      equ 0005h
LATC_LATC5_SIZE                          equ 0001h
LATC_LATC5_LENGTH                        equ 0001h
LATC_LATC5_MASK                          equ 0020h
LATC_LATC6_POSN                          equ 0006h
LATC_LATC6_POSITION                      equ 0006h
LATC_LATC6_SIZE                          equ 0001h
LATC_LATC6_LENGTH                        equ 0001h
LATC_LATC6_MASK                          equ 0040h
LATC_LATC7_POSN                          equ 0007h
LATC_LATC7_POSITION                      equ 0007h
LATC_LATC7_SIZE                          equ 0001h
LATC_LATC7_LENGTH                        equ 0001h
LATC_LATC7_MASK                          equ 0080h

// Register: PORTW
#define PORTW PORTW
PORTW                                    equ 0499h
// bitfield definitions
PORTW_RW0_POSN                           equ 0000h
PORTW_RW0_POSITION                       equ 0000h
PORTW_RW0_SIZE                           equ 0001h
PORTW_RW0_LENGTH                         equ 0001h
PORTW_RW0_MASK                           equ 0001h
PORTW_RW1_POSN                           equ 0001h
PORTW_RW1_POSITION                       equ 0001h
PORTW_RW1_SIZE                           equ 0001h
PORTW_RW1_LENGTH                         equ 0001h
PORTW_RW1_MASK                           equ 0002h
PORTW_RW2_POSN                           equ 0002h
PORTW_RW2_POSITION                       equ 0002h
PORTW_RW2_SIZE                           equ 0001h
PORTW_RW2_LENGTH                         equ 0001h
PORTW_RW2_MASK                           equ 0004h
PORTW_RW3_POSN                           equ 0003h
PORTW_RW3_POSITION                       equ 0003h
PORTW_RW3_SIZE                           equ 0001h
PORTW_RW3_LENGTH                         equ 0001h
PORTW_RW3_MASK                           equ 0008h
PORTW_RW4_POSN                           equ 0004h
PORTW_RW4_POSITION                       equ 0004h
PORTW_RW4_SIZE                           equ 0001h
PORTW_RW4_LENGTH                         equ 0001h
PORTW_RW4_MASK                           equ 0010h
PORTW_RW5_POSN                           equ 0005h
PORTW_RW5_POSITION                       equ 0005h
PORTW_RW5_SIZE                           equ 0001h
PORTW_RW5_LENGTH                         equ 0001h
PORTW_RW5_MASK                           equ 0020h
PORTW_RW6_POSN                           equ 0006h
PORTW_RW6_POSITION                       equ 0006h
PORTW_RW6_SIZE                           equ 0001h
PORTW_RW6_LENGTH                         equ 0001h
PORTW_RW6_MASK                           equ 0040h
PORTW_RW7_POSN                           equ 0007h
PORTW_RW7_POSITION                       equ 0007h
PORTW_RW7_SIZE                           equ 0001h
PORTW_RW7_LENGTH                         equ 0001h
PORTW_RW7_MASK                           equ 0080h

// Register: LATW
#define LATW LATW
LATW                                     equ 049Ah
// bitfield definitions
LATW_LATW0_POSN                          equ 0000h
LATW_LATW0_POSITION                      equ 0000h
LATW_LATW0_SIZE                          equ 0001h
LATW_LATW0_LENGTH                        equ 0001h
LATW_LATW0_MASK                          equ 0001h
LATW_LATW1_POSN                          equ 0001h
LATW_LATW1_POSITION                      equ 0001h
LATW_LATW1_SIZE                          equ 0001h
LATW_LATW1_LENGTH                        equ 0001h
LATW_LATW1_MASK                          equ 0002h
LATW_LATW2_POSN                          equ 0002h
LATW_LATW2_POSITION                      equ 0002h
LATW_LATW2_SIZE                          equ 0001h
LATW_LATW2_LENGTH                        equ 0001h
LATW_LATW2_MASK                          equ 0004h
LATW_LATW3_POSN                          equ 0003h
LATW_LATW3_POSITION                      equ 0003h
LATW_LATW3_SIZE                          equ 0001h
LATW_LATW3_LENGTH                        equ 0001h
LATW_LATW3_MASK                          equ 0008h
LATW_LATW4_POSN                          equ 0004h
LATW_LATW4_POSITION                      equ 0004h
LATW_LATW4_SIZE                          equ 0001h
LATW_LATW4_LENGTH                        equ 0001h
LATW_LATW4_MASK                          equ 0010h
LATW_LATW5_POSN                          equ 0005h
LATW_LATW5_POSITION                      equ 0005h
LATW_LATW5_SIZE                          equ 0001h
LATW_LATW5_LENGTH                        equ 0001h
LATW_LATW5_MASK                          equ 0020h
LATW_LATW6_POSN                          equ 0006h
LATW_LATW6_POSITION                      equ 0006h
LATW_LATW6_SIZE                          equ 0001h
LATW_LATW6_LENGTH                        equ 0001h
LATW_LATW6_MASK                          equ 0040h
LATW_LATW7_POSN                          equ 0007h
LATW_LATW7_POSITION                      equ 0007h
LATW_LATW7_SIZE                          equ 0001h
LATW_LATW7_LENGTH                        equ 0001h
LATW_LATW7_MASK                          equ 0080h

// Register: PORTWIN0
#define PORTWIN0 PORTWIN0
PORTWIN0                                 equ 049Bh
// bitfield definitions
PORTWIN0_IN_POSN                         equ 0000h
PORTWIN0_IN_POSITION                     equ 0000h
PORTWIN0_IN_SIZE                         equ 0008h
PORTWIN0_IN_LENGTH                       equ 0008h
PORTWIN0_IN_MASK                         equ 00FFh
PORTWIN0_IN0_POSN                        equ 0000h
PORTWIN0_IN0_POSITION                    equ 0000h
PORTWIN0_IN0_SIZE                        equ 0001h
PORTWIN0_IN0_LENGTH                      equ 0001h
PORTWIN0_IN0_MASK                        equ 0001h
PORTWIN0_IN1_POSN                        equ 0001h
PORTWIN0_IN1_POSITION                    equ 0001h
PORTWIN0_IN1_SIZE                        equ 0001h
PORTWIN0_IN1_LENGTH                      equ 0001h
PORTWIN0_IN1_MASK                        equ 0002h
PORTWIN0_IN2_POSN                        equ 0002h
PORTWIN0_IN2_POSITION                    equ 0002h
PORTWIN0_IN2_SIZE                        equ 0001h
PORTWIN0_IN2_LENGTH                      equ 0001h
PORTWIN0_IN2_MASK                        equ 0004h

// Register: PORTWIN1
#define PORTWIN1 PORTWIN1
PORTWIN1                                 equ 049Ch
// bitfield definitions
PORTWIN1_IN_POSN                         equ 0000h
PORTWIN1_IN_POSITION                     equ 0000h
PORTWIN1_IN_SIZE                         equ 0008h
PORTWIN1_IN_LENGTH                       equ 0008h
PORTWIN1_IN_MASK                         equ 00FFh
PORTWIN1_IN0_POSN                        equ 0000h
PORTWIN1_IN0_POSITION                    equ 0000h
PORTWIN1_IN0_SIZE                        equ 0001h
PORTWIN1_IN0_LENGTH                      equ 0001h
PORTWIN1_IN0_MASK                        equ 0001h
PORTWIN1_IN1_POSN                        equ 0001h
PORTWIN1_IN1_POSITION                    equ 0001h
PORTWIN1_IN1_SIZE                        equ 0001h
PORTWIN1_IN1_LENGTH                      equ 0001h
PORTWIN1_IN1_MASK                        equ 0002h
PORTWIN1_IN2_POSN                        equ 0002h
PORTWIN1_IN2_POSITION                    equ 0002h
PORTWIN1_IN2_SIZE                        equ 0001h
PORTWIN1_IN2_LENGTH                      equ 0001h
PORTWIN1_IN2_MASK                        equ 0004h

// Register: PORTWIN2
#define PORTWIN2 PORTWIN2
PORTWIN2                                 equ 049Dh
// bitfield definitions
PORTWIN2_IN_POSN                         equ 0000h
PORTWIN2_IN_POSITION                     equ 0000h
PORTWIN2_IN_SIZE                         equ 0008h
PORTWIN2_IN_LENGTH                       equ 0008h
PORTWIN2_IN_MASK                         equ 00FFh
PORTWIN2_IN0_POSN                        equ 0000h
PORTWIN2_IN0_POSITION                    equ 0000h
PORTWIN2_IN0_SIZE                        equ 0001h
PORTWIN2_IN0_LENGTH                      equ 0001h
PORTWIN2_IN0_MASK                        equ 0001h
PORTWIN2_IN1_POSN                        equ 0001h
PORTWIN2_IN1_POSITION                    equ 0001h
PORTWIN2_IN1_SIZE                        equ 0001h
PORTWIN2_IN1_LENGTH                      equ 0001h
PORTWIN2_IN1_MASK                        equ 0002h
PORTWIN2_IN2_POSN                        equ 0002h
PORTWIN2_IN2_POSITION                    equ 0002h
PORTWIN2_IN2_SIZE                        equ 0001h
PORTWIN2_IN2_LENGTH                      equ 0001h
PORTWIN2_IN2_MASK                        equ 0004h

// Register: PORTWIN3
#define PORTWIN3 PORTWIN3
PORTWIN3                                 equ 049Eh
// bitfield definitions
PORTWIN3_IN_POSN                         equ 0000h
PORTWIN3_IN_POSITION                     equ 0000h
PORTWIN3_IN_SIZE                         equ 0008h
PORTWIN3_IN_LENGTH                       equ 0008h
PORTWIN3_IN_MASK                         equ 00FFh
PORTWIN3_IN0_POSN                        equ 0000h
PORTWIN3_IN0_POSITION                    equ 0000h
PORTWIN3_IN0_SIZE                        equ 0001h
PORTWIN3_IN0_LENGTH                      equ 0001h
PORTWIN3_IN0_MASK                        equ 0001h
PORTWIN3_IN1_POSN                        equ 0001h
PORTWIN3_IN1_POSITION                    equ 0001h
PORTWIN3_IN1_SIZE                        equ 0001h
PORTWIN3_IN1_LENGTH                      equ 0001h
PORTWIN3_IN1_MASK                        equ 0002h
PORTWIN3_IN2_POSN                        equ 0002h
PORTWIN3_IN2_POSITION                    equ 0002h
PORTWIN3_IN2_SIZE                        equ 0001h
PORTWIN3_IN2_LENGTH                      equ 0001h
PORTWIN3_IN2_MASK                        equ 0004h

// Register: PORTWIN4
#define PORTWIN4 PORTWIN4
PORTWIN4                                 equ 049Fh
// bitfield definitions
PORTWIN4_IN_POSN                         equ 0000h
PORTWIN4_IN_POSITION                     equ 0000h
PORTWIN4_IN_SIZE                         equ 0008h
PORTWIN4_IN_LENGTH                       equ 0008h
PORTWIN4_IN_MASK                         equ 00FFh
PORTWIN4_IN0_POSN                        equ 0000h
PORTWIN4_IN0_POSITION                    equ 0000h
PORTWIN4_IN0_SIZE                        equ 0001h
PORTWIN4_IN0_LENGTH                      equ 0001h
PORTWIN4_IN0_MASK                        equ 0001h
PORTWIN4_IN1_POSN                        equ 0001h
PORTWIN4_IN1_POSITION                    equ 0001h
PORTWIN4_IN1_SIZE                        equ 0001h
PORTWIN4_IN1_LENGTH                      equ 0001h
PORTWIN4_IN1_MASK                        equ 0002h
PORTWIN4_IN2_POSN                        equ 0002h
PORTWIN4_IN2_POSITION                    equ 0002h
PORTWIN4_IN2_SIZE                        equ 0001h
PORTWIN4_IN2_LENGTH                      equ 0001h
PORTWIN4_IN2_MASK                        equ 0004h

// Register: PORTWIN5
#define PORTWIN5 PORTWIN5
PORTWIN5                                 equ 04A0h
// bitfield definitions
PORTWIN5_IN_POSN                         equ 0000h
PORTWIN5_IN_POSITION                     equ 0000h
PORTWIN5_IN_SIZE                         equ 0008h
PORTWIN5_IN_LENGTH                       equ 0008h
PORTWIN5_IN_MASK                         equ 00FFh
PORTWIN5_IN0_POSN                        equ 0000h
PORTWIN5_IN0_POSITION                    equ 0000h
PORTWIN5_IN0_SIZE                        equ 0001h
PORTWIN5_IN0_LENGTH                      equ 0001h
PORTWIN5_IN0_MASK                        equ 0001h
PORTWIN5_IN1_POSN                        equ 0001h
PORTWIN5_IN1_POSITION                    equ 0001h
PORTWIN5_IN1_SIZE                        equ 0001h
PORTWIN5_IN1_LENGTH                      equ 0001h
PORTWIN5_IN1_MASK                        equ 0002h
PORTWIN5_IN2_POSN                        equ 0002h
PORTWIN5_IN2_POSITION                    equ 0002h
PORTWIN5_IN2_SIZE                        equ 0001h
PORTWIN5_IN2_LENGTH                      equ 0001h
PORTWIN5_IN2_MASK                        equ 0004h

// Register: PORTWIN6
#define PORTWIN6 PORTWIN6
PORTWIN6                                 equ 04A1h
// bitfield definitions
PORTWIN6_IN_POSN                         equ 0000h
PORTWIN6_IN_POSITION                     equ 0000h
PORTWIN6_IN_SIZE                         equ 0008h
PORTWIN6_IN_LENGTH                       equ 0008h
PORTWIN6_IN_MASK                         equ 00FFh
PORTWIN6_IN0_POSN                        equ 0000h
PORTWIN6_IN0_POSITION                    equ 0000h
PORTWIN6_IN0_SIZE                        equ 0001h
PORTWIN6_IN0_LENGTH                      equ 0001h
PORTWIN6_IN0_MASK                        equ 0001h
PORTWIN6_IN1_POSN                        equ 0001h
PORTWIN6_IN1_POSITION                    equ 0001h
PORTWIN6_IN1_SIZE                        equ 0001h
PORTWIN6_IN1_LENGTH                      equ 0001h
PORTWIN6_IN1_MASK                        equ 0002h
PORTWIN6_IN2_POSN                        equ 0002h
PORTWIN6_IN2_POSITION                    equ 0002h
PORTWIN6_IN2_SIZE                        equ 0001h
PORTWIN6_IN2_LENGTH                      equ 0001h
PORTWIN6_IN2_MASK                        equ 0004h

// Register: PORTWIN7
#define PORTWIN7 PORTWIN7
PORTWIN7                                 equ 04A2h
// bitfield definitions
PORTWIN7_IN_POSN                         equ 0000h
PORTWIN7_IN_POSITION                     equ 0000h
PORTWIN7_IN_SIZE                         equ 0008h
PORTWIN7_IN_LENGTH                       equ 0008h
PORTWIN7_IN_MASK                         equ 00FFh
PORTWIN7_IN0_POSN                        equ 0000h
PORTWIN7_IN0_POSITION                    equ 0000h
PORTWIN7_IN0_SIZE                        equ 0001h
PORTWIN7_IN0_LENGTH                      equ 0001h
PORTWIN7_IN0_MASK                        equ 0001h
PORTWIN7_IN1_POSN                        equ 0001h
PORTWIN7_IN1_POSITION                    equ 0001h
PORTWIN7_IN1_SIZE                        equ 0001h
PORTWIN7_IN1_LENGTH                      equ 0001h
PORTWIN7_IN1_MASK                        equ 0002h
PORTWIN7_IN2_POSN                        equ 0002h
PORTWIN7_IN2_POSITION                    equ 0002h
PORTWIN7_IN2_SIZE                        equ 0001h
PORTWIN7_IN2_LENGTH                      equ 0001h
PORTWIN7_IN2_MASK                        equ 0004h

// Register: PORTWCLK
#define PORTWCLK PORTWCLK
PORTWCLK                                 equ 04A3h
// bitfield definitions
PORTWCLK_CLK_POSN                        equ 0000h
PORTWCLK_CLK_POSITION                    equ 0000h
PORTWCLK_CLK_SIZE                        equ 0008h
PORTWCLK_CLK_LENGTH                      equ 0008h
PORTWCLK_CLK_MASK                        equ 00FFh
PORTWCLK_CLK0_POSN                       equ 0000h
PORTWCLK_CLK0_POSITION                   equ 0000h
PORTWCLK_CLK0_SIZE                       equ 0001h
PORTWCLK_CLK0_LENGTH                     equ 0001h
PORTWCLK_CLK0_MASK                       equ 0001h
PORTWCLK_CLK1_POSN                       equ 0001h
PORTWCLK_CLK1_POSITION                   equ 0001h
PORTWCLK_CLK1_SIZE                       equ 0001h
PORTWCLK_CLK1_LENGTH                     equ 0001h
PORTWCLK_CLK1_MASK                       equ 0002h
PORTWCLK_CLK2_POSN                       equ 0002h
PORTWCLK_CLK2_POSITION                   equ 0002h
PORTWCLK_CLK2_SIZE                       equ 0001h
PORTWCLK_CLK2_LENGTH                     equ 0001h
PORTWCLK_CLK2_MASK                       equ 0004h
PORTWCLK_CLK3_POSN                       equ 0003h
PORTWCLK_CLK3_POSITION                   equ 0003h
PORTWCLK_CLK3_SIZE                       equ 0001h
PORTWCLK_CLK3_LENGTH                     equ 0001h
PORTWCLK_CLK3_MASK                       equ 0008h
PORTWCLK_CLK4_POSN                       equ 0004h
PORTWCLK_CLK4_POSITION                   equ 0004h
PORTWCLK_CLK4_SIZE                       equ 0001h
PORTWCLK_CLK4_LENGTH                     equ 0001h
PORTWCLK_CLK4_MASK                       equ 0010h
PORTWCLK_PWCLK_POSN                      equ 0000h
PORTWCLK_PWCLK_POSITION                  equ 0000h
PORTWCLK_PWCLK_SIZE                      equ 0008h
PORTWCLK_PWCLK_LENGTH                    equ 0008h
PORTWCLK_PWCLK_MASK                      equ 00FFh

// Register: PORTWDF
#define PORTWDF PORTWDF
PORTWDF                                  equ 04A4h
// bitfield definitions
PORTWDF_DF0_POSN                         equ 0000h
PORTWDF_DF0_POSITION                     equ 0000h
PORTWDF_DF0_SIZE                         equ 0001h
PORTWDF_DF0_LENGTH                       equ 0001h
PORTWDF_DF0_MASK                         equ 0001h
PORTWDF_DF1_POSN                         equ 0001h
PORTWDF_DF1_POSITION                     equ 0001h
PORTWDF_DF1_SIZE                         equ 0001h
PORTWDF_DF1_LENGTH                       equ 0001h
PORTWDF_DF1_MASK                         equ 0002h
PORTWDF_DF2_POSN                         equ 0002h
PORTWDF_DF2_POSITION                     equ 0002h
PORTWDF_DF2_SIZE                         equ 0001h
PORTWDF_DF2_LENGTH                       equ 0001h
PORTWDF_DF2_MASK                         equ 0004h
PORTWDF_DF3_POSN                         equ 0003h
PORTWDF_DF3_POSITION                     equ 0003h
PORTWDF_DF3_SIZE                         equ 0001h
PORTWDF_DF3_LENGTH                       equ 0001h
PORTWDF_DF3_MASK                         equ 0008h
PORTWDF_DF4_POSN                         equ 0004h
PORTWDF_DF4_POSITION                     equ 0004h
PORTWDF_DF4_SIZE                         equ 0001h
PORTWDF_DF4_LENGTH                       equ 0001h
PORTWDF_DF4_MASK                         equ 0010h
PORTWDF_DF5_POSN                         equ 0005h
PORTWDF_DF5_POSITION                     equ 0005h
PORTWDF_DF5_SIZE                         equ 0001h
PORTWDF_DF5_LENGTH                       equ 0001h
PORTWDF_DF5_MASK                         equ 0020h
PORTWDF_DF6_POSN                         equ 0006h
PORTWDF_DF6_POSITION                     equ 0006h
PORTWDF_DF6_SIZE                         equ 0001h
PORTWDF_DF6_LENGTH                       equ 0001h
PORTWDF_DF6_MASK                         equ 0040h
PORTWDF_DF7_POSN                         equ 0007h
PORTWDF_DF7_POSITION                     equ 0007h
PORTWDF_DF7_SIZE                         equ 0001h
PORTWDF_DF7_LENGTH                       equ 0001h
PORTWDF_DF7_MASK                         equ 0080h
PORTWDF_PWDF0_POSN                       equ 0000h
PORTWDF_PWDF0_POSITION                   equ 0000h
PORTWDF_PWDF0_SIZE                       equ 0001h
PORTWDF_PWDF0_LENGTH                     equ 0001h
PORTWDF_PWDF0_MASK                       equ 0001h
PORTWDF_PWDF1_POSN                       equ 0001h
PORTWDF_PWDF1_POSITION                   equ 0001h
PORTWDF_PWDF1_SIZE                       equ 0001h
PORTWDF_PWDF1_LENGTH                     equ 0001h
PORTWDF_PWDF1_MASK                       equ 0002h
PORTWDF_PWDF2_POSN                       equ 0002h
PORTWDF_PWDF2_POSITION                   equ 0002h
PORTWDF_PWDF2_SIZE                       equ 0001h
PORTWDF_PWDF2_LENGTH                     equ 0001h
PORTWDF_PWDF2_MASK                       equ 0004h
PORTWDF_PWDF3_POSN                       equ 0003h
PORTWDF_PWDF3_POSITION                   equ 0003h
PORTWDF_PWDF3_SIZE                       equ 0001h
PORTWDF_PWDF3_LENGTH                     equ 0001h
PORTWDF_PWDF3_MASK                       equ 0008h
PORTWDF_PWDF4_POSN                       equ 0004h
PORTWDF_PWDF4_POSITION                   equ 0004h
PORTWDF_PWDF4_SIZE                       equ 0001h
PORTWDF_PWDF4_LENGTH                     equ 0001h
PORTWDF_PWDF4_MASK                       equ 0010h
PORTWDF_PWDF5_POSN                       equ 0005h
PORTWDF_PWDF5_POSITION                   equ 0005h
PORTWDF_PWDF5_SIZE                       equ 0001h
PORTWDF_PWDF5_LENGTH                     equ 0001h
PORTWDF_PWDF5_MASK                       equ 0020h
PORTWDF_PWDF6_POSN                       equ 0006h
PORTWDF_PWDF6_POSITION                   equ 0006h
PORTWDF_PWDF6_SIZE                       equ 0001h
PORTWDF_PWDF6_LENGTH                     equ 0001h
PORTWDF_PWDF6_MASK                       equ 0040h
PORTWDF_PWDF7_POSN                       equ 0007h
PORTWDF_PWDF7_POSITION                   equ 0007h
PORTWDF_PWDF7_SIZE                       equ 0001h
PORTWDF_PWDF7_LENGTH                     equ 0001h
PORTWDF_PWDF7_MASK                       equ 0080h
PORTWDF_DF_POSN                          equ 0000h
PORTWDF_DF_POSITION                      equ 0000h
PORTWDF_DF_SIZE                          equ 0008h
PORTWDF_DF_LENGTH                        equ 0008h
PORTWDF_DF_MASK                          equ 00FFh
PORTWDF_PWDF_POSN                        equ 0000h
PORTWDF_PWDF_POSITION                    equ 0000h
PORTWDF_PWDF_SIZE                        equ 0008h
PORTWDF_PWDF_LENGTH                      equ 0008h
PORTWDF_PWDF_MASK                        equ 00FFh

// Register: PORTWCON
#define PORTWCON PORTWCON
PORTWCON                                 equ 04A5h
// bitfield definitions
PORTWCON_CLKEN_POSN                      equ 0000h
PORTWCON_CLKEN_POSITION                  equ 0000h
PORTWCON_CLKEN_SIZE                      equ 0001h
PORTWCON_CLKEN_LENGTH                    equ 0001h
PORTWCON_CLKEN_MASK                      equ 0001h

// Register: MVIOSTAT
#define MVIOSTAT MVIOSTAT
MVIOSTAT                                 equ 04A6h
// bitfield definitions
MVIOSTAT_VDDIO2RDY_POSN                  equ 0000h
MVIOSTAT_VDDIO2RDY_POSITION              equ 0000h
MVIOSTAT_VDDIO2RDY_SIZE                  equ 0001h
MVIOSTAT_VDDIO2RDY_LENGTH                equ 0001h
MVIOSTAT_VDDIO2RDY_MASK                  equ 0001h
MVIOSTAT_VDDIO3RDY_POSN                  equ 0001h
MVIOSTAT_VDDIO3RDY_POSITION              equ 0001h
MVIOSTAT_VDDIO3RDY_SIZE                  equ 0001h
MVIOSTAT_VDDIO3RDY_LENGTH                equ 0001h
MVIOSTAT_VDDIO3RDY_MASK                  equ 0002h

// Register: STATUS
#define STATUS STATUS
STATUS                                   equ 04D8h
// bitfield definitions
STATUS_C_POSN                            equ 0000h
STATUS_C_POSITION                        equ 0000h
STATUS_C_SIZE                            equ 0001h
STATUS_C_LENGTH                          equ 0001h
STATUS_C_MASK                            equ 0001h
STATUS_DC_POSN                           equ 0001h
STATUS_DC_POSITION                       equ 0001h
STATUS_DC_SIZE                           equ 0001h
STATUS_DC_LENGTH                         equ 0001h
STATUS_DC_MASK                           equ 0002h
STATUS_Z_POSN                            equ 0002h
STATUS_Z_POSITION                        equ 0002h
STATUS_Z_SIZE                            equ 0001h
STATUS_Z_LENGTH                          equ 0001h
STATUS_Z_MASK                            equ 0004h
STATUS_OV_POSN                           equ 0003h
STATUS_OV_POSITION                       equ 0003h
STATUS_OV_SIZE                           equ 0001h
STATUS_OV_LENGTH                         equ 0001h
STATUS_OV_MASK                           equ 0008h
STATUS_N_POSN                            equ 0004h
STATUS_N_POSITION                        equ 0004h
STATUS_N_SIZE                            equ 0001h
STATUS_N_LENGTH                          equ 0001h
STATUS_N_MASK                            equ 0010h
STATUS_PD_POSN                           equ 0005h
STATUS_PD_POSITION                       equ 0005h
STATUS_PD_SIZE                           equ 0001h
STATUS_PD_LENGTH                         equ 0001h
STATUS_PD_MASK                           equ 0020h
STATUS_TO_POSN                           equ 0006h
STATUS_TO_POSITION                       equ 0006h
STATUS_TO_SIZE                           equ 0001h
STATUS_TO_LENGTH                         equ 0001h
STATUS_TO_MASK                           equ 0040h

// Register: FSR2
#define FSR2 FSR2
FSR2                                     equ 04D9h

// Register: FSR2L
#define FSR2L FSR2L
FSR2L                                    equ 04D9h
// bitfield definitions
FSR2L_FSR2L_POSN                         equ 0000h
FSR2L_FSR2L_POSITION                     equ 0000h
FSR2L_FSR2L_SIZE                         equ 0008h
FSR2L_FSR2L_LENGTH                       equ 0008h
FSR2L_FSR2L_MASK                         equ 00FFh

// Register: FSR2H
#define FSR2H FSR2H
FSR2H                                    equ 04DAh
// bitfield definitions
FSR2H_FSR2H_POSN                         equ 0000h
FSR2H_FSR2H_POSITION                     equ 0000h
FSR2H_FSR2H_SIZE                         equ 0006h
FSR2H_FSR2H_LENGTH                       equ 0006h
FSR2H_FSR2H_MASK                         equ 003Fh

// Register: PLUSW2
#define PLUSW2 PLUSW2
PLUSW2                                   equ 04DBh
// bitfield definitions
PLUSW2_PLUSW2_POSN                       equ 0000h
PLUSW2_PLUSW2_POSITION                   equ 0000h
PLUSW2_PLUSW2_SIZE                       equ 0008h
PLUSW2_PLUSW2_LENGTH                     equ 0008h
PLUSW2_PLUSW2_MASK                       equ 00FFh

// Register: PREINC2
#define PREINC2 PREINC2
PREINC2                                  equ 04DCh
// bitfield definitions
PREINC2_PREINC2_POSN                     equ 0000h
PREINC2_PREINC2_POSITION                 equ 0000h
PREINC2_PREINC2_SIZE                     equ 0008h
PREINC2_PREINC2_LENGTH                   equ 0008h
PREINC2_PREINC2_MASK                     equ 00FFh

// Register: POSTDEC2
#define POSTDEC2 POSTDEC2
POSTDEC2                                 equ 04DDh
// bitfield definitions
POSTDEC2_POSTDEC2_POSN                   equ 0000h
POSTDEC2_POSTDEC2_POSITION               equ 0000h
POSTDEC2_POSTDEC2_SIZE                   equ 0008h
POSTDEC2_POSTDEC2_LENGTH                 equ 0008h
POSTDEC2_POSTDEC2_MASK                   equ 00FFh

// Register: POSTINC2
#define POSTINC2 POSTINC2
POSTINC2                                 equ 04DEh
// bitfield definitions
POSTINC2_POSTINC2_POSN                   equ 0000h
POSTINC2_POSTINC2_POSITION               equ 0000h
POSTINC2_POSTINC2_SIZE                   equ 0008h
POSTINC2_POSTINC2_LENGTH                 equ 0008h
POSTINC2_POSTINC2_MASK                   equ 00FFh

// Register: INDF2
#define INDF2 INDF2
INDF2                                    equ 04DFh
// bitfield definitions
INDF2_INDF2_POSN                         equ 0000h
INDF2_INDF2_POSITION                     equ 0000h
INDF2_INDF2_SIZE                         equ 0008h
INDF2_INDF2_LENGTH                       equ 0008h
INDF2_INDF2_MASK                         equ 00FFh

// Register: BSR
#define BSR BSR
BSR                                      equ 04E0h

// Register: FSR1
#define FSR1 FSR1
FSR1                                     equ 04E1h

// Register: FSR1L
#define FSR1L FSR1L
FSR1L                                    equ 04E1h
// bitfield definitions
FSR1L_FSR1L_POSN                         equ 0000h
FSR1L_FSR1L_POSITION                     equ 0000h
FSR1L_FSR1L_SIZE                         equ 0008h
FSR1L_FSR1L_LENGTH                       equ 0008h
FSR1L_FSR1L_MASK                         equ 00FFh

// Register: FSR1H
#define FSR1H FSR1H
FSR1H                                    equ 04E2h
// bitfield definitions
FSR1H_FSR1H_POSN                         equ 0000h
FSR1H_FSR1H_POSITION                     equ 0000h
FSR1H_FSR1H_SIZE                         equ 0006h
FSR1H_FSR1H_LENGTH                       equ 0006h
FSR1H_FSR1H_MASK                         equ 003Fh

// Register: PLUSW1
#define PLUSW1 PLUSW1
PLUSW1                                   equ 04E3h
// bitfield definitions
PLUSW1_PLUSW1_POSN                       equ 0000h
PLUSW1_PLUSW1_POSITION                   equ 0000h
PLUSW1_PLUSW1_SIZE                       equ 0008h
PLUSW1_PLUSW1_LENGTH                     equ 0008h
PLUSW1_PLUSW1_MASK                       equ 00FFh

// Register: PREINC1
#define PREINC1 PREINC1
PREINC1                                  equ 04E4h
// bitfield definitions
PREINC1_PREINC1_POSN                     equ 0000h
PREINC1_PREINC1_POSITION                 equ 0000h
PREINC1_PREINC1_SIZE                     equ 0008h
PREINC1_PREINC1_LENGTH                   equ 0008h
PREINC1_PREINC1_MASK                     equ 00FFh

// Register: POSTDEC1
#define POSTDEC1 POSTDEC1
POSTDEC1                                 equ 04E5h
// bitfield definitions
POSTDEC1_POSTDEC1_POSN                   equ 0000h
POSTDEC1_POSTDEC1_POSITION               equ 0000h
POSTDEC1_POSTDEC1_SIZE                   equ 0008h
POSTDEC1_POSTDEC1_LENGTH                 equ 0008h
POSTDEC1_POSTDEC1_MASK                   equ 00FFh

// Register: POSTINC1
#define POSTINC1 POSTINC1
POSTINC1                                 equ 04E6h
// bitfield definitions
POSTINC1_POSTINC1_POSN                   equ 0000h
POSTINC1_POSTINC1_POSITION               equ 0000h
POSTINC1_POSTINC1_SIZE                   equ 0008h
POSTINC1_POSTINC1_LENGTH                 equ 0008h
POSTINC1_POSTINC1_MASK                   equ 00FFh

// Register: INDF1
#define INDF1 INDF1
INDF1                                    equ 04E7h
// bitfield definitions
INDF1_INDF1_POSN                         equ 0000h
INDF1_INDF1_POSITION                     equ 0000h
INDF1_INDF1_SIZE                         equ 0008h
INDF1_INDF1_LENGTH                       equ 0008h
INDF1_INDF1_MASK                         equ 00FFh

// Register: WREG
#define WREG WREG
WREG                                     equ 04E8h
// bitfield definitions
WREG_WREG_POSN                           equ 0000h
WREG_WREG_POSITION                       equ 0000h
WREG_WREG_SIZE                           equ 0008h
WREG_WREG_LENGTH                         equ 0008h
WREG_WREG_MASK                           equ 00FFh

// Register: FSR0
#define FSR0 FSR0
FSR0                                     equ 04E9h

// Register: FSR0L
#define FSR0L FSR0L
FSR0L                                    equ 04E9h
// bitfield definitions
FSR0L_FSR0L_POSN                         equ 0000h
FSR0L_FSR0L_POSITION                     equ 0000h
FSR0L_FSR0L_SIZE                         equ 0008h
FSR0L_FSR0L_LENGTH                       equ 0008h
FSR0L_FSR0L_MASK                         equ 00FFh

// Register: FSR0H
#define FSR0H FSR0H
FSR0H                                    equ 04EAh
// bitfield definitions
FSR0H_FSR0H_POSN                         equ 0000h
FSR0H_FSR0H_POSITION                     equ 0000h
FSR0H_FSR0H_SIZE                         equ 0006h
FSR0H_FSR0H_LENGTH                       equ 0006h
FSR0H_FSR0H_MASK                         equ 003Fh

// Register: PLUSW0
#define PLUSW0 PLUSW0
PLUSW0                                   equ 04EBh
// bitfield definitions
PLUSW0_PLUSW0_POSN                       equ 0000h
PLUSW0_PLUSW0_POSITION                   equ 0000h
PLUSW0_PLUSW0_SIZE                       equ 0008h
PLUSW0_PLUSW0_LENGTH                     equ 0008h
PLUSW0_PLUSW0_MASK                       equ 00FFh

// Register: PREINC0
#define PREINC0 PREINC0
PREINC0                                  equ 04ECh
// bitfield definitions
PREINC0_PREINC0_POSN                     equ 0000h
PREINC0_PREINC0_POSITION                 equ 0000h
PREINC0_PREINC0_SIZE                     equ 0008h
PREINC0_PREINC0_LENGTH                   equ 0008h
PREINC0_PREINC0_MASK                     equ 00FFh

// Register: POSTDEC0
#define POSTDEC0 POSTDEC0
POSTDEC0                                 equ 04EDh
// bitfield definitions
POSTDEC0_POSTDEC0_POSN                   equ 0000h
POSTDEC0_POSTDEC0_POSITION               equ 0000h
POSTDEC0_POSTDEC0_SIZE                   equ 0008h
POSTDEC0_POSTDEC0_LENGTH                 equ 0008h
POSTDEC0_POSTDEC0_MASK                   equ 00FFh

// Register: POSTINC0
#define POSTINC0 POSTINC0
POSTINC0                                 equ 04EEh
// bitfield definitions
POSTINC0_POSTINC0_POSN                   equ 0000h
POSTINC0_POSTINC0_POSITION               equ 0000h
POSTINC0_POSTINC0_SIZE                   equ 0008h
POSTINC0_POSTINC0_LENGTH                 equ 0008h
POSTINC0_POSTINC0_MASK                   equ 00FFh

// Register: INDF0
#define INDF0 INDF0
INDF0                                    equ 04EFh
// bitfield definitions
INDF0_INDF0_POSN                         equ 0000h
INDF0_INDF0_POSITION                     equ 0000h
INDF0_INDF0_SIZE                         equ 0008h
INDF0_INDF0_LENGTH                       equ 0008h
INDF0_INDF0_MASK                         equ 00FFh

// Register: PCON0
#define PCON0 PCON0
PCON0                                    equ 04F0h
// bitfield definitions
PCON0_NOT_BOR_POSN                       equ 0000h
PCON0_NOT_BOR_POSITION                   equ 0000h
PCON0_NOT_BOR_SIZE                       equ 0001h
PCON0_NOT_BOR_LENGTH                     equ 0001h
PCON0_NOT_BOR_MASK                       equ 0001h
PCON0_NOT_POR_POSN                       equ 0001h
PCON0_NOT_POR_POSITION                   equ 0001h
PCON0_NOT_POR_SIZE                       equ 0001h
PCON0_NOT_POR_LENGTH                     equ 0001h
PCON0_NOT_POR_MASK                       equ 0002h
PCON0_NOT_RI_POSN                        equ 0002h
PCON0_NOT_RI_POSITION                    equ 0002h
PCON0_NOT_RI_SIZE                        equ 0001h
PCON0_NOT_RI_LENGTH                      equ 0001h
PCON0_NOT_RI_MASK                        equ 0004h
PCON0_NOT_RMCLR_POSN                     equ 0003h
PCON0_NOT_RMCLR_POSITION                 equ 0003h
PCON0_NOT_RMCLR_SIZE                     equ 0001h
PCON0_NOT_RMCLR_LENGTH                   equ 0001h
PCON0_NOT_RMCLR_MASK                     equ 0008h
PCON0_NOT_RWDT_POSN                      equ 0004h
PCON0_NOT_RWDT_POSITION                  equ 0004h
PCON0_NOT_RWDT_SIZE                      equ 0001h
PCON0_NOT_RWDT_LENGTH                    equ 0001h
PCON0_NOT_RWDT_MASK                      equ 0010h
PCON0_NOT_WDTWV_POSN                     equ 0005h
PCON0_NOT_WDTWV_POSITION                 equ 0005h
PCON0_NOT_WDTWV_SIZE                     equ 0001h
PCON0_NOT_WDTWV_LENGTH                   equ 0001h
PCON0_NOT_WDTWV_MASK                     equ 0020h
PCON0_nBOR_POSN                          equ 0000h
PCON0_nBOR_POSITION                      equ 0000h
PCON0_nBOR_SIZE                          equ 0001h
PCON0_nBOR_LENGTH                        equ 0001h
PCON0_nBOR_MASK                          equ 0001h
PCON0_nPOR_POSN                          equ 0001h
PCON0_nPOR_POSITION                      equ 0001h
PCON0_nPOR_SIZE                          equ 0001h
PCON0_nPOR_LENGTH                        equ 0001h
PCON0_nPOR_MASK                          equ 0002h
PCON0_nRI_POSN                           equ 0002h
PCON0_nRI_POSITION                       equ 0002h
PCON0_nRI_SIZE                           equ 0001h
PCON0_nRI_LENGTH                         equ 0001h
PCON0_nRI_MASK                           equ 0004h
PCON0_nRMCLR_POSN                        equ 0003h
PCON0_nRMCLR_POSITION                    equ 0003h
PCON0_nRMCLR_SIZE                        equ 0001h
PCON0_nRMCLR_LENGTH                      equ 0001h
PCON0_nRMCLR_MASK                        equ 0008h
PCON0_nRWDT_POSN                         equ 0004h
PCON0_nRWDT_POSITION                     equ 0004h
PCON0_nRWDT_SIZE                         equ 0001h
PCON0_nRWDT_LENGTH                       equ 0001h
PCON0_nRWDT_MASK                         equ 0010h
PCON0_nWDTWV_POSN                        equ 0005h
PCON0_nWDTWV_POSITION                    equ 0005h
PCON0_nWDTWV_SIZE                        equ 0001h
PCON0_nWDTWV_LENGTH                      equ 0001h
PCON0_nWDTWV_MASK                        equ 0020h
PCON0_STKUNF_POSN                        equ 0006h
PCON0_STKUNF_POSITION                    equ 0006h
PCON0_STKUNF_SIZE                        equ 0001h
PCON0_STKUNF_LENGTH                      equ 0001h
PCON0_STKUNF_MASK                        equ 0040h
PCON0_STKOVF_POSN                        equ 0007h
PCON0_STKOVF_POSITION                    equ 0007h
PCON0_STKOVF_SIZE                        equ 0001h
PCON0_STKOVF_LENGTH                      equ 0001h
PCON0_STKOVF_MASK                        equ 0080h
PCON0_BOR_POSN                           equ 0000h
PCON0_BOR_POSITION                       equ 0000h
PCON0_BOR_SIZE                           equ 0001h
PCON0_BOR_LENGTH                         equ 0001h
PCON0_BOR_MASK                           equ 0001h
PCON0_POR_POSN                           equ 0001h
PCON0_POR_POSITION                       equ 0001h
PCON0_POR_SIZE                           equ 0001h
PCON0_POR_LENGTH                         equ 0001h
PCON0_POR_MASK                           equ 0002h
PCON0_RI_POSN                            equ 0002h
PCON0_RI_POSITION                        equ 0002h
PCON0_RI_SIZE                            equ 0001h
PCON0_RI_LENGTH                          equ 0001h
PCON0_RI_MASK                            equ 0004h
PCON0_RMCLR_POSN                         equ 0003h
PCON0_RMCLR_POSITION                     equ 0003h
PCON0_RMCLR_SIZE                         equ 0001h
PCON0_RMCLR_LENGTH                       equ 0001h
PCON0_RMCLR_MASK                         equ 0008h
PCON0_RWDT_POSN                          equ 0004h
PCON0_RWDT_POSITION                      equ 0004h
PCON0_RWDT_SIZE                          equ 0001h
PCON0_RWDT_LENGTH                        equ 0001h
PCON0_RWDT_MASK                          equ 0010h
PCON0_WDTWV_POSN                         equ 0005h
PCON0_WDTWV_POSITION                     equ 0005h
PCON0_WDTWV_SIZE                         equ 0001h
PCON0_WDTWV_LENGTH                       equ 0001h
PCON0_WDTWV_MASK                         equ 0020h

// Register: PCON1
#define PCON1 PCON1
PCON1                                    equ 04F1h
// bitfield definitions
PCON1_NOT_RCM_POSN                       equ 0000h
PCON1_NOT_RCM_POSITION                   equ 0000h
PCON1_NOT_RCM_SIZE                       equ 0001h
PCON1_NOT_RCM_LENGTH                     equ 0001h
PCON1_NOT_RCM_MASK                       equ 0001h
PCON1_NOT_MEMV_POSN                      equ 0001h
PCON1_NOT_MEMV_POSITION                  equ 0001h
PCON1_NOT_MEMV_SIZE                      equ 0001h
PCON1_NOT_MEMV_LENGTH                    equ 0001h
PCON1_NOT_MEMV_MASK                      equ 0002h
PCON1_NOT_RVREG_POSN                     equ 0002h
PCON1_NOT_RVREG_POSITION                 equ 0002h
PCON1_NOT_RVREG_SIZE                     equ 0001h
PCON1_NOT_RVREG_LENGTH                   equ 0001h
PCON1_NOT_RVREG_MASK                     equ 0004h
PCON1_NOT_PORVDDIO2_POSN                 equ 0003h
PCON1_NOT_PORVDDIO2_POSITION             equ 0003h
PCON1_NOT_PORVDDIO2_SIZE                 equ 0001h
PCON1_NOT_PORVDDIO2_LENGTH               equ 0001h
PCON1_NOT_PORVDDIO2_MASK                 equ 0008h
PCON1_NOT_PORVDDIO3_POSN                 equ 0004h
PCON1_NOT_PORVDDIO3_POSITION             equ 0004h
PCON1_NOT_PORVDDIO3_SIZE                 equ 0001h
PCON1_NOT_PORVDDIO3_LENGTH               equ 0001h
PCON1_NOT_PORVDDIO3_MASK                 equ 0010h
PCON1_nRCM_POSN                          equ 0000h
PCON1_nRCM_POSITION                      equ 0000h
PCON1_nRCM_SIZE                          equ 0001h
PCON1_nRCM_LENGTH                        equ 0001h
PCON1_nRCM_MASK                          equ 0001h
PCON1_nMEMV_POSN                         equ 0001h
PCON1_nMEMV_POSITION                     equ 0001h
PCON1_nMEMV_SIZE                         equ 0001h
PCON1_nMEMV_LENGTH                       equ 0001h
PCON1_nMEMV_MASK                         equ 0002h
PCON1_nRVREG_POSN                        equ 0002h
PCON1_nRVREG_POSITION                    equ 0002h
PCON1_nRVREG_SIZE                        equ 0001h
PCON1_nRVREG_LENGTH                      equ 0001h
PCON1_nRVREG_MASK                        equ 0004h
PCON1_nPORVDDIO2_POSN                    equ 0003h
PCON1_nPORVDDIO2_POSITION                equ 0003h
PCON1_nPORVDDIO2_SIZE                    equ 0001h
PCON1_nPORVDDIO2_LENGTH                  equ 0001h
PCON1_nPORVDDIO2_MASK                    equ 0008h
PCON1_nPORVDDIO3_POSN                    equ 0004h
PCON1_nPORVDDIO3_POSITION                equ 0004h
PCON1_nPORVDDIO3_SIZE                    equ 0001h
PCON1_nPORVDDIO3_LENGTH                  equ 0001h
PCON1_nPORVDDIO3_MASK                    equ 0010h
PCON1_RCM_POSN                           equ 0000h
PCON1_RCM_POSITION                       equ 0000h
PCON1_RCM_SIZE                           equ 0001h
PCON1_RCM_LENGTH                         equ 0001h
PCON1_RCM_MASK                           equ 0001h
PCON1_MEMV_POSN                          equ 0001h
PCON1_MEMV_POSITION                      equ 0001h
PCON1_MEMV_SIZE                          equ 0001h
PCON1_MEMV_LENGTH                        equ 0001h
PCON1_MEMV_MASK                          equ 0002h
PCON1_RVREG_POSN                         equ 0002h
PCON1_RVREG_POSITION                     equ 0002h
PCON1_RVREG_SIZE                         equ 0001h
PCON1_RVREG_LENGTH                       equ 0001h
PCON1_RVREG_MASK                         equ 0004h
PCON1_PORVDDIO2_POSN                     equ 0003h
PCON1_PORVDDIO2_POSITION                 equ 0003h
PCON1_PORVDDIO2_SIZE                     equ 0001h
PCON1_PORVDDIO2_LENGTH                   equ 0001h
PCON1_PORVDDIO2_MASK                     equ 0008h
PCON1_PORVDDIO3_POSN                     equ 0004h
PCON1_PORVDDIO3_POSITION                 equ 0004h
PCON1_PORVDDIO3_SIZE                     equ 0001h
PCON1_PORVDDIO3_LENGTH                   equ 0001h
PCON1_PORVDDIO3_MASK                     equ 0010h

// Register: CPUDOZE
#define CPUDOZE CPUDOZE
CPUDOZE                                  equ 04F2h
// bitfield definitions
CPUDOZE_DOZE_POSN                        equ 0000h
CPUDOZE_DOZE_POSITION                    equ 0000h
CPUDOZE_DOZE_SIZE                        equ 0003h
CPUDOZE_DOZE_LENGTH                      equ 0003h
CPUDOZE_DOZE_MASK                        equ 0007h
CPUDOZE_DOE_POSN                         equ 0004h
CPUDOZE_DOE_POSITION                     equ 0004h
CPUDOZE_DOE_SIZE                         equ 0001h
CPUDOZE_DOE_LENGTH                       equ 0001h
CPUDOZE_DOE_MASK                         equ 0010h
CPUDOZE_ROI_POSN                         equ 0005h
CPUDOZE_ROI_POSITION                     equ 0005h
CPUDOZE_ROI_SIZE                         equ 0001h
CPUDOZE_ROI_LENGTH                       equ 0001h
CPUDOZE_ROI_MASK                         equ 0020h
CPUDOZE_DOZEN_POSN                       equ 0006h
CPUDOZE_DOZEN_POSITION                   equ 0006h
CPUDOZE_DOZEN_SIZE                       equ 0001h
CPUDOZE_DOZEN_LENGTH                     equ 0001h
CPUDOZE_DOZEN_MASK                       equ 0040h
CPUDOZE_IDLEN_POSN                       equ 0007h
CPUDOZE_IDLEN_POSITION                   equ 0007h
CPUDOZE_IDLEN_SIZE                       equ 0001h
CPUDOZE_IDLEN_LENGTH                     equ 0001h
CPUDOZE_IDLEN_MASK                       equ 0080h
CPUDOZE_DOZE0_POSN                       equ 0000h
CPUDOZE_DOZE0_POSITION                   equ 0000h
CPUDOZE_DOZE0_SIZE                       equ 0001h
CPUDOZE_DOZE0_LENGTH                     equ 0001h
CPUDOZE_DOZE0_MASK                       equ 0001h
CPUDOZE_DOZE1_POSN                       equ 0001h
CPUDOZE_DOZE1_POSITION                   equ 0001h
CPUDOZE_DOZE1_SIZE                       equ 0001h
CPUDOZE_DOZE1_LENGTH                     equ 0001h
CPUDOZE_DOZE1_MASK                       equ 0002h
CPUDOZE_DOZE2_POSN                       equ 0002h
CPUDOZE_DOZE2_POSITION                   equ 0002h
CPUDOZE_DOZE2_SIZE                       equ 0001h
CPUDOZE_DOZE2_LENGTH                     equ 0001h
CPUDOZE_DOZE2_MASK                       equ 0004h

// Register: PROD
#define PROD PROD
PROD                                     equ 04F3h

// Register: PRODL
#define PRODL PRODL
PRODL                                    equ 04F3h
// bitfield definitions
PRODL_PRODL_POSN                         equ 0000h
PRODL_PRODL_POSITION                     equ 0000h
PRODL_PRODL_SIZE                         equ 0008h
PRODL_PRODL_LENGTH                       equ 0008h
PRODL_PRODL_MASK                         equ 00FFh

// Register: PRODH
#define PRODH PRODH
PRODH                                    equ 04F4h
// bitfield definitions
PRODH_PRODH_POSN                         equ 0000h
PRODH_PRODH_POSITION                     equ 0000h
PRODH_PRODH_SIZE                         equ 0008h
PRODH_PRODH_LENGTH                       equ 0008h
PRODH_PRODH_MASK                         equ 00FFh

// Register: TABLAT
#define TABLAT TABLAT
TABLAT                                   equ 04F5h
// bitfield definitions
TABLAT_TABLAT_POSN                       equ 0000h
TABLAT_TABLAT_POSITION                   equ 0000h
TABLAT_TABLAT_SIZE                       equ 0008h
TABLAT_TABLAT_LENGTH                     equ 0008h
TABLAT_TABLAT_MASK                       equ 00FFh

// Register: TBLPTR
#define TBLPTR TBLPTR
TBLPTR                                   equ 04F6h

// Register: TBLPTRL
#define TBLPTRL TBLPTRL
TBLPTRL                                  equ 04F6h
// bitfield definitions
TBLPTRL_TBLPTRL_POSN                     equ 0000h
TBLPTRL_TBLPTRL_POSITION                 equ 0000h
TBLPTRL_TBLPTRL_SIZE                     equ 0008h
TBLPTRL_TBLPTRL_LENGTH                   equ 0008h
TBLPTRL_TBLPTRL_MASK                     equ 00FFh

// Register: TBLPTRH
#define TBLPTRH TBLPTRH
TBLPTRH                                  equ 04F7h
// bitfield definitions
TBLPTRH_TBLPTRH_POSN                     equ 0000h
TBLPTRH_TBLPTRH_POSITION                 equ 0000h
TBLPTRH_TBLPTRH_SIZE                     equ 0008h
TBLPTRH_TBLPTRH_LENGTH                   equ 0008h
TBLPTRH_TBLPTRH_MASK                     equ 00FFh

// Register: TBLPTRU
#define TBLPTRU TBLPTRU
TBLPTRU                                  equ 04F8h
// bitfield definitions
TBLPTRU_TBLPTRU_POSN                     equ 0000h
TBLPTRU_TBLPTRU_POSITION                 equ 0000h
TBLPTRU_TBLPTRU_SIZE                     equ 0006h
TBLPTRU_TBLPTRU_LENGTH                   equ 0006h
TBLPTRU_TBLPTRU_MASK                     equ 003Fh

// Register: PCLAT
#define PCLAT PCLAT
PCLAT                                    equ 04F9h

// Register: PCL
#define PCL PCL
PCL                                      equ 04F9h
// bitfield definitions
PCL_PC_POSN                              equ 0000h
PCL_PC_POSITION                          equ 0000h
PCL_PC_SIZE                              equ 0008h
PCL_PC_LENGTH                            equ 0008h
PCL_PC_MASK                              equ 00FFh

// Register: PCLATH
#define PCLATH PCLATH
PCLATH                                   equ 04FAh
// bitfield definitions
PCLATH_PCH_POSN                          equ 0000h
PCLATH_PCH_POSITION                      equ 0000h
PCLATH_PCH_SIZE                          equ 0008h
PCLATH_PCH_LENGTH                        equ 0008h
PCLATH_PCH_MASK                          equ 00FFh

// Register: PCLATU
#define PCLATU PCLATU
PCLATU                                   equ 04FBh
// bitfield definitions
PCLATU_PCU_POSN                          equ 0000h
PCLATU_PCU_POSITION                      equ 0000h
PCLATU_PCU_SIZE                          equ 0005h
PCLATU_PCU_LENGTH                        equ 0005h
PCLATU_PCU_MASK                          equ 001Fh

// Register: STKPTR
#define STKPTR STKPTR
STKPTR                                   equ 04FCh
// bitfield definitions
STKPTR_STKPTR_POSN                       equ 0000h
STKPTR_STKPTR_POSITION                   equ 0000h
STKPTR_STKPTR_SIZE                       equ 0007h
STKPTR_STKPTR_LENGTH                     equ 0007h
STKPTR_STKPTR_MASK                       equ 007Fh

// Register: TOS
#define TOS TOS
TOS                                      equ 04FDh

// Register: TOSL
#define TOSL TOSL
TOSL                                     equ 04FDh
// bitfield definitions
TOSL_TOSL_POSN                           equ 0000h
TOSL_TOSL_POSITION                       equ 0000h
TOSL_TOSL_SIZE                           equ 0008h
TOSL_TOSL_LENGTH                         equ 0008h
TOSL_TOSL_MASK                           equ 00FFh

// Register: TOSH
#define TOSH TOSH
TOSH                                     equ 04FEh
// bitfield definitions
TOSH_TOSH_POSN                           equ 0000h
TOSH_TOSH_POSITION                       equ 0000h
TOSH_TOSH_SIZE                           equ 0008h
TOSH_TOSH_LENGTH                         equ 0008h
TOSH_TOSH_MASK                           equ 00FFh

// Register: TOSU
#define TOSU TOSU
TOSU                                     equ 04FFh

/*
 * Bit Access Macros
 */

#ifndef PAGEMASK
#define PAGEMASK(addr) ((addr) and 0FFFFFh)
#endif
#ifndef BANKMASK
#define BANKMASK(addr) ((addr) and 0FFh)
#endif
#define ABD                              BANKMASK(I2C1CON2), 4, b
#define ACC0                             BANKMASK(ADACCL), 0, b
#define ACC1                             BANKMASK(ADACCL), 1, b
#define ACC10                            BANKMASK(ADACCH), 2, b
#define ACC11                            BANKMASK(ADACCH), 3, b
#define ACC12                            BANKMASK(ADACCH), 4, b
#define ACC13                            BANKMASK(ADACCH), 5, b
#define ACC14                            BANKMASK(ADACCH), 6, b
#define ACC15                            BANKMASK(ADACCH), 7, b
#define ACC2                             BANKMASK(ADACCL), 2, b
#define ACC3                             BANKMASK(ADACCL), 3, b
#define ACC4                             BANKMASK(ADACCL), 4, b
#define ACC5                             BANKMASK(ADACCL), 5, b
#define ACC6                             BANKMASK(ADACCL), 6, b
#define ACC7                             BANKMASK(ADACCL), 7, b
#define ACC8                             BANKMASK(ADACCH), 0, b
#define ACC9                             BANKMASK(ADACCH), 1, b
#define ACCM                             BANKMASK(CRCCON0), 4, b
#define ACCMOD                           BANKMASK(CRCCON0), 4, b
#define ACKCNT                           BANKMASK(I2C1CON1), 7, b
#define ACKDT                            BANKMASK(I2C1CON1), 6, b
#define ACKSTAT                          BANKMASK(I2C1CON1), 5, b
#define ACKT                             BANKMASK(I2C1CON1), 4, b
#define ACKT1IE                          BANKMASK(I2C1PIE), 6, b
#define ACKT1IF                          BANKMASK(I2C1PIR), 6, b
#define ACKTIE                           BANKMASK(I2C1PIE), 6, b
#define ACKTIF                           BANKMASK(I2C1PIR), 6, b
#define ACLR                             BANKMASK(ADCON2), 3, b
#define ACNT                             BANKMASK(I2C1CON2), 7, b
#define ACNTMD0                          BANKMASK(I2C1CON3), 0, b
#define ACNTMD1                          BANKMASK(I2C1CON3), 1, b
#define ACQ0                             BANKMASK(ADACQL), 0, b
#define ACQ1                             BANKMASK(ADACQL), 1, b
#define ACQ10                            BANKMASK(ADACQH), 2, b
#define ACQ11                            BANKMASK(ADACQH), 3, b
#define ACQ12                            BANKMASK(ADACQH), 4, b
#define ACQ2                             BANKMASK(ADACQL), 2, b
#define ACQ3                             BANKMASK(ADACQL), 3, b
#define ACQ4                             BANKMASK(ADACQL), 4, b
#define ACQ5                             BANKMASK(ADACQL), 5, b
#define ACQ6                             BANKMASK(ADACQL), 6, b
#define ACQ7                             BANKMASK(ADACQL), 7, b
#define ACQ8                             BANKMASK(ADACQH), 0, b
#define ACQ9                             BANKMASK(ADACQH), 1, b
#define ACT0                             BANKMASK(ADACT), 0, b
#define ACT1                             BANKMASK(ADACT), 1, b
#define ACT2                             BANKMASK(ADACT), 2, b
#define ACT3                             BANKMASK(ADACT), 3, b
#define ACT4                             BANKMASK(ADACT), 4, b
#define ACT5                             BANKMASK(ADACT), 5, b
#define ACTEN                            BANKMASK(ACTCON), 7, b
#define ACTIE                            BANKMASK(PIE2), 7, a
#define ACTIF                            BANKMASK(PIR2), 7, a
#define ACTIP                            BANKMASK(IPR2), 7, a
#define ACTLOCK                          BANKMASK(ACTCON), 3, b
#define ACTMD                            BANKMASK(PMD1), 0, b
#define ACTORS                           BANKMASK(ACTCON), 1, b
#define ACTUD                            BANKMASK(ACTCON), 6, b
#define ADACC0                           BANKMASK(ADACCL), 0, b
#define ADACC1                           BANKMASK(ADACCL), 1, b
#define ADACC10                          BANKMASK(ADACCH), 2, b
#define ADACC11                          BANKMASK(ADACCH), 3, b
#define ADACC12                          BANKMASK(ADACCH), 4, b
#define ADACC13                          BANKMASK(ADACCH), 5, b
#define ADACC14                          BANKMASK(ADACCH), 6, b
#define ADACC15                          BANKMASK(ADACCH), 7, b
#define ADACC2                           BANKMASK(ADACCL), 2, b
#define ADACC3                           BANKMASK(ADACCL), 3, b
#define ADACC4                           BANKMASK(ADACCL), 4, b
#define ADACC5                           BANKMASK(ADACCL), 5, b
#define ADACC6                           BANKMASK(ADACCL), 6, b
#define ADACC7                           BANKMASK(ADACCL), 7, b
#define ADACC8                           BANKMASK(ADACCH), 0, b
#define ADACC9                           BANKMASK(ADACCH), 1, b
#define ADACLR                           BANKMASK(ADCON2), 3, b
#define ADACQ0                           BANKMASK(ADACQL), 0, b
#define ADACQ1                           BANKMASK(ADACQL), 1, b
#define ADACQ10                          BANKMASK(ADACQH), 2, b
#define ADACQ11                          BANKMASK(ADACQH), 3, b
#define ADACQ12                          BANKMASK(ADACQH), 4, b
#define ADACQ2                           BANKMASK(ADACQL), 2, b
#define ADACQ3                           BANKMASK(ADACQL), 3, b
#define ADACQ4                           BANKMASK(ADACQL), 4, b
#define ADACQ5                           BANKMASK(ADACQL), 5, b
#define ADACQ6                           BANKMASK(ADACQL), 6, b
#define ADACQ7                           BANKMASK(ADACQL), 7, b
#define ADACQ8                           BANKMASK(ADACQH), 0, b
#define ADACQ9                           BANKMASK(ADACQH), 1, b
#define ADACT0                           BANKMASK(ADACT), 0, b
#define ADACT1                           BANKMASK(ADACT), 1, b
#define ADACT2                           BANKMASK(ADACT), 2, b
#define ADACT3                           BANKMASK(ADACT), 3, b
#define ADACT4                           BANKMASK(ADACT), 4, b
#define ADACT5                           BANKMASK(ADACT), 5, b
#define ADACTPPS0                        BANKMASK(ADACTPPS), 0, b
#define ADACTPPS1                        BANKMASK(ADACTPPS), 1, b
#define ADACTPPS2                        BANKMASK(ADACTPPS), 2, b
#define ADACTPPS3                        BANKMASK(ADACTPPS), 3, b
#define ADACTPPS4                        BANKMASK(ADACTPPS), 4, b
#define ADAOV                            BANKMASK(ADSTAT), 7, b
#define ADCALC0                          BANKMASK(ADCON3), 4, b
#define ADCALC1                          BANKMASK(ADCON3), 5, b
#define ADCALC2                          BANKMASK(ADCON3), 6, b
#define ADCAP0                           BANKMASK(ADCAP), 0, b
#define ADCAP1                           BANKMASK(ADCAP), 1, b
#define ADCAP2                           BANKMASK(ADCAP), 2, b
#define ADCAP3                           BANKMASK(ADCAP), 3, b
#define ADCAP4                           BANKMASK(ADCAP), 4, b
#define ADCMD                            BANKMASK(PMD4), 3, b
#define ADCNT0                           BANKMASK(ADCNT), 0, b
#define ADCNT1                           BANKMASK(ADCNT), 1, b
#define ADCNT2                           BANKMASK(ADCNT), 2, b
#define ADCNT3                           BANKMASK(ADCNT), 3, b
#define ADCNT4                           BANKMASK(ADCNT), 4, b
#define ADCNT5                           BANKMASK(ADCNT), 5, b
#define ADCNT6                           BANKMASK(ADCNT), 6, b
#define ADCNT7                           BANKMASK(ADCNT), 7, b
#define ADCONT                           BANKMASK(ADCON0), 6, b
#define ADCRS0                           BANKMASK(ADCON2), 4, b
#define ADCRS1                           BANKMASK(ADCON2), 5, b
#define ADCRS2                           BANKMASK(ADCON2), 6, b
#define ADCS                             BANKMASK(ADCON0), 4, b
#define ADCS0                            BANKMASK(ADCLK), 0, b
#define ADCS1                            BANKMASK(ADCLK), 1, b
#define ADCS2                            BANKMASK(ADCLK), 2, b
#define ADCS3                            BANKMASK(ADCLK), 3, b
#define ADCS4                            BANKMASK(ADCLK), 4, b
#define ADCS5                            BANKMASK(ADCLK), 5, b
#define ADDSEN                           BANKMASK(ADCON1), 0, b
#define ADERR0                           BANKMASK(ADERRL), 0, b
#define ADERR1                           BANKMASK(ADERRL), 1, b
#define ADERR10                          BANKMASK(ADERRH), 2, b
#define ADERR11                          BANKMASK(ADERRH), 3, b
#define ADERR12                          BANKMASK(ADERRH), 4, b
#define ADERR13                          BANKMASK(ADERRH), 5, b
#define ADERR14                          BANKMASK(ADERRH), 6, b
#define ADERR15                          BANKMASK(ADERRH), 7, b
#define ADERR2                           BANKMASK(ADERRL), 2, b
#define ADERR3                           BANKMASK(ADERRL), 3, b
#define ADERR4                           BANKMASK(ADERRL), 4, b
#define ADERR5                           BANKMASK(ADERRL), 5, b
#define ADERR6                           BANKMASK(ADERRL), 6, b
#define ADERR7                           BANKMASK(ADERRL), 7, b
#define ADERR8                           BANKMASK(ADERRH), 0, b
#define ADERR9                           BANKMASK(ADERRH), 1, b
#define ADFLTR0                          BANKMASK(ADFLTRL), 0, b
#define ADFLTR1                          BANKMASK(ADFLTRL), 1, b
#define ADFLTR10                         BANKMASK(ADFLTRH), 2, b
#define ADFLTR11                         BANKMASK(ADFLTRH), 3, b
#define ADFLTR12                         BANKMASK(ADFLTRH), 4, b
#define ADFLTR13                         BANKMASK(ADFLTRH), 5, b
#define ADFLTR14                         BANKMASK(ADFLTRH), 6, b
#define ADFLTR15                         BANKMASK(ADFLTRH), 7, b
#define ADFLTR2                          BANKMASK(ADFLTRL), 2, b
#define ADFLTR3                          BANKMASK(ADFLTRL), 3, b
#define ADFLTR4                          BANKMASK(ADFLTRL), 4, b
#define ADFLTR5                          BANKMASK(ADFLTRL), 5, b
#define ADFLTR6                          BANKMASK(ADFLTRL), 6, b
#define ADFLTR7                          BANKMASK(ADFLTRL), 7, b
#define ADFLTR8                          BANKMASK(ADFLTRH), 0, b
#define ADFLTR9                          BANKMASK(ADFLTRH), 1, b
#define ADFM0                            BANKMASK(ADCON0), 2, b
#define ADFVR0                           BANKMASK(FVRCON), 0, b
#define ADFVR1                           BANKMASK(FVRCON), 1, b
#define ADGO                             BANKMASK(ADCON0), 0, b
#define ADGPOL                           BANKMASK(ADCON1), 5, b
#define ADIE                             BANKMASK(PIE9), 6, a
#define ADIF                             BANKMASK(PIR9), 6, a
#define ADIP                             BANKMASK(IPR9), 6, a
#define ADIPEN                           BANKMASK(ADCON1), 6, b
#define ADLTH0                           BANKMASK(ADLTHL), 0, b
#define ADLTH1                           BANKMASK(ADLTHL), 1, b
#define ADLTH10                          BANKMASK(ADLTHH), 2, b
#define ADLTH11                          BANKMASK(ADLTHH), 3, b
#define ADLTH12                          BANKMASK(ADLTHH), 4, b
#define ADLTH13                          BANKMASK(ADLTHH), 5, b
#define ADLTH14                          BANKMASK(ADLTHH), 6, b
#define ADLTH15                          BANKMASK(ADLTHH), 7, b
#define ADLTH2                           BANKMASK(ADLTHL), 2, b
#define ADLTH3                           BANKMASK(ADLTHL), 3, b
#define ADLTH4                           BANKMASK(ADLTHL), 4, b
#define ADLTH5                           BANKMASK(ADLTHL), 5, b
#define ADLTH6                           BANKMASK(ADLTHL), 6, b
#define ADLTH7                           BANKMASK(ADLTHL), 7, b
#define ADLTH8                           BANKMASK(ADLTHH), 0, b
#define ADLTH9                           BANKMASK(ADLTHH), 1, b
#define ADLTHR                           BANKMASK(ADSTAT), 5, b
#define ADMATH                           BANKMASK(ADSTAT), 4, b
#define ADMD0                            BANKMASK(ADCON2), 0, b
#define ADMD1                            BANKMASK(ADCON2), 1, b
#define ADMD2                            BANKMASK(ADCON2), 2, b
#define ADNCH0                           BANKMASK(ADNCH), 0, b
#define ADNCH1                           BANKMASK(ADNCH), 1, b
#define ADNCH2                           BANKMASK(ADNCH), 2, b
#define ADNCH3                           BANKMASK(ADNCH), 3, b
#define ADNCH4                           BANKMASK(ADNCH), 4, b
#define ADNCH5                           BANKMASK(ADNCH), 5, b
#define ADNREF0                          BANKMASK(ADREF), 4, b
#define ADOEN                            BANKMASK(OSCEN), 2, b
#define ADON                             BANKMASK(ADCON0), 7, b
#define ADOR                             BANKMASK(OSCSTAT), 2, b
#define ADOV                             BANKMASK(ADSTAT), 7, b
#define ADPCH0                           BANKMASK(ADPCH), 0, b
#define ADPCH1                           BANKMASK(ADPCH), 1, b
#define ADPCH2                           BANKMASK(ADPCH), 2, b
#define ADPCH3                           BANKMASK(ADPCH), 3, b
#define ADPCH4                           BANKMASK(ADPCH), 4, b
#define ADPCH5                           BANKMASK(ADPCH), 5, b
#define ADPCSC                           BANKMASK(ADCON1), 1, b
#define ADPPOL                           BANKMASK(ADCON1), 7, b
#define ADPRE0                           BANKMASK(ADPREL), 0, b
#define ADPRE1                           BANKMASK(ADPREL), 1, b
#define ADPRE10                          BANKMASK(ADPREH), 2, b
#define ADPRE11                          BANKMASK(ADPREH), 3, b
#define ADPRE12                          BANKMASK(ADPREH), 4, b
#define ADPRE2                           BANKMASK(ADPREL), 2, b
#define ADPRE3                           BANKMASK(ADPREL), 3, b
#define ADPRE4                           BANKMASK(ADPREL), 4, b
#define ADPRE5                           BANKMASK(ADPREL), 5, b
#define ADPRE6                           BANKMASK(ADPREL), 6, b
#define ADPRE7                           BANKMASK(ADPREL), 7, b
#define ADPRE8                           BANKMASK(ADPREH), 0, b
#define ADPRE9                           BANKMASK(ADPREH), 1, b
#define ADPREF0                          BANKMASK(ADREF), 0, b
#define ADPREF1                          BANKMASK(ADREF), 1, b
#define ADPREV0                          BANKMASK(ADPREVL), 0, b
#define ADPREV1                          BANKMASK(ADPREVL), 1, b
#define ADPREV10                         BANKMASK(ADPREVH), 2, b
#define ADPREV11                         BANKMASK(ADPREVH), 3, b
#define ADPREV12                         BANKMASK(ADPREVH), 4, b
#define ADPREV13                         BANKMASK(ADPREVH), 5, b
#define ADPREV14                         BANKMASK(ADPREVH), 6, b
#define ADPREV15                         BANKMASK(ADPREVH), 7, b
#define ADPREV2                          BANKMASK(ADPREVL), 2, b
#define ADPREV3                          BANKMASK(ADPREVL), 3, b
#define ADPREV4                          BANKMASK(ADPREVL), 4, b
#define ADPREV5                          BANKMASK(ADPREVL), 5, b
#define ADPREV6                          BANKMASK(ADPREVL), 6, b
#define ADPREV7                          BANKMASK(ADPREVL), 7, b
#define ADPREV8                          BANKMASK(ADPREVH), 0, b
#define ADPREV9                          BANKMASK(ADPREVH), 1, b
#define ADPSIS                           BANKMASK(ADCON2), 7, b
#define ADR1IE                           BANKMASK(I2C1PIE), 3, b
#define ADR1IF                           BANKMASK(I2C1PIR), 3, b
#define ADRES0                           BANKMASK(ADRESL), 0, b
#define ADRES1                           BANKMASK(ADRESL), 1, b
#define ADRES10                          BANKMASK(ADRESH), 2, b
#define ADRES11                          BANKMASK(ADRESH), 3, b
#define ADRES12                          BANKMASK(ADRESH), 4, b
#define ADRES13                          BANKMASK(ADRESH), 5, b
#define ADRES14                          BANKMASK(ADRESH), 6, b
#define ADRES15                          BANKMASK(ADRESH), 7, b
#define ADRES2                           BANKMASK(ADRESL), 2, b
#define ADRES3                           BANKMASK(ADRESL), 3, b
#define ADRES4                           BANKMASK(ADRESL), 4, b
#define ADRES5                           BANKMASK(ADRESL), 5, b
#define ADRES6                           BANKMASK(ADRESL), 6, b
#define ADRES7                           BANKMASK(ADRESL), 7, b
#define ADRES8                           BANKMASK(ADRESH), 0, b
#define ADRES9                           BANKMASK(ADRESH), 1, b
#define ADRIE                            BANKMASK(I2C1PIE), 3, b
#define ADRIF                            BANKMASK(I2C1PIR), 3, b
#define ADRPT0                           BANKMASK(ADRPT), 0, b
#define ADRPT1                           BANKMASK(ADRPT), 1, b
#define ADRPT2                           BANKMASK(ADRPT), 2, b
#define ADRPT3                           BANKMASK(ADRPT), 3, b
#define ADRPT4                           BANKMASK(ADRPT), 4, b
#define ADRPT5                           BANKMASK(ADRPT), 5, b
#define ADRPT6                           BANKMASK(ADRPT), 6, b
#define ADRPT7                           BANKMASK(ADRPT), 7, b
#define ADSOI                            BANKMASK(ADCON3), 3, b
#define ADSTAT0                          BANKMASK(ADSTAT), 0, b
#define ADSTAT1                          BANKMASK(ADSTAT), 1, b
#define ADSTAT2                          BANKMASK(ADSTAT), 2, b
#define ADSTPT0                          BANKMASK(ADSTPTL), 0, b
#define ADSTPT1                          BANKMASK(ADSTPTL), 1, b
#define ADSTPT10                         BANKMASK(ADSTPTH), 2, b
#define ADSTPT11                         BANKMASK(ADSTPTH), 3, b
#define ADSTPT12                         BANKMASK(ADSTPTH), 4, b
#define ADSTPT13                         BANKMASK(ADSTPTH), 5, b
#define ADSTPT14                         BANKMASK(ADSTPTH), 6, b
#define ADSTPT15                         BANKMASK(ADSTPTH), 7, b
#define ADSTPT2                          BANKMASK(ADSTPTL), 2, b
#define ADSTPT3                          BANKMASK(ADSTPTL), 3, b
#define ADSTPT4                          BANKMASK(ADSTPTL), 4, b
#define ADSTPT5                          BANKMASK(ADSTPTL), 5, b
#define ADSTPT6                          BANKMASK(ADSTPTL), 6, b
#define ADSTPT7                          BANKMASK(ADSTPTL), 7, b
#define ADSTPT8                          BANKMASK(ADSTPTH), 0, b
#define ADSTPT9                          BANKMASK(ADSTPTH), 1, b
#define ADTIE                            BANKMASK(PIE9), 7, a
#define ADTIF                            BANKMASK(PIR9), 7, a
#define ADTIP                            BANKMASK(IPR9), 7, a
#define ADTMD0                           BANKMASK(ADCON3), 0, b
#define ADTMD1                           BANKMASK(ADCON3), 1, b
#define ADTMD2                           BANKMASK(ADCON3), 2, b
#define ADUTH0                           BANKMASK(ADUTHL), 0, b
#define ADUTH1                           BANKMASK(ADUTHL), 1, b
#define ADUTH10                          BANKMASK(ADUTHH), 2, b
#define ADUTH11                          BANKMASK(ADUTHH), 3, b
#define ADUTH12                          BANKMASK(ADUTHH), 4, b
#define ADUTH13                          BANKMASK(ADUTHH), 5, b
#define ADUTH14                          BANKMASK(ADUTHH), 6, b
#define ADUTH15                          BANKMASK(ADUTHH), 7, b
#define ADUTH2                           BANKMASK(ADUTHL), 2, b
#define ADUTH3                           BANKMASK(ADUTHL), 3, b
#define ADUTH4                           BANKMASK(ADUTHL), 4, b
#define ADUTH5                           BANKMASK(ADUTHL), 5, b
#define ADUTH6                           BANKMASK(ADUTHL), 6, b
#define ADUTH7                           BANKMASK(ADUTHL), 7, b
#define ADUTH8                           BANKMASK(ADUTHH), 0, b
#define ADUTH9                           BANKMASK(ADUTHH), 1, b
#define ADUTHR                           BANKMASK(ADSTAT), 6, b
#define AIRQ0                            BANKMASK(DMAnAIRQ), 0, b
#define AIRQ1                            BANKMASK(DMAnAIRQ), 1, b
#define AIRQ2                            BANKMASK(DMAnAIRQ), 2, b
#define AIRQ3                            BANKMASK(DMAnAIRQ), 3, b
#define AIRQ4                            BANKMASK(DMAnAIRQ), 4, b
#define AIRQ5                            BANKMASK(DMAnAIRQ), 5, b
#define AIRQ6                            BANKMASK(DMAnAIRQ), 6, b
#define AIRQ7                            BANKMASK(DMAnAIRQ), 7, b
#define AIRQEN                           BANKMASK(DMAnCON0), 2, b
#define ANSELA0                          BANKMASK(ANSELA), 0, b
#define ANSELA1                          BANKMASK(ANSELA), 1, b
#define ANSELA2                          BANKMASK(ANSELA), 2, b
#define ANSELA4                          BANKMASK(ANSELA), 4, b
#define ANSELA5                          BANKMASK(ANSELA), 5, b
#define ANSELB7                          BANKMASK(ANSELB), 7, b
#define ANSELC3                          BANKMASK(ANSELC), 3, b
#define ANSELC4                          BANKMASK(ANSELC), 4, b
#define ANSELC5                          BANKMASK(ANSELC), 5, b
#define ANSELC6                          BANKMASK(ANSELC), 6, b
#define ANSELC7                          BANKMASK(ANSELC), 7, b
#define AOV                              BANKMASK(ADSTAT), 7, b
#define AS0E                             BANKMASK(CWG1AS1), 0, b
#define AS1E                             BANKMASK(CWG1AS1), 1, b
#define AS2E                             BANKMASK(CWG1AS1), 2, b
#define AS6E                             BANKMASK(CWG1AS1), 6, b
#define AS7E                             BANKMASK(CWG1AS1), 7, b
#define ASYNC                            BANKMASK(T0CON1), 4, b
#define BAUD0                            BANKMASK(SPI1BAUD), 0, b
#define BAUD1                            BANKMASK(SPI1BAUD), 1, b
#define BAUD2                            BANKMASK(SPI1BAUD), 2, b
#define BAUD3                            BANKMASK(SPI1BAUD), 3, b
#define BAUD4                            BANKMASK(SPI1BAUD), 4, b
#define BAUD5                            BANKMASK(SPI1BAUD), 5, b
#define BAUD6                            BANKMASK(SPI1BAUD), 6, b
#define BAUD7                            BANKMASK(SPI1BAUD), 7, b
#define BCL1IE                           BANKMASK(I2C1ERR), 1, b
#define BCL1IF                           BANKMASK(I2C1ERR), 5, b
#define BCLIE                            BANKMASK(I2C1ERR), 1, b
#define BCLIF                            BANKMASK(I2C1ERR), 5, b
#define BFRE                             BANKMASK(I2C1STAT0), 7, b
#define BFREDR                           BANKMASK(I2C1CON3), 4, b
#define BFRET0                           BANKMASK(I2C1CON2), 0, b
#define BFRET1                           BANKMASK(I2C1CON2), 1, b
#define BMODE                            BANKMASK(SPI1CON0), 0, b
#define BOR                              BANKMASK(PCON0), 0, a
#define BORRDY                           BANKMASK(BORCON), 0, b
#define BTO1IE                           BANKMASK(I2C1ERR), 2, b
#define BTO1IF                           BANKMASK(I2C1ERR), 6, b
#define BTOC0                            BANKMASK(I2C1BTOC), 0, b
#define BTOC1                            BANKMASK(I2C1BTOC), 1, b
#define BTOC2                            BANKMASK(I2C1BTOC), 2, b
#define BUF0                             BANKMASK(DMAnBUF), 0, b
#define BUF1                             BANKMASK(DMAnBUF), 1, b
#define BUF2                             BANKMASK(DMAnBUF), 2, b
#define BUF3                             BANKMASK(DMAnBUF), 3, b
#define BUF4                             BANKMASK(DMAnBUF), 4, b
#define BUF5                             BANKMASK(DMAnBUF), 5, b
#define BUF6                             BANKMASK(DMAnBUF), 6, b
#define BUF7                             BANKMASK(DMAnBUF), 7, b
#define BURSTMD                          BANKMASK(SCANCON0), 1, b
#define C0EN                             BANKMASK(U1CON2), 3, b
#define C1TSEL0                          BANKMASK(CCPTMRS0), 0, b
#define C1TSEL1                          BANKMASK(CCPTMRS0), 1, b
#define C2TSEL2                          BANKMASK(CCPTMRS0), 2, b
#define C2TSEL3                          BANKMASK(CCPTMRS0), 3, b
#define CALC0                            BANKMASK(ADCON3), 4, b
#define CALC1                            BANKMASK(ADCON3), 5, b
#define CALC2                            BANKMASK(ADCON3), 6, b
#define CCP1CTS0                         BANKMASK(CCP1CAP), 0, b
#define CCP1CTS1                         BANKMASK(CCP1CAP), 1, b
#define CCP1CTS2                         BANKMASK(CCP1CAP), 2, b
#define CCP1EN                           BANKMASK(CCP1CON), 7, b
#define CCP1FMT                          BANKMASK(CCP1CON), 4, b
#define CCP1IE                           BANKMASK(PIE4), 4, a
#define CCP1IF                           BANKMASK(PIR4), 4, a
#define CCP1IP                           BANKMASK(IPR4), 4, a
#define CCP1MD                           BANKMASK(PMD2), 2, b
#define CCP1MODE0                        BANKMASK(CCP1CON), 0, b
#define CCP1MODE1                        BANKMASK(CCP1CON), 1, b
#define CCP1MODE2                        BANKMASK(CCP1CON), 2, b
#define CCP1MODE3                        BANKMASK(CCP1CON), 3, b
#define CCP1OUT                          BANKMASK(CCP1CON), 5, b
#define CCP1PPS0                         BANKMASK(CCP1PPS), 0, b
#define CCP1PPS1                         BANKMASK(CCP1PPS), 1, b
#define CCP1PPS2                         BANKMASK(CCP1PPS), 2, b
#define CCP1PPS3                         BANKMASK(CCP1PPS), 3, b
#define CCP1PPS4                         BANKMASK(CCP1PPS), 4, b
#define CCP2CTS0                         BANKMASK(CCP2CAP), 0, b
#define CCP2CTS1                         BANKMASK(CCP2CAP), 1, b
#define CCP2CTS2                         BANKMASK(CCP2CAP), 2, b
#define CCP2EN                           BANKMASK(CCP2CON), 7, b
#define CCP2FMT                          BANKMASK(CCP2CON), 4, b
#define CCP2IE                           BANKMASK(PIE4), 5, a
#define CCP2IF                           BANKMASK(PIR4), 5, a
#define CCP2IP                           BANKMASK(IPR4), 5, a
#define CCP2MD                           BANKMASK(PMD2), 3, b
#define CCP2MODE0                        BANKMASK(CCP2CON), 0, b
#define CCP2MODE1                        BANKMASK(CCP2CON), 1, b
#define CCP2MODE2                        BANKMASK(CCP2CON), 2, b
#define CCP2MODE3                        BANKMASK(CCP2CON), 3, b
#define CCP2OUT                          BANKMASK(CCP2CON), 5, b
#define CCP2PPS0                         BANKMASK(CCP2PPS), 0, b
#define CCP2PPS1                         BANKMASK(CCP2PPS), 1, b
#define CCP2PPS2                         BANKMASK(CCP2PPS), 2, b
#define CCP2PPS3                         BANKMASK(CCP2PPS), 3, b
#define CCP2PPS4                         BANKMASK(CCP2PPS), 4, b
#define CDIV0                            BANKMASK(OSCCON2), 0, b
#define CDIV1                            BANKMASK(OSCCON2), 1, b
#define CDIV2                            BANKMASK(OSCCON2), 2, b
#define CDIV3                            BANKMASK(OSCCON2), 3, b
#define CERIE                            BANKMASK(U1ERRIE), 4, b
#define CERIF                            BANKMASK(U1ERRIR), 4, b
#define CGA0                             BANKMASK(ADCG1A), 0, b
#define CGA1                             BANKMASK(ADCG1A), 1, b
#define CGA2                             BANKMASK(ADCG1A), 2, b
#define CGA4                             BANKMASK(ADCG1A), 4, b
#define CGA5                             BANKMASK(ADCG1A), 5, b
#define CGB5                             BANKMASK(ADCG1B), 5, b
#define CGB6                             BANKMASK(ADCG1B), 6, b
#define CGB7                             BANKMASK(ADCG1B), 7, b
#define CGC0                             BANKMASK(ADCG1C), 0, b
#define CGC1                             BANKMASK(ADCG1C), 1, b
#define CGC3                             BANKMASK(ADCG1C), 3, b
#define CGC4                             BANKMASK(ADCG1C), 4, b
#define CGC5                             BANKMASK(ADCG1C), 5, b
#define CGC6                             BANKMASK(ADCG1C), 6, b
#define CGC7                             BANKMASK(ADCG1C), 7, b
#define CH16AB                           BANKMASK(TUCHAIN), 0, b
#define CKE                              BANKMASK(SPI1CON1), 6, b
#define CKP                              BANKMASK(SPI1CON1), 5, b
#define CKPS3                            BANKMASK(T0CON1), 3, b
#define CLC1IE                           BANKMASK(PIE5), 3, a
#define CLC1IF                           BANKMASK(PIR5), 3, a
#define CLC1IP                           BANKMASK(IPR5), 3, a
#define CLC1MD                           BANKMASK(PMD2), 7, b
#define CLC1OUT                          BANKMASK(CLCDATA), 0, b
#define CLC2IE                           BANKMASK(PIE5), 4, a
#define CLC2IF                           BANKMASK(PIR5), 4, a
#define CLC2IP                           BANKMASK(IPR5), 4, a
#define CLC2MD                           BANKMASK(PMD3), 0, b
#define CLC2OUT                          BANKMASK(CLCDATA), 1, b
#define CLC3IE                           BANKMASK(PIE5), 5, a
#define CLC3IF                           BANKMASK(PIR5), 5, a
#define CLC3IP                           BANKMASK(IPR5), 5, a
#define CLC3MD                           BANKMASK(PMD3), 1, b
#define CLC3OUT                          BANKMASK(CLCDATA), 2, b
#define CLC4IE                           BANKMASK(PIE5), 6, a
#define CLC4IF                           BANKMASK(PIR5), 6, a
#define CLC4IP                           BANKMASK(IPR5), 6, a
#define CLC4MD                           BANKMASK(PMD3), 2, b
#define CLC4OUT                          BANKMASK(CLCDATA), 3, b
#define CLCIN0PPS0                       BANKMASK(CLCIN0PPS), 0, b
#define CLCIN0PPS1                       BANKMASK(CLCIN0PPS), 1, b
#define CLCIN0PPS2                       BANKMASK(CLCIN0PPS), 2, b
#define CLCIN0PPS3                       BANKMASK(CLCIN0PPS), 3, b
#define CLCIN0PPS4                       BANKMASK(CLCIN0PPS), 4, b
#define CLCIN1PPS0                       BANKMASK(CLCIN1PPS), 0, b
#define CLCIN1PPS1                       BANKMASK(CLCIN1PPS), 1, b
#define CLCIN1PPS2                       BANKMASK(CLCIN1PPS), 2, b
#define CLCIN1PPS3                       BANKMASK(CLCIN1PPS), 3, b
#define CLCIN1PPS4                       BANKMASK(CLCIN1PPS), 4, b
#define CLCIN2PPS0                       BANKMASK(CLCIN2PPS), 0, b
#define CLCIN2PPS1                       BANKMASK(CLCIN2PPS), 1, b
#define CLCIN2PPS2                       BANKMASK(CLCIN2PPS), 2, b
#define CLCIN2PPS3                       BANKMASK(CLCIN2PPS), 3, b
#define CLCIN2PPS4                       BANKMASK(CLCIN2PPS), 4, b
#define CLCIN3PPS0                       BANKMASK(CLCIN3PPS), 0, b
#define CLCIN3PPS1                       BANKMASK(CLCIN3PPS), 1, b
#define CLCIN3PPS2                       BANKMASK(CLCIN3PPS), 2, b
#define CLCIN3PPS3                       BANKMASK(CLCIN3PPS), 3, b
#define CLCIN3PPS4                       BANKMASK(CLCIN3PPS), 4, b
#define CLKEN                            BANKMASK(PORTWCON), 0, a
#define CLKRCLK0                         BANKMASK(CLKRCLK), 0, b
#define CLKRCLK1                         BANKMASK(CLKRCLK), 1, b
#define CLKRCLK2                         BANKMASK(CLKRCLK), 2, b
#define CLKRCLK3                         BANKMASK(CLKRCLK), 3, b
#define CLKRDC0                          BANKMASK(CLKRCON), 3, b
#define CLKRDC1                          BANKMASK(CLKRCON), 4, b
#define CLKRDIV0                         BANKMASK(CLKRCON), 0, b
#define CLKRDIV1                         BANKMASK(CLKRCON), 1, b
#define CLKRDIV2                         BANKMASK(CLKRCON), 2, b
#define CLKREN                           BANKMASK(CLKRCON), 7, b
#define CLKRMD                           BANKMASK(PMD1), 3, b
#define CLKSEL0                          BANKMASK(SPI1CLK), 0, b
#define CLKSEL1                          BANKMASK(SPI1CLK), 1, b
#define CLKSEL2                          BANKMASK(SPI1CLK), 2, b
#define CLKSEL3                          BANKMASK(SPI1CLK), 3, b
#define CNT10                            BANKMASK(I2C1CNTH), 2, b
#define CNT11                            BANKMASK(I2C1CNTH), 3, b
#define CNT12                            BANKMASK(I2C1CNTH), 4, b
#define CNT13                            BANKMASK(I2C1CNTH), 5, b
#define CNT14                            BANKMASK(I2C1CNTH), 6, b
#define CNT15                            BANKMASK(I2C1CNTH), 7, b
#define CNT1IE                           BANKMASK(I2C1PIE), 7, b
#define CNT1IF                           BANKMASK(I2C1PIR), 7, b
#define CNT8                             BANKMASK(I2C1CNTH), 0, b
#define CNT9                             BANKMASK(I2C1CNTH), 1, b
#define CNTIE                            BANKMASK(I2C1PIE), 7, b
#define CNTIF                            BANKMASK(I2C1PIR), 7, b
#define CONT                             BANKMASK(ADCON0), 6, b
#define COSC0                            BANKMASK(OSCCON2), 4, b
#define COSC1                            BANKMASK(OSCCON2), 5, b
#define COSC2                            BANKMASK(OSCCON2), 6, b
#define CRCBUSY                          BANKMASK(CRCCON0), 5, b
#define CRCEN                            BANKMASK(CRCCON0), 7, b
#define CRCGO                            BANKMASK(CRCCON0), 6, b
#define CRCIE                            BANKMASK(PIE2), 5, a
#define CRCIF                            BANKMASK(PIR2), 5, a
#define CRCIP                            BANKMASK(IPR2), 5, a
#define CRCMD                            BANKMASK(PMD0), 5, b
#define CRS0                             BANKMASK(ADCON2), 4, b
#define CRS1                             BANKMASK(ADCON2), 5, b
#define CRS2                             BANKMASK(ADCON2), 6, b
#define CS4                              BANKMASK(ADCLK), 4, b
#define CS5                              BANKMASK(ADCLK), 5, b
#define CSD                              BANKMASK(I2C1CON1), 0, b
#define CSTR                             BANKMASK(I2C1CON0), 4, b
#define CSWHOLD                          BANKMASK(OSCCON3), 7, b
#define CSWIE                            BANKMASK(PIE3), 0, a
#define CSWIF                            BANKMASK(PIR3), 0, a
#define CSWIP                            BANKMASK(IPR3), 0, a
#define CWG1CS                           BANKMASK(CWG1CLK), 0, b
#define CWG1DBF0                         BANKMASK(CWG1DBF), 0, b
#define CWG1DBF1                         BANKMASK(CWG1DBF), 1, b
#define CWG1DBF2                         BANKMASK(CWG1DBF), 2, b
#define CWG1DBF3                         BANKMASK(CWG1DBF), 3, b
#define CWG1DBF4                         BANKMASK(CWG1DBF), 4, b
#define CWG1DBF5                         BANKMASK(CWG1DBF), 5, b
#define CWG1DBR0                         BANKMASK(CWG1DBR), 0, b
#define CWG1DBR1                         BANKMASK(CWG1DBR), 1, b
#define CWG1DBR2                         BANKMASK(CWG1DBR), 2, b
#define CWG1DBR3                         BANKMASK(CWG1DBR), 3, b
#define CWG1DBR4                         BANKMASK(CWG1DBR), 4, b
#define CWG1DBR5                         BANKMASK(CWG1DBR), 5, b
#define CWG1EN                           BANKMASK(CWG1CON0), 7, b
#define CWG1IE                           BANKMASK(PIE5), 2, a
#define CWG1IF                           BANKMASK(PIR5), 2, a
#define CWG1IN                           BANKMASK(CWG1CON1), 5, b
#define CWG1INPPS0                       BANKMASK(CWG1PPS), 0, b
#define CWG1INPPS1                       BANKMASK(CWG1PPS), 1, b
#define CWG1INPPS2                       BANKMASK(CWG1PPS), 2, b
#define CWG1INPPS3                       BANKMASK(CWG1PPS), 3, b
#define CWG1INPPS4                       BANKMASK(CWG1PPS), 4, b
#define CWG1IP                           BANKMASK(IPR5), 2, a
#define CWG1LD                           BANKMASK(CWG1CON0), 6, b
#define CWG1LSAC0                        BANKMASK(CWG1AS0), 2, b
#define CWG1LSAC1                        BANKMASK(CWG1AS0), 3, b
#define CWG1LSBD0                        BANKMASK(CWG1AS0), 4, b
#define CWG1LSBD1                        BANKMASK(CWG1AS0), 5, b
#define CWG1LSDB0                        BANKMASK(CWG1AS0), 4, b
#define CWG1LSDB1                        BANKMASK(CWG1AS0), 5, b
#define CWG1MD                           BANKMASK(PMD2), 6, b
#define CWG1MODE0                        BANKMASK(CWG1CON0), 0, b
#define CWG1MODE1                        BANKMASK(CWG1CON0), 1, b
#define CWG1MODE2                        BANKMASK(CWG1CON0), 2, b
#define CWG1OVRA                         BANKMASK(CWG1STR), 4, b
#define CWG1OVRB                         BANKMASK(CWG1STR), 5, b
#define CWG1OVRC                         BANKMASK(CWG1STR), 6, b
#define CWG1OVRD                         BANKMASK(CWG1STR), 7, b
#define CWG1POLA                         BANKMASK(CWG1CON1), 0, b
#define CWG1POLB                         BANKMASK(CWG1CON1), 1, b
#define CWG1POLC                         BANKMASK(CWG1CON1), 2, b
#define CWG1POLD                         BANKMASK(CWG1CON1), 3, b
#define CWG1STRA                         BANKMASK(CWG1STR), 0, b
#define CWG1STRB                         BANKMASK(CWG1STR), 1, b
#define CWG1STRC                         BANKMASK(CWG1STR), 2, b
#define CWG1STRD                         BANKMASK(CWG1STR), 3, b
#define CWGINPPS0                        BANKMASK(CWG1PPS), 0, b
#define CWGINPPS1                        BANKMASK(CWG1PPS), 1, b
#define CWGINPPS2                        BANKMASK(CWG1PPS), 2, b
#define CWGINPPS3                        BANKMASK(CWG1PPS), 3, b
#define CWGINPPS4                        BANKMASK(CWG1PPS), 4, b
#define D1S0                             BANKMASK(CLCnSEL0), 0, b
#define D1S1                             BANKMASK(CLCnSEL0), 1, b
#define D1S2                             BANKMASK(CLCnSEL0), 2, b
#define D1S3                             BANKMASK(CLCnSEL0), 3, b
#define D1S4                             BANKMASK(CLCnSEL0), 4, b
#define D1S5                             BANKMASK(CLCnSEL0), 5, b
#define D2S0                             BANKMASK(CLCnSEL1), 0, b
#define D2S1                             BANKMASK(CLCnSEL1), 1, b
#define D2S2                             BANKMASK(CLCnSEL1), 2, b
#define D2S3                             BANKMASK(CLCnSEL1), 3, b
#define D2S4                             BANKMASK(CLCnSEL1), 4, b
#define D2S5                             BANKMASK(CLCnSEL1), 5, b
#define D3S0                             BANKMASK(CLCnSEL2), 0, b
#define D3S1                             BANKMASK(CLCnSEL2), 1, b
#define D3S2                             BANKMASK(CLCnSEL2), 2, b
#define D3S3                             BANKMASK(CLCnSEL2), 3, b
#define D3S4                             BANKMASK(CLCnSEL2), 4, b
#define D3S5                             BANKMASK(CLCnSEL2), 5, b
#define D4S0                             BANKMASK(CLCnSEL3), 0, b
#define D4S1                             BANKMASK(CLCnSEL3), 1, b
#define D4S2                             BANKMASK(CLCnSEL3), 2, b
#define D4S3                             BANKMASK(CLCnSEL3), 3, b
#define D4S4                             BANKMASK(CLCnSEL3), 4, b
#define D4S5                             BANKMASK(CLCnSEL3), 5, b
#define DATA                             BANKMASK(I2C1STAT0), 3, b
#define DATA0                            BANKMASK(CRCDATAL), 0, b
#define DATA1                            BANKMASK(CRCDATAL), 1, b
#define DATA10                           BANKMASK(CRCDATAH), 2, b
#define DATA11                           BANKMASK(CRCDATAH), 3, b
#define DATA12                           BANKMASK(CRCDATAH), 4, b
#define DATA13                           BANKMASK(CRCDATAH), 5, b
#define DATA14                           BANKMASK(CRCDATAH), 6, b
#define DATA15                           BANKMASK(CRCDATAH), 7, b
#define DATA16                           BANKMASK(CRCDATAU), 0, b
#define DATA17                           BANKMASK(CRCDATAU), 1, b
#define DATA18                           BANKMASK(CRCDATAU), 2, b
#define DATA19                           BANKMASK(CRCDATAU), 3, b
#define DATA2                            BANKMASK(CRCDATAL), 2, b
#define DATA20                           BANKMASK(CRCDATAU), 4, b
#define DATA21                           BANKMASK(CRCDATAU), 5, b
#define DATA22                           BANKMASK(CRCDATAU), 6, b
#define DATA23                           BANKMASK(CRCDATAU), 7, b
#define DATA24                           BANKMASK(CRCDATAT), 0, b
#define DATA25                           BANKMASK(CRCDATAT), 1, b
#define DATA26                           BANKMASK(CRCDATAT), 2, b
#define DATA27                           BANKMASK(CRCDATAT), 3, b
#define DATA28                           BANKMASK(CRCDATAT), 4, b
#define DATA29                           BANKMASK(CRCDATAT), 5, b
#define DATA3                            BANKMASK(CRCDATAL), 3, b
#define DATA30                           BANKMASK(CRCDATAT), 6, b
#define DATA31                           BANKMASK(CRCDATAT), 7, b
#define DATA4                            BANKMASK(CRCDATAL), 4, b
#define DATA5                            BANKMASK(CRCDATAL), 5, b
#define DATA6                            BANKMASK(CRCDATAL), 6, b
#define DATA7                            BANKMASK(CRCDATAL), 7, b
#define DATA8                            BANKMASK(CRCDATAH), 0, b
#define DATA9                            BANKMASK(CRCDATAH), 1, b
#define DBF0                             BANKMASK(CWG1DBF), 0, b
#define DBF1                             BANKMASK(CWG1DBF), 1, b
#define DBF2                             BANKMASK(CWG1DBF), 2, b
#define DBF3                             BANKMASK(CWG1DBF), 3, b
#define DBF4                             BANKMASK(CWG1DBF), 4, b
#define DBF5                             BANKMASK(CWG1DBF), 5, b
#define DBR0                             BANKMASK(CWG1DBR), 0, b
#define DBR1                             BANKMASK(CWG1DBR), 1, b
#define DBR2                             BANKMASK(CWG1DBR), 2, b
#define DBR3                             BANKMASK(CWG1DBR), 3, b
#define DBR4                             BANKMASK(CWG1DBR), 4, b
#define DBR5                             BANKMASK(CWG1DBR), 5, b
#define DC0                              BANKMASK(CLKRCON), 3, b
#define DC1                              BANKMASK(CLKRCON), 4, b
#define DCNT0                            BANKMASK(DMAnDCNTL), 0, b
#define DCNT1                            BANKMASK(DMAnDCNTL), 1, b
#define DCNT10                           BANKMASK(DMAnDCNTH), 2, b
#define DCNT11                           BANKMASK(DMAnDCNTH), 3, b
#define DCNT2                            BANKMASK(DMAnDCNTL), 2, b
#define DCNT3                            BANKMASK(DMAnDCNTL), 3, b
#define DCNT4                            BANKMASK(DMAnDCNTL), 4, b
#define DCNT5                            BANKMASK(DMAnDCNTL), 5, b
#define DCNT6                            BANKMASK(DMAnDCNTL), 6, b
#define DCNT7                            BANKMASK(DMAnDCNTL), 7, b
#define DCNT8                            BANKMASK(DMAnDCNTH), 0, b
#define DCNT9                            BANKMASK(DMAnDCNTH), 1, b
#define DF0                              BANKMASK(PORTWDF), 0, a
#define DF1                              BANKMASK(PORTWDF), 1, a
#define DF2                              BANKMASK(PORTWDF), 2, a
#define DF3                              BANKMASK(PORTWDF), 3, a
#define DF4                              BANKMASK(PORTWDF), 4, a
#define DF5                              BANKMASK(PORTWDF), 5, a
#define DF6                              BANKMASK(PORTWDF), 6, a
#define DF7                              BANKMASK(PORTWDF), 7, a
#define DGO                              BANKMASK(DMAnCON0), 5, b
#define DIV0                             BANKMASK(CLKRCON), 0, b
#define DIV1                             BANKMASK(CLKRCON), 1, b
#define DIV2                             BANKMASK(CLKRCON), 2, b
#define DLEN0                            BANKMASK(CRCCON2), 0, b
#define DLEN1                            BANKMASK(CRCCON2), 1, b
#define DLEN2                            BANKMASK(CRCCON2), 2, b
#define DLEN3                            BANKMASK(CRCCON2), 3, b
#define DLEN4                            BANKMASK(CRCCON2), 4, b
#define DMA1AIE                          BANKMASK(PIE0), 7, a
#define DMA1AIF                          BANKMASK(PIR0), 7, a
#define DMA1AIP                          BANKMASK(IPR0), 7, a
#define DMA1DCNTIE                       BANKMASK(PIE0), 5, a
#define DMA1DCNTIF                       BANKMASK(PIR0), 5, a
#define DMA1DCNTIP                       BANKMASK(IPR0), 5, a
#define DMA1MD                           BANKMASK(PMD0), 0, b
#define DMA1ORIE                         BANKMASK(PIE0), 6, a
#define DMA1ORIF                         BANKMASK(PIR0), 6, a
#define DMA1ORIP                         BANKMASK(IPR0), 6, a
#define DMA1PR0                          BANKMASK(DMA1PR), 0, b
#define DMA1PR1                          BANKMASK(DMA1PR), 1, b
#define DMA1PR2                          BANKMASK(DMA1PR), 2, b
#define DMA1SCNTIE                       BANKMASK(PIE0), 4, a
#define DMA1SCNTIF                       BANKMASK(PIR0), 4, a
#define DMA1SCNTIP                       BANKMASK(IPR0), 4, a
#define DMA2AIE                          BANKMASK(PIE1), 3, a
#define DMA2AIF                          BANKMASK(PIR1), 3, a
#define DMA2AIP                          BANKMASK(IPR1), 3, a
#define DMA2DCNTIE                       BANKMASK(PIE1), 1, a
#define DMA2DCNTIF                       BANKMASK(PIR1), 1, a
#define DMA2DCNTIP                       BANKMASK(IPR1), 1, a
#define DMA2MD                           BANKMASK(PMD0), 1, b
#define DMA2ORIE                         BANKMASK(PIE1), 2, a
#define DMA2ORIF                         BANKMASK(PIR1), 2, a
#define DMA2ORIP                         BANKMASK(IPR1), 2, a
#define DMA2PR0                          BANKMASK(DMA2PR), 0, b
#define DMA2PR1                          BANKMASK(DMA2PR), 1, b
#define DMA2PR2                          BANKMASK(DMA2PR), 2, b
#define DMA2SCNTIE                       BANKMASK(PIE1), 0, a
#define DMA2SCNTIF                       BANKMASK(PIR1), 0, a
#define DMA2SCNTIP                       BANKMASK(IPR1), 0, a
#define DMA3AIE                          BANKMASK(PIE1), 7, a
#define DMA3AIF                          BANKMASK(PIR1), 7, a
#define DMA3AIP                          BANKMASK(IPR1), 7, a
#define DMA3DCNTIE                       BANKMASK(PIE1), 5, a
#define DMA3DCNTIF                       BANKMASK(PIR1), 5, a
#define DMA3DCNTIP                       BANKMASK(IPR1), 5, a
#define DMA3MD                           BANKMASK(PMD0), 2, b
#define DMA3ORIE                         BANKMASK(PIE1), 6, a
#define DMA3ORIF                         BANKMASK(PIR1), 6, a
#define DMA3ORIP                         BANKMASK(IPR1), 6, a
#define DMA3PR0                          BANKMASK(DMA3PR), 0, b
#define DMA3PR1                          BANKMASK(DMA3PR), 1, b
#define DMA3PR2                          BANKMASK(DMA3PR), 2, b
#define DMA3SCNTIE                       BANKMASK(PIE1), 4, a
#define DMA3SCNTIF                       BANKMASK(PIR1), 4, a
#define DMA3SCNTIP                       BANKMASK(IPR1), 4, a
#define DMA4AIE                          BANKMASK(PIE2), 3, a
#define DMA4AIF                          BANKMASK(PIR2), 3, a
#define DMA4AIP                          BANKMASK(IPR2), 3, a
#define DMA4DCNTIE                       BANKMASK(PIE2), 1, a
#define DMA4DCNTIF                       BANKMASK(PIR2), 1, a
#define DMA4DCNTIP                       BANKMASK(IPR2), 1, a
#define DMA4MD                           BANKMASK(PMD0), 3, b
#define DMA4ORIE                         BANKMASK(PIE2), 2, a
#define DMA4ORIF                         BANKMASK(PIR2), 2, a
#define DMA4ORIP                         BANKMASK(IPR2), 2, a
#define DMA4PR0                          BANKMASK(DMA4PR), 0, b
#define DMA4PR1                          BANKMASK(DMA4PR), 1, b
#define DMA4PR2                          BANKMASK(DMA4PR), 2, b
#define DMA4SCNTIE                       BANKMASK(PIE2), 0, a
#define DMA4SCNTIF                       BANKMASK(PIR2), 0, a
#define DMA4SCNTIP                       BANKMASK(IPR2), 0, a
#define DOE                              BANKMASK(CPUDOZE), 4, a
#define DONE                             BANKMASK(ADCON0), 0, b
#define DOZE0                            BANKMASK(CPUDOZE), 0, a
#define DOZE1                            BANKMASK(CPUDOZE), 1, a
#define DOZE2                            BANKMASK(CPUDOZE), 2, a
#define DOZEN                            BANKMASK(CPUDOZE), 6, a
#define DPTR0                            BANKMASK(DMAnDPTRL), 0, b
#define DPTR1                            BANKMASK(DMAnDPTRL), 1, b
#define DPTR10                           BANKMASK(DMAnDPTRH), 2, b
#define DPTR11                           BANKMASK(DMAnDPTRH), 3, b
#define DPTR12                           BANKMASK(DMAnDPTRH), 4, b
#define DPTR13                           BANKMASK(DMAnDPTRH), 5, b
#define DPTR14                           BANKMASK(DMAnDPTRH), 6, b
#define DPTR15                           BANKMASK(DMAnDPTRH), 7, b
#define DPTR2                            BANKMASK(DMAnDPTRL), 2, b
#define DPTR3                            BANKMASK(DMAnDPTRL), 3, b
#define DPTR4                            BANKMASK(DMAnDPTRL), 4, b
#define DPTR5                            BANKMASK(DMAnDPTRL), 5, b
#define DPTR6                            BANKMASK(DMAnDPTRL), 6, b
#define DPTR7                            BANKMASK(DMAnDPTRL), 7, b
#define DPTR8                            BANKMASK(DMAnDPTRH), 0, b
#define DPTR9                            BANKMASK(DMAnDPTRH), 1, b
#define DSA0                             BANKMASK(DMAnDSAL), 0, b
#define DSA1                             BANKMASK(DMAnDSAL), 1, b
#define DSA10                            BANKMASK(DMAnDSAH), 2, b
#define DSA11                            BANKMASK(DMAnDSAH), 3, b
#define DSA12                            BANKMASK(DMAnDSAH), 4, b
#define DSA13                            BANKMASK(DMAnDSAH), 5, b
#define DSA14                            BANKMASK(DMAnDSAH), 6, b
#define DSA15                            BANKMASK(DMAnDSAH), 7, b
#define DSA2                             BANKMASK(DMAnDSAL), 2, b
#define DSA3                             BANKMASK(DMAnDSAL), 3, b
#define DSA4                             BANKMASK(DMAnDSAL), 4, b
#define DSA5                             BANKMASK(DMAnDSAL), 5, b
#define DSA6                             BANKMASK(DMAnDSAL), 6, b
#define DSA7                             BANKMASK(DMAnDSAL), 7, b
#define DSA8                             BANKMASK(DMAnDSAH), 0, b
#define DSA9                             BANKMASK(DMAnDSAH), 1, b
#define DSEN                             BANKMASK(ADCON1), 0, b
#define DSTP                             BANKMASK(DMAnCON1), 5, b
#define DSZ0                             BANKMASK(DMAnDSZL), 0, b
#define DSZ1                             BANKMASK(DMAnDSZL), 1, b
#define DSZ10                            BANKMASK(DMAnDSZH), 2, b
#define DSZ11                            BANKMASK(DMAnDSZH), 3, b
#define DSZ2                             BANKMASK(DMAnDSZL), 2, b
#define DSZ3                             BANKMASK(DMAnDSZL), 3, b
#define DSZ4                             BANKMASK(DMAnDSZL), 4, b
#define DSZ5                             BANKMASK(DMAnDSZL), 5, b
#define DSZ6                             BANKMASK(DMAnDSZL), 6, b
#define DSZ7                             BANKMASK(DMAnDSZL), 7, b
#define DSZ8                             BANKMASK(DMAnDSZH), 0, b
#define DSZ9                             BANKMASK(DMAnDSZH), 1, b
#define EOSIE                            BANKMASK(SPI1INTE), 4, b
#define EOSIF                            BANKMASK(SPI1INTF), 4, b
#define ERR0                             BANKMASK(ADERRL), 0, b
#define ERR1                             BANKMASK(ADERRL), 1, b
#define ERR10                            BANKMASK(ADERRH), 2, b
#define ERR11                            BANKMASK(ADERRH), 3, b
#define ERR12                            BANKMASK(ADERRH), 4, b
#define ERR13                            BANKMASK(ADERRH), 5, b
#define ERR14                            BANKMASK(ADERRH), 6, b
#define ERR15                            BANKMASK(ADERRH), 7, b
#define ERR2                             BANKMASK(ADERRL), 2, b
#define ERR3                             BANKMASK(ADERRL), 3, b
#define ERR4                             BANKMASK(ADERRL), 4, b
#define ERR5                             BANKMASK(ADERRL), 5, b
#define ERR6                             BANKMASK(ADERRL), 6, b
#define ERR7                             BANKMASK(ADERRL), 7, b
#define ERR8                             BANKMASK(ADERRH), 0, b
#define ERR9                             BANKMASK(ADERRH), 1, b
#define EXTOEN                           BANKMASK(OSCEN), 7, b
#define EXTOR                            BANKMASK(OSCSTAT), 7, b
#define FLTR0                            BANKMASK(ADFLTRL), 0, b
#define FLTR1                            BANKMASK(ADFLTRL), 1, b
#define FLTR10                           BANKMASK(ADFLTRH), 2, b
#define FLTR11                           BANKMASK(ADFLTRH), 3, b
#define FLTR12                           BANKMASK(ADFLTRH), 4, b
#define FLTR13                           BANKMASK(ADFLTRH), 5, b
#define FLTR14                           BANKMASK(ADFLTRH), 6, b
#define FLTR15                           BANKMASK(ADFLTRH), 7, b
#define FLTR2                            BANKMASK(ADFLTRL), 2, b
#define FLTR3                            BANKMASK(ADFLTRL), 3, b
#define FLTR4                            BANKMASK(ADFLTRL), 4, b
#define FLTR5                            BANKMASK(ADFLTRL), 5, b
#define FLTR6                            BANKMASK(ADFLTRL), 6, b
#define FLTR7                            BANKMASK(ADFLTRL), 7, b
#define FLTR8                            BANKMASK(ADFLTRH), 0, b
#define FLTR9                            BANKMASK(ADFLTRH), 1, b
#define FM0                              BANKMASK(ADCON0), 2, b
#define FME0                             BANKMASK(I2C1CON3), 2, b
#define FME1                             BANKMASK(I2C1CON3), 3, b
#define FRQ0                             BANKMASK(OSCFRQ), 0, b
#define FRQ1                             BANKMASK(OSCFRQ), 1, b
#define FRQ2                             BANKMASK(OSCFRQ), 2, b
#define FRQ3                             BANKMASK(OSCFRQ), 3, b
#define FSCMFEV                          BANKMASK(FSCMCON), 0, b
#define FSCMFFI                          BANKMASK(FSCMCON), 1, b
#define FSCMPEV                          BANKMASK(FSCMCON), 2, b
#define FSCMPFI                          BANKMASK(FSCMCON), 3, b
#define FSCMSEV                          BANKMASK(FSCMCON), 4, b
#define FSCMSFI                          BANKMASK(FSCMCON), 5, b
#define FST                              BANKMASK(SPI1CON1), 4, b
#define FULL                             BANKMASK(CRCCON0), 0, b
#define FVREN                            BANKMASK(FVRCON), 7, b
#define FVRMD                            BANKMASK(PMD4), 1, b
#define FVRRDY                           BANKMASK(FVRCON), 6, b
#define G1D1N                            BANKMASK(CLCnGLS0), 0, b
#define G1D1T                            BANKMASK(CLCnGLS0), 1, b
#define G1D2N                            BANKMASK(CLCnGLS0), 2, b
#define G1D2T                            BANKMASK(CLCnGLS0), 3, b
#define G1D3N                            BANKMASK(CLCnGLS0), 4, b
#define G1D3T                            BANKMASK(CLCnGLS0), 5, b
#define G1D4N                            BANKMASK(CLCnGLS0), 6, b
#define G1D4T                            BANKMASK(CLCnGLS0), 7, b
#define G1EN                             BANKMASK(CWG1CON0), 7, b
#define G1POL                            BANKMASK(CLCnPOL), 0, b
#define G2D1N                            BANKMASK(CLCnGLS1), 0, b
#define G2D1T                            BANKMASK(CLCnGLS1), 1, b
#define G2D2N                            BANKMASK(CLCnGLS1), 2, b
#define G2D2T                            BANKMASK(CLCnGLS1), 3, b
#define G2D3N                            BANKMASK(CLCnGLS1), 4, b
#define G2D3T                            BANKMASK(CLCnGLS1), 5, b
#define G2D4N                            BANKMASK(CLCnGLS1), 6, b
#define G2D4T                            BANKMASK(CLCnGLS1), 7, b
#define G2POL                            BANKMASK(CLCnPOL), 1, b
#define G3D1N                            BANKMASK(CLCnGLS2), 0, b
#define G3D1T                            BANKMASK(CLCnGLS2), 1, b
#define G3D2N                            BANKMASK(CLCnGLS2), 2, b
#define G3D2T                            BANKMASK(CLCnGLS2), 3, b
#define G3D3N                            BANKMASK(CLCnGLS2), 4, b
#define G3D3T                            BANKMASK(CLCnGLS2), 5, b
#define G3D4N                            BANKMASK(CLCnGLS2), 6, b
#define G3D4T                            BANKMASK(CLCnGLS2), 7, b
#define G3POL                            BANKMASK(CLCnPOL), 2, b
#define G4D1N                            BANKMASK(CLCnGLS3), 0, b
#define G4D1T                            BANKMASK(CLCnGLS3), 1, b
#define G4D2N                            BANKMASK(CLCnGLS3), 2, b
#define G4D2T                            BANKMASK(CLCnGLS3), 3, b
#define G4D3N                            BANKMASK(CLCnGLS3), 4, b
#define G4D3T                            BANKMASK(CLCnGLS3), 5, b
#define G4D4N                            BANKMASK(CLCnGLS3), 6, b
#define G4D4T                            BANKMASK(CLCnGLS3), 7, b
#define G4POL                            BANKMASK(CLCnPOL), 3, b
#define GCEN                             BANKMASK(I2C1CON2), 6, b
#define GGO                              BANKMASK(T1GCON), 3, b
#define GGO_NOT_DONE                     BANKMASK(T1GCON), 3, b
#define GGO_nDONE                        BANKMASK(T1GCON), 3, b
#define GIE                              BANKMASK(INTCON0), 7, a
#define GIEH                             BANKMASK(INTCON0), 7, a
#define GIEL                             BANKMASK(INTCON0), 6, a
#define GO_NOT_DONE                      BANKMASK(ADCON0), 0, b
#define GO_nDONE                         BANKMASK(ADCON0), 0, b
#define GSPM                             BANKMASK(T1GCON), 4, b
#define GSS0                             BANKMASK(T1GATE), 0, b
#define GSS1                             BANKMASK(T1GATE), 1, b
#define GSS2                             BANKMASK(T1GATE), 2, b
#define GSS3                             BANKMASK(T1GATE), 3, b
#define GTM                              BANKMASK(T1GCON), 5, b
#define GVAL                             BANKMASK(T1GCON), 2, b
#define HADR0                            BANKMASK(SCANHADRL), 0, b
#define HADR1                            BANKMASK(SCANHADRL), 1, b
#define HADR10                           BANKMASK(SCANHADRH), 2, b
#define HADR11                           BANKMASK(SCANHADRH), 3, b
#define HADR12                           BANKMASK(SCANHADRH), 4, b
#define HADR13                           BANKMASK(SCANHADRH), 5, b
#define HADR14                           BANKMASK(SCANHADRH), 6, b
#define HADR15                           BANKMASK(SCANHADRH), 7, b
#define HADR16                           BANKMASK(SCANHADRU), 0, b
#define HADR17                           BANKMASK(SCANHADRU), 1, b
#define HADR18                           BANKMASK(SCANHADRU), 2, b
#define HADR19                           BANKMASK(SCANHADRU), 3, b
#define HADR2                            BANKMASK(SCANHADRL), 2, b
#define HADR20                           BANKMASK(SCANHADRU), 4, b
#define HADR21                           BANKMASK(SCANHADRU), 5, b
#define HADR3                            BANKMASK(SCANHADRL), 3, b
#define HADR4                            BANKMASK(SCANHADRL), 4, b
#define HADR5                            BANKMASK(SCANHADRL), 5, b
#define HADR6                            BANKMASK(SCANHADRL), 6, b
#define HADR7                            BANKMASK(SCANHADRL), 7, b
#define HADR8                            BANKMASK(SCANHADRH), 0, b
#define HADR9                            BANKMASK(SCANHADRH), 1, b
#define HFOEN                            BANKMASK(OSCEN), 6, b
#define HFOR                             BANKMASK(OSCSTAT), 6, b
#define HLVDEN                           BANKMASK(HLVDCON0), 7, b
#define HLVDIE                           BANKMASK(PIE9), 5, a
#define HLVDIF                           BANKMASK(PIR9), 5, a
#define HLVDINTH                         BANKMASK(HLVDCON0), 1, b
#define HLVDINTL                         BANKMASK(HLVDCON0), 0, b
#define HLVDIP                           BANKMASK(IPR9), 5, a
#define HLVDMD                           BANKMASK(PMD4), 2, b
#define HLVDOUT                          BANKMASK(HLVDCON0), 5, b
#define HLVDRDY                          BANKMASK(HLVDCON0), 4, b
#define HLVDSEL0                         BANKMASK(HLVDCON1), 0, b
#define HLVDSEL1                         BANKMASK(HLVDCON1), 1, b
#define HLVDSEL2                         BANKMASK(HLVDCON1), 2, b
#define HLVDSEL3                         BANKMASK(HLVDCON1), 3, b
#define I2C1CNT0                         BANKMASK(I2C1CNTL), 0, b
#define I2C1CNT1                         BANKMASK(I2C1CNTL), 1, b
#define I2C1CNT10                        BANKMASK(I2C1CNTH), 2, b
#define I2C1CNT11                        BANKMASK(I2C1CNTH), 3, b
#define I2C1CNT12                        BANKMASK(I2C1CNTH), 4, b
#define I2C1CNT13                        BANKMASK(I2C1CNTH), 5, b
#define I2C1CNT14                        BANKMASK(I2C1CNTH), 6, b
#define I2C1CNT15                        BANKMASK(I2C1CNTH), 7, b
#define I2C1CNT2                         BANKMASK(I2C1CNTL), 2, b
#define I2C1CNT3                         BANKMASK(I2C1CNTL), 3, b
#define I2C1CNT4                         BANKMASK(I2C1CNTL), 4, b
#define I2C1CNT5                         BANKMASK(I2C1CNTL), 5, b
#define I2C1CNT6                         BANKMASK(I2C1CNTL), 6, b
#define I2C1CNT7                         BANKMASK(I2C1CNTL), 7, b
#define I2C1CNT8                         BANKMASK(I2C1CNTH), 0, b
#define I2C1CNT9                         BANKMASK(I2C1CNTH), 1, b
#define I2C1EIE                          BANKMASK(PIE7), 6, a
#define I2C1EIF                          BANKMASK(PIR7), 6, a
#define I2C1EIP                          BANKMASK(IPR7), 6, a
#define I2C1IE                           BANKMASK(PIE7), 5, a
#define I2C1IF                           BANKMASK(PIR7), 5, a
#define I2C1IP                           BANKMASK(IPR7), 5, a
#define I2C1MD                           BANKMASK(PMD3), 6, b
#define I2C1RXIE                         BANKMASK(PIE7), 3, a
#define I2C1RXIF                         BANKMASK(PIR7), 3, a
#define I2C1RXIP                         BANKMASK(IPR7), 3, a
#define I2C1SCLPPS0                      BANKMASK(I2C1SCLPPS), 0, b
#define I2C1SCLPPS1                      BANKMASK(I2C1SCLPPS), 1, b
#define I2C1SCLPPS2                      BANKMASK(I2C1SCLPPS), 2, b
#define I2C1SCLPPS3                      BANKMASK(I2C1SCLPPS), 3, b
#define I2C1SCLPPS4                      BANKMASK(I2C1SCLPPS), 4, b
#define I2C1SDAPPS0                      BANKMASK(I2C1SDAPPS), 0, b
#define I2C1SDAPPS1                      BANKMASK(I2C1SDAPPS), 1, b
#define I2C1SDAPPS2                      BANKMASK(I2C1SDAPPS), 2, b
#define I2C1SDAPPS3                      BANKMASK(I2C1SDAPPS), 3, b
#define I2C1SDAPPS4                      BANKMASK(I2C1SDAPPS), 4, b
#define I2C1TXIE                         BANKMASK(PIE7), 4, a
#define I2C1TXIF                         BANKMASK(PIR7), 4, a
#define I2C1TXIP                         BANKMASK(IPR7), 4, a
#define I2CBTOC0                         BANKMASK(I2C1BTOC), 0, b
#define I2CBTOC1                         BANKMASK(I2C1BTOC), 1, b
#define I2CBTOC2                         BANKMASK(I2C1BTOC), 2, b
#define I2CCLK0                          BANKMASK(I2C1CLK), 0, b
#define I2CCLK1                          BANKMASK(I2C1CLK), 1, b
#define I2CCLK2                          BANKMASK(I2C1CLK), 2, b
#define I2CCLK3                          BANKMASK(I2C1CLK), 3, b
#define I2CEN                            BANKMASK(I2C1CON0), 7, b
#define I3C1EIE                          BANKMASK(PIE8), 3, a
#define I3C1EIF                          BANKMASK(PIR8), 3, a
#define I3C1EIP                          BANKMASK(IPR8), 3, a
#define I3C1IE                           BANKMASK(PIE8), 2, a
#define I3C1IF                           BANKMASK(PIR8), 2, a
#define I3C1IP                           BANKMASK(IPR8), 2, a
#define I3C1MD                           BANKMASK(PMD3), 7, b
#define I3C1RIE                          BANKMASK(PIE8), 4, a
#define I3C1RIF                          BANKMASK(PIR8), 4, a
#define I3C1RIP                          BANKMASK(IPR8), 4, a
#define I3C1RXIE                         BANKMASK(PIE8), 0, a
#define I3C1RXIF                         BANKMASK(PIR8), 0, a
#define I3C1RXIP                         BANKMASK(IPR8), 0, a
#define I3C1TXIE                         BANKMASK(PIE8), 1, a
#define I3C1TXIF                         BANKMASK(PIR8), 1, a
#define I3C1TXIP                         BANKMASK(IPR8), 1, a
#define I3C2EIE                          BANKMASK(PIE9), 3, a
#define I3C2EIF                          BANKMASK(PIR9), 3, a
#define I3C2EIP                          BANKMASK(IPR9), 3, a
#define I3C2IE                           BANKMASK(PIE9), 2, a
#define I3C2IF                           BANKMASK(PIR9), 2, a
#define I3C2IP                           BANKMASK(IPR9), 2, a
#define I3C2MD                           BANKMASK(PMD4), 0, b
#define I3C2RIE                          BANKMASK(PIE9), 4, a
#define I3C2RIF                          BANKMASK(PIR9), 4, a
#define I3C2RIP                          BANKMASK(IPR9), 4, a
#define I3C2RXIE                         BANKMASK(PIE9), 0, a
#define I3C2RXIF                         BANKMASK(PIR9), 0, a
#define I3C2RXIP                         BANKMASK(IPR9), 0, a
#define I3C2TXIE                         BANKMASK(PIE9), 1, a
#define I3C2TXIF                         BANKMASK(PIR9), 1, a
#define I3C2TXIP                         BANKMASK(IPR9), 1, a
#define IDLEN                            BANKMASK(CPUDOZE), 7, a
#define IN                               BANKMASK(CWG1CON1), 5, b
#define INLVLA0                          BANKMASK(INLVLA), 0, b
#define INLVLA1                          BANKMASK(INLVLA), 1, b
#define INLVLA2                          BANKMASK(INLVLA), 2, b
#define INLVLA3                          BANKMASK(INLVLA), 3, b
#define INLVLA4                          BANKMASK(INLVLA), 4, b
#define INLVLA5                          BANKMASK(INLVLA), 5, b
#define INLVLB5                          BANKMASK(INLVLB), 5, b
#define INLVLB6                          BANKMASK(INLVLB), 6, b
#define INLVLB7                          BANKMASK(INLVLB), 7, b
#define INLVLC0                          BANKMASK(INLVLC), 0, b
#define INLVLC1                          BANKMASK(INLVLC), 1, b
#define INLVLC3                          BANKMASK(INLVLC), 3, b
#define INLVLC4                          BANKMASK(INLVLC), 4, b
#define INLVLC5                          BANKMASK(INLVLC), 5, b
#define INLVLC6                          BANKMASK(INLVLC), 6, b
#define INLVLC7                          BANKMASK(INLVLC), 7, b
#define INT0EDG                          BANKMASK(INTCON0), 0, a
#define INT0IE                           BANKMASK(PIE0), 1, a
#define INT0IF                           BANKMASK(PIR0), 1, a
#define INT0IP                           BANKMASK(IPR0), 1, a
#define INT0PPS0                         BANKMASK(INT0PPS), 0, b
#define INT0PPS1                         BANKMASK(INT0PPS), 1, b
#define INT0PPS2                         BANKMASK(INT0PPS), 2, b
#define INT0PPS3                         BANKMASK(INT0PPS), 3, b
#define INT0PPS4                         BANKMASK(INT0PPS), 4, b
#define INT1EDG                          BANKMASK(INTCON0), 1, a
#define INT1IE                           BANKMASK(PIE0), 2, a
#define INT1IF                           BANKMASK(PIR0), 2, a
#define INT1IP                           BANKMASK(IPR0), 2, a
#define INT1PPS0                         BANKMASK(INT1PPS), 0, b
#define INT1PPS1                         BANKMASK(INT1PPS), 1, b
#define INT1PPS2                         BANKMASK(INT1PPS), 2, b
#define INT1PPS3                         BANKMASK(INT1PPS), 3, b
#define INT1PPS4                         BANKMASK(INT1PPS), 4, b
#define INT2EDG                          BANKMASK(INTCON0), 2, a
#define INT2IE                           BANKMASK(PIE0), 3, a
#define INT2IF                           BANKMASK(PIR0), 3, a
#define INT2IP                           BANKMASK(IPR0), 3, a
#define INT2PPS0                         BANKMASK(INT2PPS), 0, b
#define INT2PPS1                         BANKMASK(INT2PPS), 1, b
#define INT2PPS2                         BANKMASK(INT2PPS), 2, b
#define INT2PPS3                         BANKMASK(INT2PPS), 3, b
#define INT2PPS4                         BANKMASK(INT2PPS), 4, b
#define INTH                             BANKMASK(HLVDCON0), 1, b
#define INTL                             BANKMASK(HLVDCON0), 0, b
#define INTN                             BANKMASK(CLCnCON), 3, b
#define INTP                             BANKMASK(CLCnCON), 4, b
#define IOCAF0                           BANKMASK(IOCAF), 0, b
#define IOCAF1                           BANKMASK(IOCAF), 1, b
#define IOCAF2                           BANKMASK(IOCAF), 2, b
#define IOCAF3                           BANKMASK(IOCAF), 3, b
#define IOCAF4                           BANKMASK(IOCAF), 4, b
#define IOCAF5                           BANKMASK(IOCAF), 5, b
#define IOCAN0                           BANKMASK(IOCAN), 0, b
#define IOCAN1                           BANKMASK(IOCAN), 1, b
#define IOCAN2                           BANKMASK(IOCAN), 2, b
#define IOCAN3                           BANKMASK(IOCAN), 3, b
#define IOCAN4                           BANKMASK(IOCAN), 4, b
#define IOCAN5                           BANKMASK(IOCAN), 5, b
#define IOCAP0                           BANKMASK(IOCAP), 0, b
#define IOCAP1                           BANKMASK(IOCAP), 1, b
#define IOCAP2                           BANKMASK(IOCAP), 2, b
#define IOCAP3                           BANKMASK(IOCAP), 3, b
#define IOCAP4                           BANKMASK(IOCAP), 4, b
#define IOCAP5                           BANKMASK(IOCAP), 5, b
#define IOCBF5                           BANKMASK(IOCBF), 5, b
#define IOCBF6                           BANKMASK(IOCBF), 6, b
#define IOCBF7                           BANKMASK(IOCBF), 7, b
#define IOCBN5                           BANKMASK(IOCBN), 5, b
#define IOCBN6                           BANKMASK(IOCBN), 6, b
#define IOCBN7                           BANKMASK(IOCBN), 7, b
#define IOCBP5                           BANKMASK(IOCBP), 5, b
#define IOCBP6                           BANKMASK(IOCBP), 6, b
#define IOCBP7                           BANKMASK(IOCBP), 7, b
#define IOCCF0                           BANKMASK(IOCCF), 0, b
#define IOCCF1                           BANKMASK(IOCCF), 1, b
#define IOCCF3                           BANKMASK(IOCCF), 3, b
#define IOCCF4                           BANKMASK(IOCCF), 4, b
#define IOCCF5                           BANKMASK(IOCCF), 5, b
#define IOCCF6                           BANKMASK(IOCCF), 6, b
#define IOCCF7                           BANKMASK(IOCCF), 7, b
#define IOCCN0                           BANKMASK(IOCCN), 0, b
#define IOCCN1                           BANKMASK(IOCCN), 1, b
#define IOCCN3                           BANKMASK(IOCCN), 3, b
#define IOCCN4                           BANKMASK(IOCCN), 4, b
#define IOCCN5                           BANKMASK(IOCCN), 5, b
#define IOCCN6                           BANKMASK(IOCCN), 6, b
#define IOCCN7                           BANKMASK(IOCCN), 7, b
#define IOCCP0                           BANKMASK(IOCCP), 0, b
#define IOCCP1                           BANKMASK(IOCCP), 1, b
#define IOCCP3                           BANKMASK(IOCCP), 3, b
#define IOCCP4                           BANKMASK(IOCCP), 4, b
#define IOCCP5                           BANKMASK(IOCCP), 5, b
#define IOCCP6                           BANKMASK(IOCCP), 6, b
#define IOCCP7                           BANKMASK(IOCCP), 7, b
#define IOCIE                            BANKMASK(PIE3), 4, a
#define IOCIF                            BANKMASK(PIR3), 4, a
#define IOCIP                            BANKMASK(IPR3), 4, a
#define IOCMD                            BANKMASK(PMD1), 2, b
#define IOCSRIE                          BANKMASK(PIE5), 7, a
#define IOCSRIF                          BANKMASK(PIR5), 7, a
#define IOCSRIP                          BANKMASK(IPR5), 7, a
#define IOCWF0                           BANKMASK(IOCWF), 0, b
#define IOCWF1                           BANKMASK(IOCWF), 1, b
#define IOCWF2                           BANKMASK(IOCWF), 2, b
#define IOCWF3                           BANKMASK(IOCWF), 3, b
#define IOCWF4                           BANKMASK(IOCWF), 4, b
#define IOCWF5                           BANKMASK(IOCWF), 5, b
#define IOCWF6                           BANKMASK(IOCWF), 6, b
#define IOCWF7                           BANKMASK(IOCWF), 7, b
#define IOCWN0                           BANKMASK(IOCWN), 0, b
#define IOCWN1                           BANKMASK(IOCWN), 1, b
#define IOCWN2                           BANKMASK(IOCWN), 2, b
#define IOCWN3                           BANKMASK(IOCWN), 3, b
#define IOCWN4                           BANKMASK(IOCWN), 4, b
#define IOCWN5                           BANKMASK(IOCWN), 5, b
#define IOCWN6                           BANKMASK(IOCWN), 6, b
#define IOCWN7                           BANKMASK(IOCWN), 7, b
#define IOCWP0                           BANKMASK(IOCWP), 0, b
#define IOCWP1                           BANKMASK(IOCWP), 1, b
#define IOCWP2                           BANKMASK(IOCWP), 2, b
#define IOCWP3                           BANKMASK(IOCWP), 3, b
#define IOCWP4                           BANKMASK(IOCWP), 4, b
#define IOCWP5                           BANKMASK(IOCWP), 5, b
#define IOCWP6                           BANKMASK(IOCWP), 6, b
#define IOCWP7                           BANKMASK(IOCWP), 7, b
#define ISM0                             BANKMASK(CWG1ISM), 0, b
#define ISM1                             BANKMASK(CWG1ISM), 1, b
#define ISM2                             BANKMASK(CWG1ISM), 2, b
#define ISM3                             BANKMASK(CWG1ISM), 3, b
#define ISM4                             BANKMASK(CWG1ISM), 4, b
#define ISRPR0                           BANKMASK(ISRPR), 0, b
#define ISRPR1                           BANKMASK(ISRPR), 1, b
#define ISRPR2                           BANKMASK(ISRPR), 2, b
#define IVTLOCKED                        BANKMASK(IVTLOCK), 0, a
#define LADR0                            BANKMASK(SCANLADRL), 0, b
#define LADR1                            BANKMASK(SCANLADRL), 1, b
#define LADR10                           BANKMASK(SCANLADRH), 2, b
#define LADR11                           BANKMASK(SCANLADRH), 3, b
#define LADR12                           BANKMASK(SCANLADRH), 4, b
#define LADR13                           BANKMASK(SCANLADRH), 5, b
#define LADR14                           BANKMASK(SCANLADRH), 6, b
#define LADR15                           BANKMASK(SCANLADRH), 7, b
#define LADR16                           BANKMASK(SCANLADRU), 0, b
#define LADR17                           BANKMASK(SCANLADRU), 1, b
#define LADR18                           BANKMASK(SCANLADRU), 2, b
#define LADR19                           BANKMASK(SCANLADRU), 3, b
#define LADR2                            BANKMASK(SCANLADRL), 2, b
#define LADR20                           BANKMASK(SCANLADRU), 4, b
#define LADR21                           BANKMASK(SCANLADRU), 5, b
#define LADR3                            BANKMASK(SCANLADRL), 3, b
#define LADR4                            BANKMASK(SCANLADRL), 4, b
#define LADR5                            BANKMASK(SCANLADRL), 5, b
#define LADR6                            BANKMASK(SCANLADRL), 6, b
#define LADR7                            BANKMASK(SCANLADRL), 7, b
#define LADR8                            BANKMASK(SCANLADRH), 0, b
#define LADR9                            BANKMASK(SCANLADRH), 1, b
#define LATA0                            BANKMASK(LATA), 0, a
#define LATA1                            BANKMASK(LATA), 1, a
#define LATA2                            BANKMASK(LATA), 2, a
#define LATA4                            BANKMASK(LATA), 4, a
#define LATA5                            BANKMASK(LATA), 5, a
#define LATB5                            BANKMASK(LATB), 5, a
#define LATB6                            BANKMASK(LATB), 6, a
#define LATB7                            BANKMASK(LATB), 7, a
#define LATC0                            BANKMASK(LATC), 0, a
#define LATC1                            BANKMASK(LATC), 1, a
#define LATC3                            BANKMASK(LATC), 3, a
#define LATC4                            BANKMASK(LATC), 4, a
#define LATC5                            BANKMASK(LATC), 5, a
#define LATC6                            BANKMASK(LATC), 6, a
#define LATC7                            BANKMASK(LATC), 7, a
#define LATW0                            BANKMASK(LATW), 0, a
#define LATW1                            BANKMASK(LATW), 1, a
#define LATW2                            BANKMASK(LATW), 2, a
#define LATW3                            BANKMASK(LATW), 3, a
#define LATW4                            BANKMASK(LATW), 4, a
#define LATW5                            BANKMASK(LATW), 5, a
#define LATW6                            BANKMASK(LATW), 6, a
#define LATW7                            BANKMASK(LATW), 7, a
#define LENDIAN                          BANKMASK(CRCCON0), 1, b
#define LFOEN                            BANKMASK(OSCEN), 4, b
#define LFOR                             BANKMASK(OSCSTAT), 4, b
#define LOCK                             BANKMASK(ACTCON), 3, b
#define LSAC0                            BANKMASK(CWG1AS0), 2, b
#define LSAC1                            BANKMASK(CWG1AS0), 3, b
#define LSBD0                            BANKMASK(CWG1AS0), 4, b
#define LSBD1                            BANKMASK(CWG1AS0), 5, b
#define LSBF                             BANKMASK(SPI1CON0), 2, b
#define LSCA1                            BANKMASK(CWG1AS0), 3, b
#define LSDB0                            BANKMASK(CWG1AS0), 4, b
#define LSDB1                            BANKMASK(CWG1AS0), 5, b
#define LTH0                             BANKMASK(ADLTHL), 0, b
#define LTH1                             BANKMASK(ADLTHL), 1, b
#define LTH10                            BANKMASK(ADLTHH), 2, b
#define LTH11                            BANKMASK(ADLTHH), 3, b
#define LTH12                            BANKMASK(ADLTHH), 4, b
#define LTH13                            BANKMASK(ADLTHH), 5, b
#define LTH14                            BANKMASK(ADLTHH), 6, b
#define LTH15                            BANKMASK(ADLTHH), 7, b
#define LTH2                             BANKMASK(ADLTHL), 2, b
#define LTH3                             BANKMASK(ADLTHL), 3, b
#define LTH4                             BANKMASK(ADLTHL), 4, b
#define LTH5                             BANKMASK(ADLTHL), 5, b
#define LTH6                             BANKMASK(ADLTHL), 6, b
#define LTH7                             BANKMASK(ADLTHL), 7, b
#define LTH8                             BANKMASK(ADLTHH), 0, b
#define LTH9                             BANKMASK(ADLTHH), 1, b
#define LTHR                             BANKMASK(ADSTAT), 5, b
#define MAINPR0                          BANKMASK(MAINPR), 0, b
#define MAINPR1                          BANKMASK(MAINPR), 1, b
#define MAINPR2                          BANKMASK(MAINPR), 2, b
#define MATH                             BANKMASK(ADSTAT), 4, b
#define MD0                              BANKMASK(ADCON2), 0, b
#define MD1                              BANKMASK(ADCON2), 1, b
#define MD16                             BANKMASK(T0CON0), 4, b
#define MD2                              BANKMASK(ADCON2), 2, b
#define MDR                              BANKMASK(I2C1CON0), 3, b
#define MEMV                             BANKMASK(PCON1), 1, a
#define MFOEN                            BANKMASK(OSCEN), 5, b
#define MFOR                             BANKMASK(OSCSTAT), 5, b
#define MMA                              BANKMASK(I2C1STAT0), 5, b
#define MPWM1EN                          BANKMASK(PWMEN), 0, b
#define MPWM1LD                          BANKMASK(PWMLOAD), 0, b
#define MPWM2EN                          BANKMASK(PWMEN), 1, b
#define MPWM2LD                          BANKMASK(PWMLOAD), 1, b
#define MREG                             BANKMASK(SCANCON0), 2, b
#define MST                              BANKMASK(SPI1CON0), 1, b
#define NACK1IE                          BANKMASK(I2C1ERR), 0, b
#define NACK1IF                          BANKMASK(I2C1ERR), 4, b
#define NACKIE                           BANKMASK(I2C1ERR), 0, b
#define NACKIF                           BANKMASK(I2C1ERR), 4, b
#define NDIV0                            BANKMASK(OSCCON1), 0, b
#define NDIV1                            BANKMASK(OSCCON1), 1, b
#define NDIV2                            BANKMASK(OSCCON1), 2, b
#define NDIV3                            BANKMASK(OSCCON1), 3, b
#define NOSC0                            BANKMASK(OSCCON1), 4, b
#define NOSC1                            BANKMASK(OSCCON1), 5, b
#define NOSC2                            BANKMASK(OSCCON1), 6, b
#define NOSCR                            BANKMASK(OSCCON3), 3, b
#define NOT_A                            BANKMASK(I2C1STAT0), 3, b
#define NOT_ADDRESS                      BANKMASK(I2C1STAT0), 3, b
#define NOT_BOR                          BANKMASK(PCON0), 0, a
#define NOT_MEMV                         BANKMASK(PCON1), 1, a
#define NOT_POR                          BANKMASK(PCON0), 1, a
#define NOT_PORVDDIO2                    BANKMASK(PCON1), 3, a
#define NOT_PORVDDIO3                    BANKMASK(PCON1), 4, a
#define NOT_RCM                          BANKMASK(PCON1), 0, a
#define NOT_RI                           BANKMASK(PCON0), 2, a
#define NOT_RMCLR                        BANKMASK(PCON0), 3, a
#define NOT_RVREG                        BANKMASK(PCON1), 2, a
#define NOT_RWDT                         BANKMASK(PCON0), 4, a
#define NOT_SYNC                         BANKMASK(T1CON), 2, b
#define NOT_T1DONE                       BANKMASK(T1GCON), 3, b
#define NOT_T1SYNC                       BANKMASK(T1CON), 2, b
#define NOT_W                            BANKMASK(I2C1STAT0), 4, b
#define NOT_WDTWV                        BANKMASK(PCON0), 5, a
#define NOT_WRITE                        BANKMASK(I2C1STAT0), 4, b
#define NREF0                            BANKMASK(ADREF), 4, b
#define NVMADR0                          BANKMASK(NVMADRL), 0, b
#define NVMADR1                          BANKMASK(NVMADRL), 1, b
#define NVMADR10                         BANKMASK(NVMADRH), 2, b
#define NVMADR11                         BANKMASK(NVMADRH), 3, b
#define NVMADR12                         BANKMASK(NVMADRH), 4, b
#define NVMADR13                         BANKMASK(NVMADRH), 5, b
#define NVMADR14                         BANKMASK(NVMADRH), 6, b
#define NVMADR15                         BANKMASK(NVMADRH), 7, b
#define NVMADR16                         BANKMASK(NVMADRU), 0, b
#define NVMADR17                         BANKMASK(NVMADRU), 1, b
#define NVMADR18                         BANKMASK(NVMADRU), 2, b
#define NVMADR19                         BANKMASK(NVMADRU), 3, b
#define NVMADR2                          BANKMASK(NVMADRL), 2, b
#define NVMADR20                         BANKMASK(NVMADRU), 4, b
#define NVMADR21                         BANKMASK(NVMADRU), 5, b
#define NVMADR3                          BANKMASK(NVMADRL), 3, b
#define NVMADR4                          BANKMASK(NVMADRL), 4, b
#define NVMADR5                          BANKMASK(NVMADRL), 5, b
#define NVMADR6                          BANKMASK(NVMADRL), 6, b
#define NVMADR7                          BANKMASK(NVMADRL), 7, b
#define NVMADR8                          BANKMASK(NVMADRH), 0, b
#define NVMADR9                          BANKMASK(NVMADRH), 1, b
#define NVMDAT0                          BANKMASK(NVMDATL), 0, b
#define NVMDAT1                          BANKMASK(NVMDATL), 1, b
#define NVMDAT10                         BANKMASK(NVMDATH), 2, b
#define NVMDAT11                         BANKMASK(NVMDATH), 3, b
#define NVMDAT12                         BANKMASK(NVMDATH), 4, b
#define NVMDAT13                         BANKMASK(NVMDATH), 5, b
#define NVMDAT14                         BANKMASK(NVMDATH), 6, b
#define NVMDAT15                         BANKMASK(NVMDATH), 7, b
#define NVMDAT2                          BANKMASK(NVMDATL), 2, b
#define NVMDAT3                          BANKMASK(NVMDATL), 3, b
#define NVMDAT4                          BANKMASK(NVMDATL), 4, b
#define NVMDAT5                          BANKMASK(NVMDATL), 5, b
#define NVMDAT6                          BANKMASK(NVMDATL), 6, b
#define NVMDAT7                          BANKMASK(NVMDATL), 7, b
#define NVMDAT8                          BANKMASK(NVMDATH), 0, b
#define NVMDAT9                          BANKMASK(NVMDATH), 1, b
#define NVMGO                            BANKMASK(NVMCON0), 0, b
#define NVMIE                            BANKMASK(PIE2), 4, a
#define NVMIF                            BANKMASK(PIR2), 4, a
#define NVMIP                            BANKMASK(IPR2), 4, a
#define ODCA0                            BANKMASK(ODCONA), 0, b
#define ODCA1                            BANKMASK(ODCONA), 1, b
#define ODCA2                            BANKMASK(ODCONA), 2, b
#define ODCA4                            BANKMASK(ODCONA), 4, b
#define ODCA5                            BANKMASK(ODCONA), 5, b
#define ODCB5                            BANKMASK(ODCONB), 5, b
#define ODCB6                            BANKMASK(ODCONB), 6, b
#define ODCB7                            BANKMASK(ODCONB), 7, b
#define ODCC0                            BANKMASK(ODCONC), 0, b
#define ODCC1                            BANKMASK(ODCONC), 1, b
#define ODCC3                            BANKMASK(ODCONC), 3, b
#define ODCC4                            BANKMASK(ODCONC), 4, b
#define ODCC5                            BANKMASK(ODCONC), 5, b
#define ODCC6                            BANKMASK(ODCONC), 6, b
#define ODCC7                            BANKMASK(ODCONC), 7, b
#define ORDY                             BANKMASK(OSCCON3), 4, b
#define ORS                              BANKMASK(ACTCON), 1, b
#define OSFIE                            BANKMASK(PIE3), 1, a
#define OSFIF                            BANKMASK(PIR3), 1, a
#define OSFIP                            BANKMASK(IPR3), 1, a
#define OUT0                             BANKMASK(CRCOUTL), 0, b
#define OUT1                             BANKMASK(CRCOUTL), 1, b
#define OUT10                            BANKMASK(CRCOUTH), 2, b
#define OUT11                            BANKMASK(CRCOUTH), 3, b
#define OUT12                            BANKMASK(CRCOUTH), 4, b
#define OUT13                            BANKMASK(CRCOUTH), 5, b
#define OUT14                            BANKMASK(CRCOUTH), 6, b
#define OUT15                            BANKMASK(CRCOUTH), 7, b
#define OUT16                            BANKMASK(CRCOUTU), 0, b
#define OUT17                            BANKMASK(CRCOUTU), 1, b
#define OUT18                            BANKMASK(CRCOUTU), 2, b
#define OUT19                            BANKMASK(CRCOUTU), 3, b
#define OUT2                             BANKMASK(CRCOUTL), 2, b
#define OUT20                            BANKMASK(CRCOUTU), 4, b
#define OUT21                            BANKMASK(CRCOUTU), 5, b
#define OUT22                            BANKMASK(CRCOUTU), 6, b
#define OUT23                            BANKMASK(CRCOUTU), 7, b
#define OUT24                            BANKMASK(CRCOUTT), 0, b
#define OUT25                            BANKMASK(CRCOUTT), 1, b
#define OUT26                            BANKMASK(CRCOUTT), 2, b
#define OUT27                            BANKMASK(CRCOUTT), 3, b
#define OUT28                            BANKMASK(CRCOUTT), 4, b
#define OUT29                            BANKMASK(CRCOUTT), 5, b
#define OUT3                             BANKMASK(CRCOUTL), 3, b
#define OUT30                            BANKMASK(CRCOUTT), 6, b
#define OUT31                            BANKMASK(CRCOUTT), 7, b
#define OUT4                             BANKMASK(CRCOUTL), 4, b
#define OUT5                             BANKMASK(CRCOUTL), 5, b
#define OUT6                             BANKMASK(CRCOUTL), 6, b
#define OUT7                             BANKMASK(CRCOUTL), 7, b
#define OUT8                             BANKMASK(CRCOUTH), 0, b
#define OUT9                             BANKMASK(CRCOUTH), 1, b
#define OVRA                             BANKMASK(CWG1STR), 4, b
#define OVRB                             BANKMASK(CWG1STR), 5, b
#define OVRC                             BANKMASK(CWG1STR), 6, b
#define OVRD                             BANKMASK(CWG1STR), 7, b
#define P1H                              BANKMASK(U1P1H), 0, b
#define P2H                              BANKMASK(U1P2H), 0, b
#define P3H                              BANKMASK(U1P3H), 0, b
#define PC1IE                            BANKMASK(I2C1PIE), 2, b
#define PC1IF                            BANKMASK(I2C1PIR), 2, b
#define PCSC                             BANKMASK(ADCON1), 1, b
#define PLEN0                            BANKMASK(CRCCON1), 0, b
#define PLEN1                            BANKMASK(CRCCON1), 1, b
#define PLEN2                            BANKMASK(CRCCON1), 2, b
#define PLEN3                            BANKMASK(CRCCON1), 3, b
#define PLEN4                            BANKMASK(CRCCON1), 4, b
#define PLLEN                            BANKMASK(OSCEN), 0, b
#define PLLR                             BANKMASK(OSCSTAT), 0, b
#define PMSYS0                           BANKMASK(VREGCON), 4, b
#define PMSYS1                           BANKMASK(VREGCON), 5, b
#define POL                              BANKMASK(CLCnPOL), 7, b
#define POLA                             BANKMASK(CWG1CON1), 0, b
#define POLB                             BANKMASK(CWG1CON1), 1, b
#define POLC                             BANKMASK(CWG1CON1), 2, b
#define POLD                             BANKMASK(CWG1CON1), 3, b
#define POR                              BANKMASK(PCON0), 1, a
#define PORTWMD                          BANKMASK(PMD1), 1, b
#define PORVDDIO2                        BANKMASK(PCON1), 3, a
#define PORVDDIO3                        BANKMASK(PCON1), 4, a
#define PPOL                             BANKMASK(ADCON1), 7, b
#define PPSLOCKED                        BANKMASK(PPSLOCK), 0, b
#define PRE0                             BANKMASK(ADPREL), 0, b
#define PRE1                             BANKMASK(ADPREL), 1, b
#define PRE10                            BANKMASK(ADPREH), 2, b
#define PRE11                            BANKMASK(ADPREH), 3, b
#define PRE12                            BANKMASK(ADPREH), 4, b
#define PRE2                             BANKMASK(ADPREL), 2, b
#define PRE3                             BANKMASK(ADPREL), 3, b
#define PRE4                             BANKMASK(ADPREL), 4, b
#define PRE5                             BANKMASK(ADPREL), 5, b
#define PRE6                             BANKMASK(ADPREL), 6, b
#define PRE7                             BANKMASK(ADPREL), 7, b
#define PRE8                             BANKMASK(ADPREH), 0, b
#define PRE9                             BANKMASK(ADPREH), 1, b
#define PREF0                            BANKMASK(ADREF), 0, b
#define PREF1                            BANKMASK(ADREF), 1, b
#define PREV0                            BANKMASK(ADPREVL), 0, b
#define PREV1                            BANKMASK(ADPREVL), 1, b
#define PREV10                           BANKMASK(ADPREVH), 2, b
#define PREV11                           BANKMASK(ADPREVH), 3, b
#define PREV12                           BANKMASK(ADPREVH), 4, b
#define PREV13                           BANKMASK(ADPREVH), 5, b
#define PREV14                           BANKMASK(ADPREVH), 6, b
#define PREV15                           BANKMASK(ADPREVH), 7, b
#define PREV2                            BANKMASK(ADPREVL), 2, b
#define PREV3                            BANKMASK(ADPREVL), 3, b
#define PREV4                            BANKMASK(ADPREVL), 4, b
#define PREV5                            BANKMASK(ADPREVL), 5, b
#define PREV6                            BANKMASK(ADPREVL), 6, b
#define PREV7                            BANKMASK(ADPREVL), 7, b
#define PREV8                            BANKMASK(ADPREVH), 0, b
#define PREV9                            BANKMASK(ADPREVH), 1, b
#define PRLOCKED                         BANKMASK(PRLOCK), 0, b
#define PSCNT0                           BANKMASK(WDTPSL), 0, b
#define PSCNT1                           BANKMASK(WDTPSL), 1, b
#define PSCNT10                          BANKMASK(WDTPSH), 2, b
#define PSCNT11                          BANKMASK(WDTPSH), 3, b
#define PSCNT12                          BANKMASK(WDTPSH), 4, b
#define PSCNT13                          BANKMASK(WDTPSH), 5, b
#define PSCNT14                          BANKMASK(WDTPSH), 6, b
#define PSCNT15                          BANKMASK(WDTPSH), 7, b
#define PSCNT16                          BANKMASK(WDTTMR), 0, b
#define PSCNT17                          BANKMASK(WDTTMR), 1, b
#define PSCNT2                           BANKMASK(WDTPSL), 2, b
#define PSCNT3                           BANKMASK(WDTPSL), 3, b
#define PSCNT4                           BANKMASK(WDTPSL), 4, b
#define PSCNT5                           BANKMASK(WDTPSL), 5, b
#define PSCNT6                           BANKMASK(WDTPSL), 6, b
#define PSCNT7                           BANKMASK(WDTPSL), 7, b
#define PSCNT8                           BANKMASK(WDTPSH), 0, b
#define PSCNT9                           BANKMASK(WDTPSH), 1, b
#define PSIS                             BANKMASK(ADCON2), 7, b
#define PWDF0                            BANKMASK(PORTWDF), 0, a
#define PWDF1                            BANKMASK(PORTWDF), 1, a
#define PWDF2                            BANKMASK(PORTWDF), 2, a
#define PWDF3                            BANKMASK(PORTWDF), 3, a
#define PWDF4                            BANKMASK(PORTWDF), 4, a
#define PWDF5                            BANKMASK(PORTWDF), 5, a
#define PWDF6                            BANKMASK(PORTWDF), 6, a
#define PWDF7                            BANKMASK(PORTWDF), 7, a
#define PWM1ERSPPS0                      BANKMASK(PWM1ERSPPS), 0, b
#define PWM1ERSPPS1                      BANKMASK(PWM1ERSPPS), 1, b
#define PWM1ERSPPS2                      BANKMASK(PWM1ERSPPS), 2, b
#define PWM1ERSPPS3                      BANKMASK(PWM1ERSPPS), 3, b
#define PWM1ERSPPS4                      BANKMASK(PWM1ERSPPS), 4, b
#define PWM1IE                           BANKMASK(PIE4), 7, a
#define PWM1IF                           BANKMASK(PIR4), 7, a
#define PWM1IP                           BANKMASK(IPR4), 7, a
#define PWM1MD                           BANKMASK(PMD2), 4, b
#define PWM1PIE                          BANKMASK(PIE4), 6, a
#define PWM1PIF                          BANKMASK(PIR4), 6, a
#define PWM1PIP                          BANKMASK(IPR4), 6, a
#define PWM2ERSPPS0                      BANKMASK(PWM2ERSPPS), 0, b
#define PWM2ERSPPS1                      BANKMASK(PWM2ERSPPS), 1, b
#define PWM2ERSPPS2                      BANKMASK(PWM2ERSPPS), 2, b
#define PWM2ERSPPS3                      BANKMASK(PWM2ERSPPS), 3, b
#define PWM2ERSPPS4                      BANKMASK(PWM2ERSPPS), 4, b
#define PWM2IE                           BANKMASK(PIE5), 1, a
#define PWM2IF                           BANKMASK(PIR5), 1, a
#define PWM2IP                           BANKMASK(IPR5), 1, a
#define PWM2MD                           BANKMASK(PMD2), 5, b
#define PWM2PIE                          BANKMASK(PIE5), 0, a
#define PWM2PIF                          BANKMASK(PIR5), 0, a
#define PWM2PIP                          BANKMASK(IPR5), 0, a
#define PWMIN0PPS0                       BANKMASK(PWMIN0PPS), 0, b
#define PWMIN0PPS1                       BANKMASK(PWMIN0PPS), 1, b
#define PWMIN0PPS2                       BANKMASK(PWMIN0PPS), 2, b
#define PWMIN0PPS3                       BANKMASK(PWMIN0PPS), 3, b
#define PWMIN0PPS4                       BANKMASK(PWMIN0PPS), 4, b
#define PWMIN1PPS0                       BANKMASK(PWMIN1PPS), 0, b
#define PWMIN1PPS1                       BANKMASK(PWMIN1PPS), 1, b
#define PWMIN1PPS2                       BANKMASK(PWMIN1PPS), 2, b
#define PWMIN1PPS3                       BANKMASK(PWMIN1PPS), 3, b
#define PWMIN1PPS4                       BANKMASK(PWMIN1PPS), 4, b
#define RA0                              BANKMASK(PORTA), 0, a
#define RA0PPS0                          BANKMASK(RA0PPS), 0, b
#define RA0PPS1                          BANKMASK(RA0PPS), 1, b
#define RA0PPS2                          BANKMASK(RA0PPS), 2, b
#define RA0PPS3                          BANKMASK(RA0PPS), 3, b
#define RA0PPS4                          BANKMASK(RA0PPS), 4, b
#define RA1                              BANKMASK(PORTA), 1, a
#define RA1PPS0                          BANKMASK(RA1PPS), 0, b
#define RA1PPS1                          BANKMASK(RA1PPS), 1, b
#define RA1PPS2                          BANKMASK(RA1PPS), 2, b
#define RA1PPS3                          BANKMASK(RA1PPS), 3, b
#define RA1PPS4                          BANKMASK(RA1PPS), 4, b
#define RA2                              BANKMASK(PORTA), 2, a
#define RA2PPS0                          BANKMASK(RA2PPS), 0, b
#define RA2PPS1                          BANKMASK(RA2PPS), 1, b
#define RA2PPS2                          BANKMASK(RA2PPS), 2, b
#define RA2PPS3                          BANKMASK(RA2PPS), 3, b
#define RA2PPS4                          BANKMASK(RA2PPS), 4, b
#define RA3                              BANKMASK(PORTA), 3, a
#define RA4                              BANKMASK(PORTA), 4, a
#define RA4PPS0                          BANKMASK(RA4PPS), 0, b
#define RA4PPS1                          BANKMASK(RA4PPS), 1, b
#define RA4PPS2                          BANKMASK(RA4PPS), 2, b
#define RA4PPS3                          BANKMASK(RA4PPS), 3, b
#define RA4PPS4                          BANKMASK(RA4PPS), 4, b
#define RA5                              BANKMASK(PORTA), 5, a
#define RA5PPS0                          BANKMASK(RA5PPS), 0, b
#define RA5PPS1                          BANKMASK(RA5PPS), 1, b
#define RA5PPS2                          BANKMASK(RA5PPS), 2, b
#define RA5PPS3                          BANKMASK(RA5PPS), 3, b
#define RA5PPS4                          BANKMASK(RA5PPS), 4, b
#define RB5                              BANKMASK(PORTB), 5, a
#define RB5PPS0                          BANKMASK(RB5PPS), 0, b
#define RB5PPS1                          BANKMASK(RB5PPS), 1, b
#define RB5PPS2                          BANKMASK(RB5PPS), 2, b
#define RB5PPS3                          BANKMASK(RB5PPS), 3, b
#define RB5PPS4                          BANKMASK(RB5PPS), 4, b
#define RB6                              BANKMASK(PORTB), 6, a
#define RB6PPS0                          BANKMASK(RB6PPS), 0, b
#define RB6PPS1                          BANKMASK(RB6PPS), 1, b
#define RB6PPS2                          BANKMASK(RB6PPS), 2, b
#define RB6PPS3                          BANKMASK(RB6PPS), 3, b
#define RB6PPS4                          BANKMASK(RB6PPS), 4, b
#define RB7                              BANKMASK(PORTB), 7, a
#define RB7PPS0                          BANKMASK(RB7PPS), 0, b
#define RB7PPS1                          BANKMASK(RB7PPS), 1, b
#define RB7PPS2                          BANKMASK(RB7PPS), 2, b
#define RB7PPS3                          BANKMASK(RB7PPS), 3, b
#define RB7PPS4                          BANKMASK(RB7PPS), 4, b
#define RC0                              BANKMASK(PORTC), 0, a
#define RC0PPS0                          BANKMASK(RC0PPS), 0, b
#define RC0PPS1                          BANKMASK(RC0PPS), 1, b
#define RC0PPS2                          BANKMASK(RC0PPS), 2, b
#define RC0PPS3                          BANKMASK(RC0PPS), 3, b
#define RC0PPS4                          BANKMASK(RC0PPS), 4, b
#define RC1                              BANKMASK(PORTC), 1, a
#define RC1PPS0                          BANKMASK(RC1PPS), 0, b
#define RC1PPS1                          BANKMASK(RC1PPS), 1, b
#define RC1PPS2                          BANKMASK(RC1PPS), 2, b
#define RC1PPS3                          BANKMASK(RC1PPS), 3, b
#define RC1PPS4                          BANKMASK(RC1PPS), 4, b
#define RC3                              BANKMASK(PORTC), 3, a
#define RC3PPS0                          BANKMASK(RC3PPS), 0, b
#define RC3PPS1                          BANKMASK(RC3PPS), 1, b
#define RC3PPS2                          BANKMASK(RC3PPS), 2, b
#define RC3PPS3                          BANKMASK(RC3PPS), 3, b
#define RC3PPS4                          BANKMASK(RC3PPS), 4, b
#define RC4                              BANKMASK(PORTC), 4, a
#define RC4PPS0                          BANKMASK(RC4PPS), 0, b
#define RC4PPS1                          BANKMASK(RC4PPS), 1, b
#define RC4PPS2                          BANKMASK(RC4PPS), 2, b
#define RC4PPS3                          BANKMASK(RC4PPS), 3, b
#define RC4PPS4                          BANKMASK(RC4PPS), 4, b
#define RC5                              BANKMASK(PORTC), 5, a
#define RC5PPS0                          BANKMASK(RC5PPS), 0, b
#define RC5PPS1                          BANKMASK(RC5PPS), 1, b
#define RC5PPS2                          BANKMASK(RC5PPS), 2, b
#define RC5PPS3                          BANKMASK(RC5PPS), 3, b
#define RC5PPS4                          BANKMASK(RC5PPS), 4, b
#define RC6                              BANKMASK(PORTC), 6, a
#define RC6PPS0                          BANKMASK(RC6PPS), 0, b
#define RC6PPS1                          BANKMASK(RC6PPS), 1, b
#define RC6PPS2                          BANKMASK(RC6PPS), 2, b
#define RC6PPS3                          BANKMASK(RC6PPS), 3, b
#define RC6PPS4                          BANKMASK(RC6PPS), 4, b
#define RC7                              BANKMASK(PORTC), 7, a
#define RC7PPS0                          BANKMASK(RC7PPS), 0, b
#define RC7PPS1                          BANKMASK(RC7PPS), 1, b
#define RC7PPS2                          BANKMASK(RC7PPS), 2, b
#define RC7PPS3                          BANKMASK(RC7PPS), 3, b
#define RC7PPS4                          BANKMASK(RC7PPS), 4, b
#define RCM                              BANKMASK(PCON1), 0, a
#define RD16                             BANKMASK(T1CON), 1, b
#define RD161                            BANKMASK(T1CON), 1, b
#define READ                             BANKMASK(I2C1STAT0), 4, b
#define REN                              BANKMASK(CWG1AS0), 6, b
#define RES0                             BANKMASK(ADRESL), 0, b
#define RES1                             BANKMASK(ADRESL), 1, b
#define RES10                            BANKMASK(ADRESH), 2, b
#define RES11                            BANKMASK(ADRESH), 3, b
#define RES12                            BANKMASK(ADRESH), 4, b
#define RES13                            BANKMASK(ADRESH), 5, b
#define RES14                            BANKMASK(ADRESH), 6, b
#define RES15                            BANKMASK(ADRESH), 7, b
#define RES2                             BANKMASK(ADRESL), 2, b
#define RES3                             BANKMASK(ADRESL), 3, b
#define RES4                             BANKMASK(ADRESL), 4, b
#define RES5                             BANKMASK(ADRESL), 5, b
#define RES6                             BANKMASK(ADRESL), 6, b
#define RES7                             BANKMASK(ADRESL), 7, b
#define RES8                             BANKMASK(ADRESH), 0, b
#define RES9                             BANKMASK(ADRESH), 1, b
#define RI                               BANKMASK(PCON0), 2, a
#define RMCLR                            BANKMASK(PCON0), 3, a
#define ROI                              BANKMASK(CPUDOZE), 5, a
#define RPT0                             BANKMASK(ADRPT), 0, b
#define RPT1                             BANKMASK(ADRPT), 1, b
#define RPT2                             BANKMASK(ADRPT), 2, b
#define RPT3                             BANKMASK(ADRPT), 3, b
#define RPT4                             BANKMASK(ADRPT), 4, b
#define RPT5                             BANKMASK(ADRPT), 5, b
#define RPT6                             BANKMASK(ADRPT), 6, b
#define RPT7                             BANKMASK(ADRPT), 7, b
#define RSC1IE                           BANKMASK(I2C1PIE), 1, b
#define RSC1IF                           BANKMASK(I2C1PIR), 1, b
#define RSEN                             BANKMASK(I2C1CON0), 6, b
#define RVREG                            BANKMASK(PCON1), 2, a
#define RW0                              BANKMASK(PORTW), 0, a
#define RW1                              BANKMASK(PORTW), 1, a
#define RW2                              BANKMASK(PORTW), 2, a
#define RW3                              BANKMASK(PORTW), 3, a
#define RW4                              BANKMASK(PORTW), 4, a
#define RW5                              BANKMASK(PORTW), 5, a
#define RW6                              BANKMASK(PORTW), 6, a
#define RW7                              BANKMASK(PORTW), 7, a
#define RWDT                             BANKMASK(PCON0), 4, a
#define RXB0                             BANKMASK(SPI1RXB), 0, b
#define RXB1                             BANKMASK(SPI1RXB), 1, b
#define RXB2                             BANKMASK(SPI1RXB), 2, b
#define RXB3                             BANKMASK(SPI1RXB), 3, b
#define RXB4                             BANKMASK(SPI1RXB), 4, b
#define RXB5                             BANKMASK(SPI1RXB), 5, b
#define RXB6                             BANKMASK(SPI1RXB), 6, b
#define RXB7                             BANKMASK(SPI1RXB), 7, b
#define RXO                              BANKMASK(I2C1CON1), 2, b
#define RXR                              BANKMASK(SPI1CON2), 0, b
#define SBOREN                           BANKMASK(BORCON), 7, b
#define SC1IE                            BANKMASK(I2C1PIE), 0, b
#define SC1IF                            BANKMASK(I2C1PIR), 0, b
#define SCANEN                           BANKMASK(SCANCON0), 7, b
#define SCANHADR0                        BANKMASK(SCANHADRL), 0, b
#define SCANHADR1                        BANKMASK(SCANHADRL), 1, b
#define SCANHADR10                       BANKMASK(SCANHADRH), 2, b
#define SCANHADR11                       BANKMASK(SCANHADRH), 3, b
#define SCANHADR12                       BANKMASK(SCANHADRH), 4, b
#define SCANHADR13                       BANKMASK(SCANHADRH), 5, b
#define SCANHADR14                       BANKMASK(SCANHADRH), 6, b
#define SCANHADR15                       BANKMASK(SCANHADRH), 7, b
#define SCANHADR16                       BANKMASK(SCANHADRU), 0, b
#define SCANHADR17                       BANKMASK(SCANHADRU), 1, b
#define SCANHADR18                       BANKMASK(SCANHADRU), 2, b
#define SCANHADR19                       BANKMASK(SCANHADRU), 3, b
#define SCANHADR2                        BANKMASK(SCANHADRL), 2, b
#define SCANHADR20                       BANKMASK(SCANHADRU), 4, b
#define SCANHADR21                       BANKMASK(SCANHADRU), 5, b
#define SCANHADR3                        BANKMASK(SCANHADRL), 3, b
#define SCANHADR4                        BANKMASK(SCANHADRL), 4, b
#define SCANHADR5                        BANKMASK(SCANHADRL), 5, b
#define SCANHADR6                        BANKMASK(SCANHADRL), 6, b
#define SCANHADR7                        BANKMASK(SCANHADRL), 7, b
#define SCANHADR8                        BANKMASK(SCANHADRH), 0, b
#define SCANHADR9                        BANKMASK(SCANHADRH), 1, b
#define SCANIE                           BANKMASK(PIE2), 6, a
#define SCANIF                           BANKMASK(PIR2), 6, a
#define SCANIP                           BANKMASK(IPR2), 6, a
#define SCANLADR0                        BANKMASK(SCANLADRL), 0, b
#define SCANLADR1                        BANKMASK(SCANLADRL), 1, b
#define SCANLADR10                       BANKMASK(SCANLADRH), 2, b
#define SCANLADR11                       BANKMASK(SCANLADRH), 3, b
#define SCANLADR12                       BANKMASK(SCANLADRH), 4, b
#define SCANLADR13                       BANKMASK(SCANLADRH), 5, b
#define SCANLADR14                       BANKMASK(SCANLADRH), 6, b
#define SCANLADR15                       BANKMASK(SCANLADRH), 7, b
#define SCANLADR16                       BANKMASK(SCANLADRU), 0, b
#define SCANLADR17                       BANKMASK(SCANLADRU), 1, b
#define SCANLADR18                       BANKMASK(SCANLADRU), 2, b
#define SCANLADR19                       BANKMASK(SCANLADRU), 3, b
#define SCANLADR2                        BANKMASK(SCANLADRL), 2, b
#define SCANLADR20                       BANKMASK(SCANLADRU), 4, b
#define SCANLADR21                       BANKMASK(SCANLADRU), 5, b
#define SCANLADR3                        BANKMASK(SCANLADRL), 3, b
#define SCANLADR4                        BANKMASK(SCANLADRL), 4, b
#define SCANLADR5                        BANKMASK(SCANLADRL), 5, b
#define SCANLADR6                        BANKMASK(SCANLADRL), 6, b
#define SCANLADR7                        BANKMASK(SCANLADRL), 7, b
#define SCANLADR8                        BANKMASK(SCANLADRH), 0, b
#define SCANLADR9                        BANKMASK(SCANLADRH), 1, b
#define SCANMD                           BANKMASK(PMD0), 6, b
#define SCANPR0                          BANKMASK(SCANPR), 0, b
#define SCANPR1                          BANKMASK(SCANPR), 1, b
#define SCANPR2                          BANKMASK(SCANPR), 2, b
#define SCNT0                            BANKMASK(DMAnSCNTL), 0, b
#define SCNT1                            BANKMASK(DMAnSCNTL), 1, b
#define SCNT10                           BANKMASK(DMAnSCNTH), 2, b
#define SCNT11                           BANKMASK(DMAnSCNTH), 3, b
#define SCNT2                            BANKMASK(DMAnSCNTL), 2, b
#define SCNT3                            BANKMASK(DMAnSCNTL), 3, b
#define SCNT4                            BANKMASK(DMAnSCNTL), 4, b
#define SCNT5                            BANKMASK(DMAnSCNTL), 5, b
#define SCNT6                            BANKMASK(DMAnSCNTL), 6, b
#define SCNT7                            BANKMASK(DMAnSCNTL), 7, b
#define SCNT8                            BANKMASK(DMAnSCNTH), 0, b
#define SCNT9                            BANKMASK(DMAnSCNTH), 1, b
#define SDAHT0                           BANKMASK(I2C1CON2), 2, b
#define SDAHT1                           BANKMASK(I2C1CON2), 3, b
#define SDIP                             BANKMASK(SPI1CON1), 1, b
#define SDOP                             BANKMASK(SPI1CON1), 0, b
#define SEL0                             BANKMASK(HLVDCON1), 0, b
#define SEL1                             BANKMASK(HLVDCON1), 1, b
#define SEL2                             BANKMASK(HLVDCON1), 2, b
#define SEL3                             BANKMASK(HLVDCON1), 3, b
#define SEN                              BANKMASK(WDTCON0), 0, b
#define SETUP0                           BANKMASK(CRCCON0), 2, b
#define SETUP1                           BANKMASK(CRCCON0), 3, b
#define SFOR                             BANKMASK(OSCSTAT), 1, b
#define SGO                              BANKMASK(SCANCON0), 5, b
#define SHADLO                           BANKMASK(SHADCON), 0, b
#define SHIFT0                           BANKMASK(CRCSHFTL), 0, b
#define SHIFT1                           BANKMASK(CRCSHFTL), 1, b
#define SHIFT10                          BANKMASK(CRCSHFTH), 2, b
#define SHIFT11                          BANKMASK(CRCSHFTH), 3, b
#define SHIFT12                          BANKMASK(CRCSHFTH), 4, b
#define SHIFT13                          BANKMASK(CRCSHFTH), 5, b
#define SHIFT14                          BANKMASK(CRCSHFTH), 6, b
#define SHIFT15                          BANKMASK(CRCSHFTH), 7, b
#define SHIFT16                          BANKMASK(CRCSHFTU), 0, b
#define SHIFT17                          BANKMASK(CRCSHFTU), 1, b
#define SHIFT18                          BANKMASK(CRCSHFTU), 2, b
#define SHIFT19                          BANKMASK(CRCSHFTU), 3, b
#define SHIFT2                           BANKMASK(CRCSHFTL), 2, b
#define SHIFT20                          BANKMASK(CRCSHFTU), 4, b
#define SHIFT21                          BANKMASK(CRCSHFTU), 5, b
#define SHIFT22                          BANKMASK(CRCSHFTU), 6, b
#define SHIFT23                          BANKMASK(CRCSHFTU), 7, b
#define SHIFT24                          BANKMASK(CRCSHFTT), 0, b
#define SHIFT25                          BANKMASK(CRCSHFTT), 1, b
#define SHIFT26                          BANKMASK(CRCSHFTT), 2, b
#define SHIFT27                          BANKMASK(CRCSHFTT), 3, b
#define SHIFT28                          BANKMASK(CRCSHFTT), 4, b
#define SHIFT29                          BANKMASK(CRCSHFTT), 5, b
#define SHIFT3                           BANKMASK(CRCSHFTL), 3, b
#define SHIFT30                          BANKMASK(CRCSHFTT), 6, b
#define SHIFT31                          BANKMASK(CRCSHFTT), 7, b
#define SHIFT4                           BANKMASK(CRCSHFTL), 4, b
#define SHIFT5                           BANKMASK(CRCSHFTL), 5, b
#define SHIFT6                           BANKMASK(CRCSHFTL), 6, b
#define SHIFT7                           BANKMASK(CRCSHFTL), 7, b
#define SHIFT8                           BANKMASK(CRCSHFTH), 0, b
#define SHIFT9                           BANKMASK(CRCSHFTH), 1, b
#define SHIFTM                           BANKMASK(CRCCON0), 1, b
#define SHUTDOWN                         BANKMASK(CWG1AS0), 7, b
#define SIRQ0                            BANKMASK(DMAnSIRQ), 0, b
#define SIRQ1                            BANKMASK(DMAnSIRQ), 1, b
#define SIRQ2                            BANKMASK(DMAnSIRQ), 2, b
#define SIRQ3                            BANKMASK(DMAnSIRQ), 3, b
#define SIRQ4                            BANKMASK(DMAnSIRQ), 4, b
#define SIRQ5                            BANKMASK(DMAnSIRQ), 5, b
#define SIRQ6                            BANKMASK(DMAnSIRQ), 6, b
#define SIRQ7                            BANKMASK(DMAnSIRQ), 7, b
#define SIRQEN                           BANKMASK(DMAnCON0), 6, b
#define SLCT2                            BANKMASK(DMASELECT), 2, b
#define SLRA0                            BANKMASK(SLRCONA), 0, b
#define SLRA1                            BANKMASK(SLRCONA), 1, b
#define SLRA2                            BANKMASK(SLRCONA), 2, b
#define SLRA4                            BANKMASK(SLRCONA), 4, b
#define SLRA5                            BANKMASK(SLRCONA), 5, b
#define SLRB5                            BANKMASK(SLRCONB), 5, b
#define SLRB6                            BANKMASK(SLRCONB), 6, b
#define SLRB7                            BANKMASK(SLRCONB), 7, b
#define SLRC0                            BANKMASK(SLRCONC), 0, b
#define SLRC1                            BANKMASK(SLRCONC), 1, b
#define SLRC3                            BANKMASK(SLRCONC), 3, b
#define SLRC4                            BANKMASK(SLRCONC), 4, b
#define SLRC5                            BANKMASK(SLRCONC), 5, b
#define SLRC6                            BANKMASK(SLRCONC), 6, b
#define SLRC7                            BANKMASK(SLRCONC), 7, b
#define SMA                              BANKMASK(I2C1STAT0), 6, b
#define SMP                              BANKMASK(SPI1CON1), 7, b
#define SOI                              BANKMASK(ADCON3), 3, b
#define SOR                              BANKMASK(OSCSTAT), 3, b
#define SOSCEN                           BANKMASK(OSCEN), 3, b
#define SOSCPWR                          BANKMASK(OSCCON3), 6, b
#define SOSIE                            BANKMASK(SPI1INTE), 5, b
#define SOSIF                            BANKMASK(SPI1INTF), 5, b
#define SPI1BMODE                        BANKMASK(SPI1CON0), 0, b
#define SPI1BUSY                         BANKMASK(SPI1CON2), 7, b
#define SPI1CKE                          BANKMASK(SPI1CON1), 6, b
#define SPI1CKP                          BANKMASK(SPI1CON1), 5, b
#define SPI1CLKSEL0                      BANKMASK(SPI1CLK), 0, b
#define SPI1CLKSEL1                      BANKMASK(SPI1CLK), 1, b
#define SPI1CLKSEL2                      BANKMASK(SPI1CLK), 2, b
#define SPI1CLKSEL3                      BANKMASK(SPI1CLK), 3, b
#define SPI1CLRBF                        BANKMASK(SPI1STATUS), 2, b
#define SPI1EOSIE                        BANKMASK(SPI1INTE), 4, b
#define SPI1EOSIF                        BANKMASK(SPI1INTF), 4, b
#define SPI1FST                          BANKMASK(SPI1CON1), 4, b
#define SPI1IE                           BANKMASK(PIE7), 2, a
#define SPI1IF                           BANKMASK(PIR7), 2, a
#define SPI1IP                           BANKMASK(IPR7), 2, a
#define SPI1LSBF                         BANKMASK(SPI1CON0), 2, b
#define SPI1MD                           BANKMASK(PMD3), 5, b
#define SPI1MST                          BANKMASK(SPI1CON0), 1, b
#define SPI1RXBF                         BANKMASK(SPI1STATUS), 0, b
#define SPI1RXIE                         BANKMASK(PIE7), 0, a
#define SPI1RXIF                         BANKMASK(PIR7), 0, a
#define SPI1RXIP                         BANKMASK(IPR7), 0, a
#define SPI1RXOIE                        BANKMASK(SPI1INTE), 2, b
#define SPI1RXOIF                        BANKMASK(SPI1INTF), 2, b
#define SPI1RXR                          BANKMASK(SPI1CON2), 0, b
#define SPI1RXRE                         BANKMASK(SPI1STATUS), 3, b
#define SPI1SCKPPS0                      BANKMASK(SPI1SCKPPS), 0, b
#define SPI1SCKPPS1                      BANKMASK(SPI1SCKPPS), 1, b
#define SPI1SCKPPS2                      BANKMASK(SPI1SCKPPS), 2, b
#define SPI1SCKPPS3                      BANKMASK(SPI1SCKPPS), 3, b
#define SPI1SCKPPS4                      BANKMASK(SPI1SCKPPS), 4, b
#define SPI1SDIP                         BANKMASK(SPI1CON1), 1, b
#define SPI1SDIPPS0                      BANKMASK(SPI1SDIPPS), 0, b
#define SPI1SDIPPS1                      BANKMASK(SPI1SDIPPS), 1, b
#define SPI1SDIPPS2                      BANKMASK(SPI1SDIPPS), 2, b
#define SPI1SDIPPS3                      BANKMASK(SPI1SDIPPS), 3, b
#define SPI1SDIPPS4                      BANKMASK(SPI1SDIPPS), 4, b
#define SPI1SDOP                         BANKMASK(SPI1CON1), 0, b
#define SPI1SMP                          BANKMASK(SPI1CON1), 7, b
#define SPI1SOSIE                        BANKMASK(SPI1INTE), 5, b
#define SPI1SOSIF                        BANKMASK(SPI1INTF), 5, b
#define SPI1SPIEN                        BANKMASK(SPI1CON0), 7, b
#define SPI1SRMTIE                       BANKMASK(SPI1INTE), 7, b
#define SPI1SRMTIF                       BANKMASK(SPI1INTF), 7, b
#define SPI1SSET                         BANKMASK(SPI1CON2), 2, b
#define SPI1SSFLT                        BANKMASK(SPI1CON2), 6, b
#define SPI1SSP                          BANKMASK(SPI1CON1), 2, b
#define SPI1SSPPS0                       BANKMASK(SPI1SSPPS), 0, b
#define SPI1SSPPS1                       BANKMASK(SPI1SSPPS), 1, b
#define SPI1SSPPS2                       BANKMASK(SPI1SSPPS), 2, b
#define SPI1SSPPS3                       BANKMASK(SPI1SSPPS), 3, b
#define SPI1SSPPS4                       BANKMASK(SPI1SSPPS), 4, b
#define SPI1TCZIE                        BANKMASK(SPI1INTE), 6, b
#define SPI1TCZIF                        BANKMASK(SPI1INTF), 6, b
#define SPI1TXBE                         BANKMASK(SPI1STATUS), 5, b
#define SPI1TXIE                         BANKMASK(PIE7), 1, a
#define SPI1TXIF                         BANKMASK(PIR7), 1, a
#define SPI1TXIP                         BANKMASK(IPR7), 1, a
#define SPI1TXR                          BANKMASK(SPI1CON2), 1, b
#define SPI1TXUIE                        BANKMASK(SPI1INTE), 1, b
#define SPI1TXUIF                        BANKMASK(SPI1INTF), 1, b
#define SPI1TXWE                         BANKMASK(SPI1STATUS), 7, b
#define SPTR0                            BANKMASK(DMAnSPTRL), 0, b
#define SPTR1                            BANKMASK(DMAnSPTRL), 1, b
#define SPTR10                           BANKMASK(DMAnSPTRH), 2, b
#define SPTR11                           BANKMASK(DMAnSPTRH), 3, b
#define SPTR12                           BANKMASK(DMAnSPTRH), 4, b
#define SPTR13                           BANKMASK(DMAnSPTRH), 5, b
#define SPTR14                           BANKMASK(DMAnSPTRH), 6, b
#define SPTR15                           BANKMASK(DMAnSPTRH), 7, b
#define SPTR16                           BANKMASK(DMAnSPTRU), 0, b
#define SPTR17                           BANKMASK(DMAnSPTRU), 1, b
#define SPTR18                           BANKMASK(DMAnSPTRU), 2, b
#define SPTR19                           BANKMASK(DMAnSPTRU), 3, b
#define SPTR2                            BANKMASK(DMAnSPTRL), 2, b
#define SPTR20                           BANKMASK(DMAnSPTRU), 4, b
#define SPTR21                           BANKMASK(DMAnSPTRU), 5, b
#define SPTR3                            BANKMASK(DMAnSPTRL), 3, b
#define SPTR4                            BANKMASK(DMAnSPTRL), 4, b
#define SPTR5                            BANKMASK(DMAnSPTRL), 5, b
#define SPTR6                            BANKMASK(DMAnSPTRL), 6, b
#define SPTR7                            BANKMASK(DMAnSPTRL), 7, b
#define SPTR8                            BANKMASK(DMAnSPTRH), 0, b
#define SPTR9                            BANKMASK(DMAnSPTRH), 1, b
#define SRMTIE                           BANKMASK(SPI1INTE), 7, b
#define SRMTIF                           BANKMASK(SPI1INTF), 7, b
#define SSA0                             BANKMASK(DMAnSSAL), 0, b
#define SSA1                             BANKMASK(DMAnSSAL), 1, b
#define SSA10                            BANKMASK(DMAnSSAH), 2, b
#define SSA11                            BANKMASK(DMAnSSAH), 3, b
#define SSA12                            BANKMASK(DMAnSSAH), 4, b
#define SSA13                            BANKMASK(DMAnSSAH), 5, b
#define SSA14                            BANKMASK(DMAnSSAH), 6, b
#define SSA15                            BANKMASK(DMAnSSAH), 7, b
#define SSA16                            BANKMASK(DMAnSSAU), 0, b
#define SSA17                            BANKMASK(DMAnSSAU), 1, b
#define SSA18                            BANKMASK(DMAnSSAU), 2, b
#define SSA19                            BANKMASK(DMAnSSAU), 3, b
#define SSA2                             BANKMASK(DMAnSSAL), 2, b
#define SSA20                            BANKMASK(DMAnSSAU), 4, b
#define SSA21                            BANKMASK(DMAnSSAU), 5, b
#define SSA3                             BANKMASK(DMAnSSAL), 3, b
#define SSA4                             BANKMASK(DMAnSSAL), 4, b
#define SSA5                             BANKMASK(DMAnSSAL), 5, b
#define SSA6                             BANKMASK(DMAnSSAL), 6, b
#define SSA7                             BANKMASK(DMAnSSAL), 7, b
#define SSA8                             BANKMASK(DMAnSSAH), 0, b
#define SSA9                             BANKMASK(DMAnSSAH), 1, b
#define SSET                             BANKMASK(SPI1CON2), 2, b
#define SSFLT                            BANKMASK(SPI1CON2), 6, b
#define SSP                              BANKMASK(SPI1CON1), 2, b
#define SSTP                             BANKMASK(DMAnCON1), 0, b
#define SSZ0                             BANKMASK(DMAnSSZL), 0, b
#define SSZ1                             BANKMASK(DMAnSSZL), 1, b
#define SSZ10                            BANKMASK(DMAnSSZH), 2, b
#define SSZ11                            BANKMASK(DMAnSSZH), 3, b
#define SSZ2                             BANKMASK(DMAnSSZL), 2, b
#define SSZ3                             BANKMASK(DMAnSSZL), 3, b
#define SSZ4                             BANKMASK(DMAnSSZL), 4, b
#define SSZ5                             BANKMASK(DMAnSSZL), 5, b
#define SSZ6                             BANKMASK(DMAnSSZL), 6, b
#define SSZ7                             BANKMASK(DMAnSSZL), 7, b
#define SSZ8                             BANKMASK(DMAnSSZH), 0, b
#define SSZ9                             BANKMASK(DMAnSSZH), 1, b
#define STAT2                            BANKMASK(ADSTAT), 2, b
#define STATE                            BANKMASK(WDTTMR), 2, b
#define STKOVF                           BANKMASK(PCON0), 7, a
#define STKUNF                           BANKMASK(PCON0), 6, a
#define STPT0                            BANKMASK(ADSTPTL), 0, b
#define STPT1                            BANKMASK(ADSTPTL), 1, b
#define STPT10                           BANKMASK(ADSTPTH), 2, b
#define STPT11                           BANKMASK(ADSTPTH), 3, b
#define STPT12                           BANKMASK(ADSTPTH), 4, b
#define STPT13                           BANKMASK(ADSTPTH), 5, b
#define STPT15                           BANKMASK(ADSTPTH), 6, b
#define STPT16                           BANKMASK(ADSTPTH), 7, b
#define STPT2                            BANKMASK(ADSTPTL), 2, b
#define STPT3                            BANKMASK(ADSTPTL), 3, b
#define STPT4                            BANKMASK(ADSTPTL), 4, b
#define STPT5                            BANKMASK(ADSTPTL), 5, b
#define STPT6                            BANKMASK(ADSTPTL), 6, b
#define STPT7                            BANKMASK(ADSTPTL), 7, b
#define STPT8                            BANKMASK(ADSTPTH), 0, b
#define STPT9                            BANKMASK(ADSTPTH), 1, b
#define STRA                             BANKMASK(CWG1STR), 0, b
#define STRB                             BANKMASK(CWG1STR), 1, b
#define STRC                             BANKMASK(CWG1STR), 2, b
#define STRD                             BANKMASK(CWG1STR), 3, b
#define SWDTEN                           BANKMASK(WDTCON0), 0, b
#define SWIE                             BANKMASK(PIE0), 0, a
#define SWIF                             BANKMASK(PIR0), 0, a
#define SWIP                             BANKMASK(IPR0), 0, a
#define SYSCMD                           BANKMASK(PMD0), 7, b
#define T016BIT                          BANKMASK(T0CON0), 4, b
#define T0ASYNC                          BANKMASK(T0CON1), 4, b
#define T0CKIPPS0                        BANKMASK(T0CKIPPS), 0, b
#define T0CKIPPS1                        BANKMASK(T0CKIPPS), 1, b
#define T0CKIPPS2                        BANKMASK(T0CKIPPS), 2, b
#define T0CKIPPS3                        BANKMASK(T0CKIPPS), 3, b
#define T0CKIPPS4                        BANKMASK(T0CKIPPS), 4, b
#define T0CKPS0                          BANKMASK(T0CON1), 0, b
#define T0CKPS1                          BANKMASK(T0CON1), 1, b
#define T0CKPS2                          BANKMASK(T0CON1), 2, b
#define T0CKPS3                          BANKMASK(T0CON1), 3, b
#define T0CS0                            BANKMASK(T0CON1), 5, b
#define T0CS1                            BANKMASK(T0CON1), 6, b
#define T0CS2                            BANKMASK(T0CON1), 7, b
#define T0EN                             BANKMASK(T0CON0), 7, b
#define T0MD16                           BANKMASK(T0CON0), 4, b
#define T0OUT                            BANKMASK(T0CON0), 5, b
#define T0OUTPS0                         BANKMASK(T0CON0), 0, b
#define T0OUTPS1                         BANKMASK(T0CON0), 1, b
#define T0OUTPS2                         BANKMASK(T0CON0), 2, b
#define T0OUTPS3                         BANKMASK(T0CON0), 3, b
#define T0PR0                            BANKMASK(TMR0H), 0, b
#define T0PR1                            BANKMASK(TMR0H), 1, b
#define T0PR2                            BANKMASK(TMR0H), 2, b
#define T0PR3                            BANKMASK(TMR0H), 3, b
#define T0PR4                            BANKMASK(TMR0H), 4, b
#define T0PR5                            BANKMASK(TMR0H), 5, b
#define T0PR6                            BANKMASK(TMR0H), 6, b
#define T0PR7                            BANKMASK(TMR0H), 7, b
#define T1CKIPPS0                        BANKMASK(T1CKIPPS), 0, b
#define T1CKIPPS1                        BANKMASK(T1CKIPPS), 1, b
#define T1CKIPPS2                        BANKMASK(T1CKIPPS), 2, b
#define T1CKIPPS3                        BANKMASK(T1CKIPPS), 3, b
#define T1CKIPPS4                        BANKMASK(T1CKIPPS), 4, b
#define T1CKPS0                          BANKMASK(T1CON), 4, b
#define T1CKPS1                          BANKMASK(T1CON), 5, b
#define T1CS0                            BANKMASK(T1CLK), 0, b
#define T1CS1                            BANKMASK(T1CLK), 1, b
#define T1CS2                            BANKMASK(T1CLK), 2, b
#define T1CS3                            BANKMASK(T1CLK), 3, b
#define T1GE                             BANKMASK(T1GCON), 7, b
#define T1GGO                            BANKMASK(T1GCON), 3, b
#define T1GGO_NOT_DONE                   BANKMASK(T1GCON), 3, b
#define T1GGO_nDONE                      BANKMASK(T1GCON), 3, b
#define T1GPOL                           BANKMASK(T1GCON), 6, b
#define T1GPPS0                          BANKMASK(T1GPPS), 0, b
#define T1GPPS1                          BANKMASK(T1GPPS), 1, b
#define T1GPPS2                          BANKMASK(T1GPPS), 2, b
#define T1GPPS3                          BANKMASK(T1GPPS), 3, b
#define T1GPPS4                          BANKMASK(T1GPPS), 4, b
#define T1GSPM                           BANKMASK(T1GCON), 4, b
#define T1GSS0                           BANKMASK(T1GATE), 0, b
#define T1GSS1                           BANKMASK(T1GATE), 1, b
#define T1GSS2                           BANKMASK(T1GATE), 2, b
#define T1GSS3                           BANKMASK(T1GATE), 3, b
#define T1GTM                            BANKMASK(T1GCON), 5, b
#define T1GVAL                           BANKMASK(T1GCON), 2, b
#define T1RD16                           BANKMASK(T1CON), 1, b
#define T2CKPOL                          BANKMASK(T2HLT), 6, b
#define T2CKPS0                          BANKMASK(T2CON), 4, b
#define T2CKPS1                          BANKMASK(T2CON), 5, b
#define T2CKPS2                          BANKMASK(T2CON), 6, b
#define T2CKSYNC                         BANKMASK(T2HLT), 5, b
#define T2CS0                            BANKMASK(T2CLKCON), 0, b
#define T2CS1                            BANKMASK(T2CLKCON), 1, b
#define T2CS2                            BANKMASK(T2CLKCON), 2, b
#define T2CS3                            BANKMASK(T2CLKCON), 3, b
#define T2INPPS0                         BANKMASK(T2INPPS), 0, b
#define T2INPPS1                         BANKMASK(T2INPPS), 1, b
#define T2INPPS2                         BANKMASK(T2INPPS), 2, b
#define T2INPPS3                         BANKMASK(T2INPPS), 3, b
#define T2INPPS4                         BANKMASK(T2INPPS), 4, b
#define T2MODE0                          BANKMASK(T2HLT), 0, b
#define T2MODE1                          BANKMASK(T2HLT), 1, b
#define T2MODE2                          BANKMASK(T2HLT), 2, b
#define T2MODE3                          BANKMASK(T2HLT), 3, b
#define T2MODE4                          BANKMASK(T2HLT), 4, b
#define T2ON                             BANKMASK(T2CON), 7, b
#define T2OUTPS0                         BANKMASK(T2CON), 0, b
#define T2OUTPS1                         BANKMASK(T2CON), 1, b
#define T2OUTPS2                         BANKMASK(T2CON), 2, b
#define T2OUTPS3                         BANKMASK(T2CON), 3, b
#define T2PSYNC                          BANKMASK(T2HLT), 7, b
#define T2RSEL0                          BANKMASK(T2RST), 0, b
#define T2RSEL1                          BANKMASK(T2RST), 1, b
#define T2RSEL2                          BANKMASK(T2RST), 2, b
#define T2RSEL3                          BANKMASK(T2RST), 3, b
#define T2RSEL4                          BANKMASK(T2RST), 4, b
#define T4CKPOL                          BANKMASK(T4HLT), 6, b
#define T4CKPS0                          BANKMASK(T4CON), 4, b
#define T4CKPS1                          BANKMASK(T4CON), 5, b
#define T4CKPS2                          BANKMASK(T4CON), 6, b
#define T4CKSYNC                         BANKMASK(T4HLT), 5, b
#define T4CS0                            BANKMASK(T4CLKCON), 0, b
#define T4CS1                            BANKMASK(T4CLKCON), 1, b
#define T4CS2                            BANKMASK(T4CLKCON), 2, b
#define T4CS3                            BANKMASK(T4CLKCON), 3, b
#define T4INPPS0                         BANKMASK(T4INPPS), 0, b
#define T4INPPS1                         BANKMASK(T4INPPS), 1, b
#define T4INPPS2                         BANKMASK(T4INPPS), 2, b
#define T4INPPS3                         BANKMASK(T4INPPS), 3, b
#define T4INPPS4                         BANKMASK(T4INPPS), 4, b
#define T4MODE0                          BANKMASK(T4HLT), 0, b
#define T4MODE1                          BANKMASK(T4HLT), 1, b
#define T4MODE2                          BANKMASK(T4HLT), 2, b
#define T4MODE3                          BANKMASK(T4HLT), 3, b
#define T4MODE4                          BANKMASK(T4HLT), 4, b
#define T4ON                             BANKMASK(T4CON), 7, b
#define T4OUTPS0                         BANKMASK(T4CON), 0, b
#define T4OUTPS1                         BANKMASK(T4CON), 1, b
#define T4OUTPS2                         BANKMASK(T4CON), 2, b
#define T4OUTPS3                         BANKMASK(T4CON), 3, b
#define T4PSYNC                          BANKMASK(T4HLT), 7, b
#define T4RSEL0                          BANKMASK(T4RST), 0, b
#define T4RSEL1                          BANKMASK(T4RST), 1, b
#define T4RSEL2                          BANKMASK(T4RST), 2, b
#define T4RSEL3                          BANKMASK(T4RST), 3, b
#define T4RSEL4                          BANKMASK(T4RST), 4, b
#define TCZIE                            BANKMASK(SPI1INTE), 6, b
#define TCZIF                            BANKMASK(SPI1INTF), 6, b
#define TMD0                             BANKMASK(ADCON3), 0, b
#define TMD1                             BANKMASK(ADCON3), 1, b
#define TMD2                             BANKMASK(ADCON3), 2, b
#define TMR0H0                           BANKMASK(TMR0H), 0, b
#define TMR0H1                           BANKMASK(TMR0H), 1, b
#define TMR0H2                           BANKMASK(TMR0H), 2, b
#define TMR0H3                           BANKMASK(TMR0H), 3, b
#define TMR0H4                           BANKMASK(TMR0H), 4, b
#define TMR0H5                           BANKMASK(TMR0H), 5, b
#define TMR0H6                           BANKMASK(TMR0H), 6, b
#define TMR0H7                           BANKMASK(TMR0H), 7, b
#define TMR0IE                           BANKMASK(PIE3), 5, a
#define TMR0IF                           BANKMASK(PIR3), 5, a
#define TMR0IP                           BANKMASK(IPR3), 5, a
#define TMR0L0                           BANKMASK(TMR0L), 0, b
#define TMR0L1                           BANKMASK(TMR0L), 1, b
#define TMR0L2                           BANKMASK(TMR0L), 2, b
#define TMR0L3                           BANKMASK(TMR0L), 3, b
#define TMR0L4                           BANKMASK(TMR0L), 4, b
#define TMR0L5                           BANKMASK(TMR0L), 5, b
#define TMR0L6                           BANKMASK(TMR0L), 6, b
#define TMR0L7                           BANKMASK(TMR0L), 7, b
#define TMR0MD                           BANKMASK(PMD1), 4, b
#define TMR10                            BANKMASK(TMR1L), 0, b
#define TMR11                            BANKMASK(TMR1L), 1, b
#define TMR110                           BANKMASK(TMR1H), 2, b
#define TMR111                           BANKMASK(TMR1H), 3, b
#define TMR112                           BANKMASK(TMR1H), 4, b
#define TMR113                           BANKMASK(TMR1H), 5, b
#define TMR114                           BANKMASK(TMR1H), 6, b
#define TMR115                           BANKMASK(TMR1H), 7, b
#define TMR12                            BANKMASK(TMR1L), 2, b
#define TMR13                            BANKMASK(TMR1L), 3, b
#define TMR14                            BANKMASK(TMR1L), 4, b
#define TMR15                            BANKMASK(TMR1L), 5, b
#define TMR16                            BANKMASK(TMR1L), 6, b
#define TMR17                            BANKMASK(TMR1L), 7, b
#define TMR18                            BANKMASK(TMR1H), 0, b
#define TMR19                            BANKMASK(TMR1H), 1, b
#define TMR1GIE                          BANKMASK(PIE3), 7, a
#define TMR1GIF                          BANKMASK(PIR3), 7, a
#define TMR1GIP                          BANKMASK(IPR3), 7, a
#define TMR1H0                           BANKMASK(TMR1H), 0, b
#define TMR1H1                           BANKMASK(TMR1H), 1, b
#define TMR1H2                           BANKMASK(TMR1H), 2, b
#define TMR1H3                           BANKMASK(TMR1H), 3, b
#define TMR1H4                           BANKMASK(TMR1H), 4, b
#define TMR1H5                           BANKMASK(TMR1H), 5, b
#define TMR1H6                           BANKMASK(TMR1H), 6, b
#define TMR1H7                           BANKMASK(TMR1H), 7, b
#define TMR1IE                           BANKMASK(PIE3), 6, a
#define TMR1IF                           BANKMASK(PIR3), 6, a
#define TMR1IP                           BANKMASK(IPR3), 6, a
#define TMR1L0                           BANKMASK(TMR1L), 0, b
#define TMR1L1                           BANKMASK(TMR1L), 1, b
#define TMR1L2                           BANKMASK(TMR1L), 2, b
#define TMR1L3                           BANKMASK(TMR1L), 3, b
#define TMR1L4                           BANKMASK(TMR1L), 4, b
#define TMR1L5                           BANKMASK(TMR1L), 5, b
#define TMR1L6                           BANKMASK(TMR1L), 6, b
#define TMR1L7                           BANKMASK(TMR1L), 7, b
#define TMR1MD                           BANKMASK(PMD1), 5, b
#define TMR1ON                           BANKMASK(T1CON), 0, b
#define TMR2IE                           BANKMASK(PIE4), 0, a
#define TMR2IF                           BANKMASK(PIR4), 0, a
#define TMR2IP                           BANKMASK(IPR4), 0, a
#define TMR2MD                           BANKMASK(PMD1), 6, b
#define TMR2ON                           BANKMASK(T2CON), 7, b
#define TMR4IE                           BANKMASK(PIE4), 1, a
#define TMR4IF                           BANKMASK(PIR4), 1, a
#define TMR4IP                           BANKMASK(IPR4), 1, a
#define TMR4MD                           BANKMASK(PMD1), 7, b
#define TMR4ON                           BANKMASK(T4CON), 7, b
#define TMRAOSEN                         BANKMASK(TU16ACON1), 6, b
#define TMRBOSEN                         BANKMASK(TU16BCON1), 6, b
#define TOBY32                           BANKMASK(I2C1BTO), 6, b
#define TOREC                            BANKMASK(I2C1BTO), 7, b
#define TOTIME0                          BANKMASK(I2C1BTO), 0, b
#define TOTIME1                          BANKMASK(I2C1BTO), 1, b
#define TOTIME2                          BANKMASK(I2C1BTO), 2, b
#define TOTIME3                          BANKMASK(I2C1BTO), 3, b
#define TOTIME4                          BANKMASK(I2C1BTO), 4, b
#define TOTIME5                          BANKMASK(I2C1BTO), 5, b
#define TRIGEN                           BANKMASK(SCANCON0), 6, b
#define TRISA0                           BANKMASK(TRISA), 0, a
#define TRISA1                           BANKMASK(TRISA), 1, a
#define TRISA2                           BANKMASK(TRISA), 2, a
#define TRISA4                           BANKMASK(TRISA), 4, a
#define TRISA5                           BANKMASK(TRISA), 5, a
#define TRISB5                           BANKMASK(TRISB), 5, a
#define TRISB6                           BANKMASK(TRISB), 6, a
#define TRISB7                           BANKMASK(TRISB), 7, a
#define TRISC0                           BANKMASK(TRISC), 0, a
#define TRISC1                           BANKMASK(TRISC), 1, a
#define TRISC3                           BANKMASK(TRISC), 3, a
#define TRISC4                           BANKMASK(TRISC), 4, a
#define TRISC5                           BANKMASK(TRISC), 5, a
#define TRISC6                           BANKMASK(TRISC), 6, a
#define TRISC7                           BANKMASK(TRISC), 7, a
#define TSEL0                            BANKMASK(SCANTRIG), 0, b
#define TSEL1                            BANKMASK(SCANTRIG), 1, b
#define TSEL2                            BANKMASK(SCANTRIG), 2, b
#define TSEL3                            BANKMASK(SCANTRIG), 3, b
#define TSEN                             BANKMASK(FVRCON), 5, b
#define TSRNG                            BANKMASK(FVRCON), 4, b
#define TU16ACAPT                        BANKMASK(TU16ACON1), 3, b
#define TU16ACIE                         BANKMASK(TU16ACON0), 0, b
#define TU16ACIF                         BANKMASK(TU16ACON1), 0, b
#define TU16ACLK0                        BANKMASK(TU16ACLK), 0, b
#define TU16ACLK1                        BANKMASK(TU16ACLK), 1, b
#define TU16ACLK2                        BANKMASK(TU16ACLK), 2, b
#define TU16ACLK3                        BANKMASK(TU16ACLK), 3, b
#define TU16ACLK4                        BANKMASK(TU16ACLK), 4, b
#define TU16ACLR                         BANKMASK(TU16ACON1), 5, b
#define TU16ACPOL                        BANKMASK(TU16ACON0), 6, b
#define TU16ACR0                         BANKMASK(TU16ACRL), 0, b
#define TU16ACR1                         BANKMASK(TU16ACRL), 1, b
#define TU16ACR10                        BANKMASK(TU16ACRH), 2, b
#define TU16ACR11                        BANKMASK(TU16ACRH), 3, b
#define TU16ACR12                        BANKMASK(TU16ACRH), 4, b
#define TU16ACR13                        BANKMASK(TU16ACRH), 5, b
#define TU16ACR14                        BANKMASK(TU16ACRH), 6, b
#define TU16ACR15                        BANKMASK(TU16ACRH), 7, b
#define TU16ACR2                         BANKMASK(TU16ACRL), 2, b
#define TU16ACR24                        BANKMASK(TU16ACRT), 0, b
#define TU16ACR25                        BANKMASK(TU16ACRT), 1, b
#define TU16ACR26                        BANKMASK(TU16ACRT), 2, b
#define TU16ACR27                        BANKMASK(TU16ACRT), 3, b
#define TU16ACR28                        BANKMASK(TU16ACRT), 4, b
#define TU16ACR29                        BANKMASK(TU16ACRT), 5, b
#define TU16ACR3                         BANKMASK(TU16ACRL), 3, b
#define TU16ACR30                        BANKMASK(TU16ACRT), 6, b
#define TU16ACR31                        BANKMASK(TU16ACRT), 7, b
#define TU16ACR4                         BANKMASK(TU16ACRL), 4, b
#define TU16ACR5                         BANKMASK(TU16ACRL), 5, b
#define TU16ACR6                         BANKMASK(TU16ACRL), 6, b
#define TU16ACR7                         BANKMASK(TU16ACRL), 7, b
#define TU16ACR8                         BANKMASK(TU16ACRH), 0, b
#define TU16ACR9                         BANKMASK(TU16ACRH), 1, b
#define TU16ACRH0                        BANKMASK(TU16ACRH), 0, b
#define TU16ACRH1                        BANKMASK(TU16ACRH), 1, b
#define TU16ACRH2                        BANKMASK(TU16ACRH), 2, b
#define TU16ACRH3                        BANKMASK(TU16ACRH), 3, b
#define TU16ACRH4                        BANKMASK(TU16ACRH), 4, b
#define TU16ACRH5                        BANKMASK(TU16ACRH), 5, b
#define TU16ACRH6                        BANKMASK(TU16ACRH), 6, b
#define TU16ACRH7                        BANKMASK(TU16ACRH), 7, b
#define TU16ACRL0                        BANKMASK(TU16ACRL), 0, b
#define TU16ACRL1                        BANKMASK(TU16ACRL), 1, b
#define TU16ACRL2                        BANKMASK(TU16ACRL), 2, b
#define TU16ACRL3                        BANKMASK(TU16ACRL), 3, b
#define TU16ACRL4                        BANKMASK(TU16ACRL), 4, b
#define TU16ACRL5                        BANKMASK(TU16ACRL), 5, b
#define TU16ACRL6                        BANKMASK(TU16ACRL), 6, b
#define TU16ACRL7                        BANKMASK(TU16ACRL), 7, b
#define TU16ACRT0                        BANKMASK(TU16ACRT), 0, b
#define TU16ACRT1                        BANKMASK(TU16ACRT), 1, b
#define TU16ACRT2                        BANKMASK(TU16ACRT), 2, b
#define TU16ACRT3                        BANKMASK(TU16ACRT), 3, b
#define TU16ACRT4                        BANKMASK(TU16ACRT), 4, b
#define TU16ACRT5                        BANKMASK(TU16ACRT), 5, b
#define TU16ACRT6                        BANKMASK(TU16ACRT), 6, b
#define TU16ACRT7                        BANKMASK(TU16ACRT), 7, b
#define TU16ACSYNC                       BANKMASK(TU16AHLT), 6, b
#define TU16AEPOL                        BANKMASK(TU16AHLT), 7, b
#define TU16AERS0                        BANKMASK(TU16AERS), 0, b
#define TU16AERS1                        BANKMASK(TU16AERS), 1, b
#define TU16AERS2                        BANKMASK(TU16AERS), 2, b
#define TU16AERS3                        BANKMASK(TU16AERS), 3, b
#define TU16AERS4                        BANKMASK(TU16AERS), 4, b
#define TU16AERS5                        BANKMASK(TU16AERS), 5, b
#define TU16AIE                          BANKMASK(PIE4), 2, a
#define TU16AIF                          BANKMASK(PIR4), 2, a
#define TU16AIP                          BANKMASK(IPR4), 2, a
#define TU16ALIMIT                       BANKMASK(TU16ACON1), 4, b
#define TU16AMD                          BANKMASK(PMD2), 0, b
#define TU16AOM                          BANKMASK(TU16ACON0), 5, b
#define TU16AON                          BANKMASK(TU16ACON0), 7, b
#define TU16AOPOL                        BANKMASK(TU16ACON0), 4, b
#define TU16APR0                         BANKMASK(TU16APRL), 0, b
#define TU16APR1                         BANKMASK(TU16APRL), 1, b
#define TU16APR10                        BANKMASK(TU16APRH), 2, b
#define TU16APR11                        BANKMASK(TU16APRH), 3, b
#define TU16APR12                        BANKMASK(TU16APRH), 4, b
#define TU16APR13                        BANKMASK(TU16APRH), 5, b
#define TU16APR14                        BANKMASK(TU16APRH), 6, b
#define TU16APR15                        BANKMASK(TU16APRH), 7, b
#define TU16APR2                         BANKMASK(TU16APRL), 2, b
#define TU16APR24                        BANKMASK(TU16APRT), 0, b
#define TU16APR25                        BANKMASK(TU16APRT), 1, b
#define TU16APR26                        BANKMASK(TU16APRT), 2, b
#define TU16APR27                        BANKMASK(TU16APRT), 3, b
#define TU16APR28                        BANKMASK(TU16APRT), 4, b
#define TU16APR29                        BANKMASK(TU16APRT), 5, b
#define TU16APR3                         BANKMASK(TU16APRL), 3, b
#define TU16APR30                        BANKMASK(TU16APRT), 6, b
#define TU16APR31                        BANKMASK(TU16APRT), 7, b
#define TU16APR4                         BANKMASK(TU16APRL), 4, b
#define TU16APR5                         BANKMASK(TU16APRL), 5, b
#define TU16APR6                         BANKMASK(TU16APRL), 6, b
#define TU16APR7                         BANKMASK(TU16APRL), 7, b
#define TU16APR8                         BANKMASK(TU16APRH), 0, b
#define TU16APR9                         BANKMASK(TU16APRH), 1, b
#define TU16APRH0                        BANKMASK(TU16APRH), 0, b
#define TU16APRH1                        BANKMASK(TU16APRH), 1, b
#define TU16APRH2                        BANKMASK(TU16APRH), 2, b
#define TU16APRH3                        BANKMASK(TU16APRH), 3, b
#define TU16APRH4                        BANKMASK(TU16APRH), 4, b
#define TU16APRH5                        BANKMASK(TU16APRH), 5, b
#define TU16APRH6                        BANKMASK(TU16APRH), 6, b
#define TU16APRH7                        BANKMASK(TU16APRH), 7, b
#define TU16APRIE                        BANKMASK(TU16ACON0), 2, b
#define TU16APRIF                        BANKMASK(TU16ACON1), 2, b
#define TU16APRL0                        BANKMASK(TU16APRL), 0, b
#define TU16APRL1                        BANKMASK(TU16APRL), 1, b
#define TU16APRL2                        BANKMASK(TU16APRL), 2, b
#define TU16APRL3                        BANKMASK(TU16APRL), 3, b
#define TU16APRL4                        BANKMASK(TU16APRL), 4, b
#define TU16APRL5                        BANKMASK(TU16APRL), 5, b
#define TU16APRL6                        BANKMASK(TU16APRL), 6, b
#define TU16APRL7                        BANKMASK(TU16APRL), 7, b
#define TU16APRT0                        BANKMASK(TU16APRT), 0, b
#define TU16APRT1                        BANKMASK(TU16APRT), 1, b
#define TU16APRT2                        BANKMASK(TU16APRT), 2, b
#define TU16APRT3                        BANKMASK(TU16APRT), 3, b
#define TU16APRT4                        BANKMASK(TU16APRT), 4, b
#define TU16APRT5                        BANKMASK(TU16APRT), 5, b
#define TU16APRT6                        BANKMASK(TU16APRT), 6, b
#define TU16APRT7                        BANKMASK(TU16APRT), 7, b
#define TU16APS0                         BANKMASK(TU16APS), 0, b
#define TU16APS1                         BANKMASK(TU16APS), 1, b
#define TU16APS2                         BANKMASK(TU16APS), 2, b
#define TU16APS3                         BANKMASK(TU16APS), 3, b
#define TU16APS4                         BANKMASK(TU16APS), 4, b
#define TU16APS5                         BANKMASK(TU16APS), 5, b
#define TU16APS6                         BANKMASK(TU16APS), 6, b
#define TU16APS7                         BANKMASK(TU16APS), 7, b
#define TU16ARDSEL                       BANKMASK(TU16ACON0), 3, b
#define TU16ARESET0                      BANKMASK(TU16AHLT), 2, b
#define TU16ARESET1                      BANKMASK(TU16AHLT), 3, b
#define TU16ARUN                         BANKMASK(TU16ACON1), 7, b
#define TU16ASTART0                      BANKMASK(TU16AHLT), 4, b
#define TU16ASTART1                      BANKMASK(TU16AHLT), 5, b
#define TU16ASTOP0                       BANKMASK(TU16AHLT), 0, b
#define TU16ASTOP1                       BANKMASK(TU16AHLT), 1, b
#define TU16ATMR0                        BANKMASK(TU16ATMRL), 0, b
#define TU16ATMR1                        BANKMASK(TU16ATMRL), 1, b
#define TU16ATMR10                       BANKMASK(TU16ATMRH), 2, b
#define TU16ATMR11                       BANKMASK(TU16ATMRH), 3, b
#define TU16ATMR12                       BANKMASK(TU16ATMRH), 4, b
#define TU16ATMR13                       BANKMASK(TU16ATMRH), 5, b
#define TU16ATMR14                       BANKMASK(TU16ATMRH), 6, b
#define TU16ATMR15                       BANKMASK(TU16ATMRH), 7, b
#define TU16ATMR2                        BANKMASK(TU16ATMRL), 2, b
#define TU16ATMR24                       BANKMASK(TU16ATMRT), 0, b
#define TU16ATMR25                       BANKMASK(TU16ATMRT), 1, b
#define TU16ATMR26                       BANKMASK(TU16ATMRT), 2, b
#define TU16ATMR27                       BANKMASK(TU16ATMRT), 3, b
#define TU16ATMR28                       BANKMASK(TU16ATMRT), 4, b
#define TU16ATMR29                       BANKMASK(TU16ATMRT), 5, b
#define TU16ATMR3                        BANKMASK(TU16ATMRL), 3, b
#define TU16ATMR30                       BANKMASK(TU16ATMRT), 6, b
#define TU16ATMR31                       BANKMASK(TU16ATMRT), 7, b
#define TU16ATMR4                        BANKMASK(TU16ATMRL), 4, b
#define TU16ATMR5                        BANKMASK(TU16ATMRL), 5, b
#define TU16ATMR6                        BANKMASK(TU16ATMRL), 6, b
#define TU16ATMR7                        BANKMASK(TU16ATMRL), 7, b
#define TU16ATMR8                        BANKMASK(TU16ATMRH), 0, b
#define TU16ATMR9                        BANKMASK(TU16ATMRH), 1, b
#define TU16ATMRH0                       BANKMASK(TU16ATMRH), 0, b
#define TU16ATMRH1                       BANKMASK(TU16ATMRH), 1, b
#define TU16ATMRH2                       BANKMASK(TU16ATMRH), 2, b
#define TU16ATMRH3                       BANKMASK(TU16ATMRH), 3, b
#define TU16ATMRH4                       BANKMASK(TU16ATMRH), 4, b
#define TU16ATMRH5                       BANKMASK(TU16ATMRH), 5, b
#define TU16ATMRH6                       BANKMASK(TU16ATMRH), 6, b
#define TU16ATMRH7                       BANKMASK(TU16ATMRH), 7, b
#define TU16ATMRL0                       BANKMASK(TU16ATMRL), 0, b
#define TU16ATMRL1                       BANKMASK(TU16ATMRL), 1, b
#define TU16ATMRL2                       BANKMASK(TU16ATMRL), 2, b
#define TU16ATMRL3                       BANKMASK(TU16ATMRL), 3, b
#define TU16ATMRL4                       BANKMASK(TU16ATMRL), 4, b
#define TU16ATMRL5                       BANKMASK(TU16ATMRL), 5, b
#define TU16ATMRL6                       BANKMASK(TU16ATMRL), 6, b
#define TU16ATMRL7                       BANKMASK(TU16ATMRL), 7, b
#define TU16ATMRT0                       BANKMASK(TU16ATMRT), 0, b
#define TU16ATMRT1                       BANKMASK(TU16ATMRT), 1, b
#define TU16ATMRT2                       BANKMASK(TU16ATMRT), 2, b
#define TU16ATMRT3                       BANKMASK(TU16ATMRT), 3, b
#define TU16ATMRT4                       BANKMASK(TU16ATMRT), 4, b
#define TU16ATMRT5                       BANKMASK(TU16ATMRT), 5, b
#define TU16ATMRT6                       BANKMASK(TU16ATMRT), 6, b
#define TU16ATMRT7                       BANKMASK(TU16ATMRT), 7, b
#define TU16AZIE                         BANKMASK(TU16ACON0), 1, b
#define TU16AZIF                         BANKMASK(TU16ACON1), 1, b
#define TU16BCAPT                        BANKMASK(TU16BCON1), 3, b
#define TU16BCIE                         BANKMASK(TU16BCON0), 0, b
#define TU16BCIF                         BANKMASK(TU16BCON1), 0, b
#define TU16BCLK0                        BANKMASK(TU16BCLK), 0, b
#define TU16BCLK1                        BANKMASK(TU16BCLK), 1, b
#define TU16BCLK2                        BANKMASK(TU16BCLK), 2, b
#define TU16BCLK3                        BANKMASK(TU16BCLK), 3, b
#define TU16BCLK4                        BANKMASK(TU16BCLK), 4, b
#define TU16BCLR                         BANKMASK(TU16BCON1), 5, b
#define TU16BCPOL                        BANKMASK(TU16BCON0), 6, b
#define TU16BCR0                         BANKMASK(TU16BCRL), 0, b
#define TU16BCR1                         BANKMASK(TU16BCRL), 1, b
#define TU16BCR10                        BANKMASK(TU16BCRH), 2, b
#define TU16BCR11                        BANKMASK(TU16BCRH), 3, b
#define TU16BCR12                        BANKMASK(TU16BCRH), 4, b
#define TU16BCR13                        BANKMASK(TU16BCRH), 5, b
#define TU16BCR14                        BANKMASK(TU16BCRH), 6, b
#define TU16BCR15                        BANKMASK(TU16BCRH), 7, b
#define TU16BCR2                         BANKMASK(TU16BCRL), 2, b
#define TU16BCR24                        BANKMASK(TU16BCRT), 0, b
#define TU16BCR25                        BANKMASK(TU16BCRT), 1, b
#define TU16BCR26                        BANKMASK(TU16BCRT), 2, b
#define TU16BCR27                        BANKMASK(TU16BCRT), 3, b
#define TU16BCR28                        BANKMASK(TU16BCRT), 4, b
#define TU16BCR29                        BANKMASK(TU16BCRT), 5, b
#define TU16BCR3                         BANKMASK(TU16BCRL), 3, b
#define TU16BCR30                        BANKMASK(TU16BCRT), 6, b
#define TU16BCR31                        BANKMASK(TU16BCRT), 7, b
#define TU16BCR4                         BANKMASK(TU16BCRL), 4, b
#define TU16BCR5                         BANKMASK(TU16BCRL), 5, b
#define TU16BCR6                         BANKMASK(TU16BCRL), 6, b
#define TU16BCR7                         BANKMASK(TU16BCRL), 7, b
#define TU16BCR8                         BANKMASK(TU16BCRH), 0, b
#define TU16BCR9                         BANKMASK(TU16BCRH), 1, b
#define TU16BCRH0                        BANKMASK(TU16BCRH), 0, b
#define TU16BCRH1                        BANKMASK(TU16BCRH), 1, b
#define TU16BCRH2                        BANKMASK(TU16BCRH), 2, b
#define TU16BCRH3                        BANKMASK(TU16BCRH), 3, b
#define TU16BCRH4                        BANKMASK(TU16BCRH), 4, b
#define TU16BCRH5                        BANKMASK(TU16BCRH), 5, b
#define TU16BCRH6                        BANKMASK(TU16BCRH), 6, b
#define TU16BCRH7                        BANKMASK(TU16BCRH), 7, b
#define TU16BCRL0                        BANKMASK(TU16BCRL), 0, b
#define TU16BCRL1                        BANKMASK(TU16BCRL), 1, b
#define TU16BCRL2                        BANKMASK(TU16BCRL), 2, b
#define TU16BCRL3                        BANKMASK(TU16BCRL), 3, b
#define TU16BCRL4                        BANKMASK(TU16BCRL), 4, b
#define TU16BCRL5                        BANKMASK(TU16BCRL), 5, b
#define TU16BCRL6                        BANKMASK(TU16BCRL), 6, b
#define TU16BCRL7                        BANKMASK(TU16BCRL), 7, b
#define TU16BCRT0                        BANKMASK(TU16BCRT), 0, b
#define TU16BCRT1                        BANKMASK(TU16BCRT), 1, b
#define TU16BCRT2                        BANKMASK(TU16BCRT), 2, b
#define TU16BCRT3                        BANKMASK(TU16BCRT), 3, b
#define TU16BCRT4                        BANKMASK(TU16BCRT), 4, b
#define TU16BCRT5                        BANKMASK(TU16BCRT), 5, b
#define TU16BCRT6                        BANKMASK(TU16BCRT), 6, b
#define TU16BCRT7                        BANKMASK(TU16BCRT), 7, b
#define TU16BCSYNC                       BANKMASK(TU16BHLT), 6, b
#define TU16BEPOL                        BANKMASK(TU16BHLT), 7, b
#define TU16BERS0                        BANKMASK(TU16BERS), 0, b
#define TU16BERS1                        BANKMASK(TU16BERS), 1, b
#define TU16BERS2                        BANKMASK(TU16BERS), 2, b
#define TU16BERS3                        BANKMASK(TU16BERS), 3, b
#define TU16BERS4                        BANKMASK(TU16BERS), 4, b
#define TU16BERS5                        BANKMASK(TU16BERS), 5, b
#define TU16BIE                          BANKMASK(PIE4), 3, a
#define TU16BIF                          BANKMASK(PIR4), 3, a
#define TU16BIP                          BANKMASK(IPR4), 3, a
#define TU16BLIMIT                       BANKMASK(TU16BCON1), 4, b
#define TU16BMD                          BANKMASK(PMD2), 1, b
#define TU16BOM                          BANKMASK(TU16BCON0), 5, b
#define TU16BON                          BANKMASK(TU16BCON0), 7, b
#define TU16BOPOL                        BANKMASK(TU16BCON0), 4, b
#define TU16BPR0                         BANKMASK(TU16BPRL), 0, b
#define TU16BPR1                         BANKMASK(TU16BPRL), 1, b
#define TU16BPR10                        BANKMASK(TU16BPRH), 2, b
#define TU16BPR11                        BANKMASK(TU16BPRH), 3, b
#define TU16BPR12                        BANKMASK(TU16BPRH), 4, b
#define TU16BPR13                        BANKMASK(TU16BPRH), 5, b
#define TU16BPR14                        BANKMASK(TU16BPRH), 6, b
#define TU16BPR15                        BANKMASK(TU16BPRH), 7, b
#define TU16BPR2                         BANKMASK(TU16BPRL), 2, b
#define TU16BPR24                        BANKMASK(TU16BPRT), 0, b
#define TU16BPR25                        BANKMASK(TU16BPRT), 1, b
#define TU16BPR26                        BANKMASK(TU16BPRT), 2, b
#define TU16BPR27                        BANKMASK(TU16BPRT), 3, b
#define TU16BPR28                        BANKMASK(TU16BPRT), 4, b
#define TU16BPR29                        BANKMASK(TU16BPRT), 5, b
#define TU16BPR3                         BANKMASK(TU16BPRL), 3, b
#define TU16BPR30                        BANKMASK(TU16BPRT), 6, b
#define TU16BPR31                        BANKMASK(TU16BPRT), 7, b
#define TU16BPR4                         BANKMASK(TU16BPRL), 4, b
#define TU16BPR5                         BANKMASK(TU16BPRL), 5, b
#define TU16BPR6                         BANKMASK(TU16BPRL), 6, b
#define TU16BPR7                         BANKMASK(TU16BPRL), 7, b
#define TU16BPR8                         BANKMASK(TU16BPRH), 0, b
#define TU16BPR9                         BANKMASK(TU16BPRH), 1, b
#define TU16BPRH0                        BANKMASK(TU16BPRH), 0, b
#define TU16BPRH1                        BANKMASK(TU16BPRH), 1, b
#define TU16BPRH2                        BANKMASK(TU16BPRH), 2, b
#define TU16BPRH3                        BANKMASK(TU16BPRH), 3, b
#define TU16BPRH4                        BANKMASK(TU16BPRH), 4, b
#define TU16BPRH5                        BANKMASK(TU16BPRH), 5, b
#define TU16BPRH6                        BANKMASK(TU16BPRH), 6, b
#define TU16BPRH7                        BANKMASK(TU16BPRH), 7, b
#define TU16BPRIE                        BANKMASK(TU16BCON0), 2, b
#define TU16BPRIF                        BANKMASK(TU16BCON1), 2, b
#define TU16BPRL0                        BANKMASK(TU16BPRL), 0, b
#define TU16BPRL1                        BANKMASK(TU16BPRL), 1, b
#define TU16BPRL2                        BANKMASK(TU16BPRL), 2, b
#define TU16BPRL3                        BANKMASK(TU16BPRL), 3, b
#define TU16BPRL4                        BANKMASK(TU16BPRL), 4, b
#define TU16BPRL5                        BANKMASK(TU16BPRL), 5, b
#define TU16BPRL6                        BANKMASK(TU16BPRL), 6, b
#define TU16BPRL7                        BANKMASK(TU16BPRL), 7, b
#define TU16BPRT0                        BANKMASK(TU16BPRT), 0, b
#define TU16BPRT1                        BANKMASK(TU16BPRT), 1, b
#define TU16BPRT2                        BANKMASK(TU16BPRT), 2, b
#define TU16BPRT3                        BANKMASK(TU16BPRT), 3, b
#define TU16BPRT4                        BANKMASK(TU16BPRT), 4, b
#define TU16BPRT5                        BANKMASK(TU16BPRT), 5, b
#define TU16BPRT6                        BANKMASK(TU16BPRT), 6, b
#define TU16BPRT7                        BANKMASK(TU16BPRT), 7, b
#define TU16BPS0                         BANKMASK(TU16BPS), 0, b
#define TU16BPS1                         BANKMASK(TU16BPS), 1, b
#define TU16BPS2                         BANKMASK(TU16BPS), 2, b
#define TU16BPS3                         BANKMASK(TU16BPS), 3, b
#define TU16BPS4                         BANKMASK(TU16BPS), 4, b
#define TU16BPS5                         BANKMASK(TU16BPS), 5, b
#define TU16BPS6                         BANKMASK(TU16BPS), 6, b
#define TU16BPS7                         BANKMASK(TU16BPS), 7, b
#define TU16BRDSEL                       BANKMASK(TU16BCON0), 3, b
#define TU16BRESET0                      BANKMASK(TU16BHLT), 2, b
#define TU16BRESET1                      BANKMASK(TU16BHLT), 3, b
#define TU16BRUN                         BANKMASK(TU16BCON1), 7, b
#define TU16BSTART0                      BANKMASK(TU16BHLT), 4, b
#define TU16BSTART1                      BANKMASK(TU16BHLT), 5, b
#define TU16BSTOP0                       BANKMASK(TU16BHLT), 0, b
#define TU16BSTOP1                       BANKMASK(TU16BHLT), 1, b
#define TU16BTMR0                        BANKMASK(TU16BTMRL), 0, b
#define TU16BTMR1                        BANKMASK(TU16BTMRL), 1, b
#define TU16BTMR10                       BANKMASK(TU16BTMRH), 2, b
#define TU16BTMR11                       BANKMASK(TU16BTMRH), 3, b
#define TU16BTMR12                       BANKMASK(TU16BTMRH), 4, b
#define TU16BTMR13                       BANKMASK(TU16BTMRH), 5, b
#define TU16BTMR14                       BANKMASK(TU16BTMRH), 6, b
#define TU16BTMR15                       BANKMASK(TU16BTMRH), 7, b
#define TU16BTMR2                        BANKMASK(TU16BTMRL), 2, b
#define TU16BTMR24                       BANKMASK(TU16BTMRT), 0, b
#define TU16BTMR25                       BANKMASK(TU16BTMRT), 1, b
#define TU16BTMR26                       BANKMASK(TU16BTMRT), 2, b
#define TU16BTMR27                       BANKMASK(TU16BTMRT), 3, b
#define TU16BTMR28                       BANKMASK(TU16BTMRT), 4, b
#define TU16BTMR29                       BANKMASK(TU16BTMRT), 5, b
#define TU16BTMR3                        BANKMASK(TU16BTMRL), 3, b
#define TU16BTMR30                       BANKMASK(TU16BTMRT), 6, b
#define TU16BTMR31                       BANKMASK(TU16BTMRT), 7, b
#define TU16BTMR4                        BANKMASK(TU16BTMRL), 4, b
#define TU16BTMR5                        BANKMASK(TU16BTMRL), 5, b
#define TU16BTMR6                        BANKMASK(TU16BTMRL), 6, b
#define TU16BTMR7                        BANKMASK(TU16BTMRL), 7, b
#define TU16BTMR8                        BANKMASK(TU16BTMRH), 0, b
#define TU16BTMR9                        BANKMASK(TU16BTMRH), 1, b
#define TU16BTMRH0                       BANKMASK(TU16BTMRH), 0, b
#define TU16BTMRH1                       BANKMASK(TU16BTMRH), 1, b
#define TU16BTMRH2                       BANKMASK(TU16BTMRH), 2, b
#define TU16BTMRH3                       BANKMASK(TU16BTMRH), 3, b
#define TU16BTMRH4                       BANKMASK(TU16BTMRH), 4, b
#define TU16BTMRH5                       BANKMASK(TU16BTMRH), 5, b
#define TU16BTMRH6                       BANKMASK(TU16BTMRH), 6, b
#define TU16BTMRH7                       BANKMASK(TU16BTMRH), 7, b
#define TU16BTMRL0                       BANKMASK(TU16BTMRL), 0, b
#define TU16BTMRL1                       BANKMASK(TU16BTMRL), 1, b
#define TU16BTMRL2                       BANKMASK(TU16BTMRL), 2, b
#define TU16BTMRL3                       BANKMASK(TU16BTMRL), 3, b
#define TU16BTMRL4                       BANKMASK(TU16BTMRL), 4, b
#define TU16BTMRL5                       BANKMASK(TU16BTMRL), 5, b
#define TU16BTMRL6                       BANKMASK(TU16BTMRL), 6, b
#define TU16BTMRL7                       BANKMASK(TU16BTMRL), 7, b
#define TU16BTMRT0                       BANKMASK(TU16BTMRT), 0, b
#define TU16BTMRT1                       BANKMASK(TU16BTMRT), 1, b
#define TU16BTMRT2                       BANKMASK(TU16BTMRT), 2, b
#define TU16BTMRT3                       BANKMASK(TU16BTMRT), 3, b
#define TU16BTMRT4                       BANKMASK(TU16BTMRT), 4, b
#define TU16BTMRT5                       BANKMASK(TU16BTMRT), 5, b
#define TU16BTMRT6                       BANKMASK(TU16BTMRT), 6, b
#define TU16BTMRT7                       BANKMASK(TU16BTMRT), 7, b
#define TU16BZIE                         BANKMASK(TU16BCON0), 1, b
#define TU16BZIF                         BANKMASK(TU16BCON1), 1, b
#define TUIN0PPS0                        BANKMASK(TUIN0PPS), 0, b
#define TUIN0PPS1                        BANKMASK(TUIN0PPS), 1, b
#define TUIN0PPS2                        BANKMASK(TUIN0PPS), 2, b
#define TUIN0PPS3                        BANKMASK(TUIN0PPS), 3, b
#define TUIN0PPS4                        BANKMASK(TUIN0PPS), 4, b
#define TUIN1PPS0                        BANKMASK(TUIN1PPS), 0, b
#define TUIN1PPS1                        BANKMASK(TUIN1PPS), 1, b
#define TUIN1PPS2                        BANKMASK(TUIN1PPS), 2, b
#define TUIN1PPS3                        BANKMASK(TUIN1PPS), 3, b
#define TUIN1PPS4                        BANKMASK(TUIN1PPS), 4, b
#define TUN0                             BANKMASK(OSCTUNE), 0, b
#define TUN1                             BANKMASK(OSCTUNE), 1, b
#define TUN2                             BANKMASK(OSCTUNE), 2, b
#define TUN3                             BANKMASK(OSCTUNE), 3, b
#define TUN4                             BANKMASK(OSCTUNE), 4, b
#define TUN5                             BANKMASK(OSCTUNE), 5, b
#define TWIDTH0                          BANKMASK(SPI1TWIDTH), 0, b
#define TWIDTH1                          BANKMASK(SPI1TWIDTH), 1, b
#define TWIDTH2                          BANKMASK(SPI1TWIDTH), 2, b
#define TXB0                             BANKMASK(SPI1TXB), 0, b
#define TXB1                             BANKMASK(SPI1TXB), 1, b
#define TXB2                             BANKMASK(SPI1TXB), 2, b
#define TXB3                             BANKMASK(SPI1TXB), 3, b
#define TXB4                             BANKMASK(SPI1TXB), 4, b
#define TXB5                             BANKMASK(SPI1TXB), 5, b
#define TXB6                             BANKMASK(SPI1TXB), 6, b
#define TXB7                             BANKMASK(SPI1TXB), 7, b
#define TXCIE                            BANKMASK(U1ERRIE), 0, b
#define TXCIF                            BANKMASK(U1ERRIR), 0, b
#define TXR                              BANKMASK(SPI1CON2), 1, b
#define TXU                              BANKMASK(I2C1CON1), 1, b
#define U1ABDEN                          BANKMASK(U1CON0), 6, b
#define U1ABDIE                          BANKMASK(U1UIR), 2, b
#define U1ABDIF                          BANKMASK(U1UIR), 6, b
#define U1ABDOVE                         BANKMASK(U1ERRIE), 5, b
#define U1ABDOVF                         BANKMASK(U1ERRIR), 5, b
#define U1BRGS                           BANKMASK(U1CON0), 7, b
#define U1BRKOVR                         BANKMASK(U1CON1), 1, b
#define U1C0EN                           BANKMASK(U1CON2), 3, b
#define U1CERIE                          BANKMASK(U1ERRIE), 4, b
#define U1CERIF                          BANKMASK(U1ERRIR), 4, b
#define U1CTSPPS0                        BANKMASK(U1CTSPPS), 0, b
#define U1CTSPPS1                        BANKMASK(U1CTSPPS), 1, b
#define U1CTSPPS2                        BANKMASK(U1CTSPPS), 2, b
#define U1CTSPPS3                        BANKMASK(U1CTSPPS), 3, b
#define U1CTSPPS4                        BANKMASK(U1CTSPPS), 4, b
#define U1EIE                            BANKMASK(PIE6), 3, a
#define U1EIF                            BANKMASK(PIR6), 3, a
#define U1EIP                            BANKMASK(IPR6), 3, a
#define U1FERIE                          BANKMASK(U1ERRIE), 3, b
#define U1FERIF                          BANKMASK(U1ERRIR), 3, b
#define U1FLO0                           BANKMASK(U1CON2), 0, b
#define U1FLO1                           BANKMASK(U1CON2), 1, b
#define U1IE                             BANKMASK(PIE6), 2, a
#define U1IF                             BANKMASK(PIR6), 2, a
#define U1IP                             BANKMASK(IPR6), 2, a
#define U1MD                             BANKMASK(PMD3), 3, b
#define U1MODE0                          BANKMASK(U1CON0), 0, b
#define U1MODE1                          BANKMASK(U1CON0), 1, b
#define U1MODE2                          BANKMASK(U1CON0), 2, b
#define U1MODE3                          BANKMASK(U1CON0), 3, b
#define U1ON                             BANKMASK(U1CON1), 7, b
#define U1PERIE                          BANKMASK(U1ERRIE), 6, b
#define U1PERIF                          BANKMASK(U1ERRIR), 6, b
#define U1RCIDL                          BANKMASK(U1FIFO), 3, b
#define U1RUNOVF                         BANKMASK(U1CON2), 7, b
#define U1RXBE                           BANKMASK(U1FIFO), 1, b
#define U1RXBF                           BANKMASK(U1FIFO), 0, b
#define U1RXBIMD                         BANKMASK(U1CON1), 3, b
#define U1RXBKIE                         BANKMASK(U1ERRIE), 2, b
#define U1RXBKIF                         BANKMASK(U1ERRIR), 2, b
#define U1RXEN                           BANKMASK(U1CON0), 4, b
#define U1RXFOIE                         BANKMASK(U1ERRIE), 1, b
#define U1RXFOIF                         BANKMASK(U1ERRIR), 1, b
#define U1RXIDL                          BANKMASK(U1FIFO), 3, b
#define U1RXIE                           BANKMASK(PIE6), 0, a
#define U1RXIF                           BANKMASK(PIR6), 0, a
#define U1RXIP                           BANKMASK(IPR6), 0, a
#define U1RXPOL                          BANKMASK(U1CON2), 6, b
#define U1RXPPS0                         BANKMASK(U1RXPPS), 0, b
#define U1RXPPS1                         BANKMASK(U1RXPPS), 1, b
#define U1RXPPS2                         BANKMASK(U1RXPPS), 2, b
#define U1RXPPS3                         BANKMASK(U1RXPPS), 3, b
#define U1RXPPS4                         BANKMASK(U1RXPPS), 4, b
#define U1SENDB                          BANKMASK(U1CON1), 0, b
#define U1STP0                           BANKMASK(U1CON2), 4, b
#define U1STP1                           BANKMASK(U1CON2), 5, b
#define U1STPMD                          BANKMASK(U1FIFO), 6, b
#define U1TXBE                           BANKMASK(U1FIFO), 5, b
#define U1TXBF                           BANKMASK(U1FIFO), 4, b
#define U1TXCIE                          BANKMASK(U1ERRIE), 0, b
#define U1TXCIF                          BANKMASK(U1ERRIR), 0, b
#define U1TXEN                           BANKMASK(U1CON0), 5, b
#define U1TXIE                           BANKMASK(PIE6), 1, a
#define U1TXIF                           BANKMASK(PIR6), 1, a
#define U1TXIP                           BANKMASK(IPR6), 1, a
#define U1TXMTIE                         BANKMASK(U1ERRIE), 7, b
#define U1TXMTIF                         BANKMASK(U1ERRIR), 7, b
#define U1TXPOL                          BANKMASK(U1CON2), 2, b
#define U1TXWRE                          BANKMASK(U1FIFO), 7, b
#define U1WUE                            BANKMASK(U1CON1), 4, b
#define U1WUIF                           BANKMASK(U1UIR), 7, b
#define U1XON                            BANKMASK(U1FIFO), 2, b
#define U2ABDEN                          BANKMASK(U2CON0), 6, b
#define U2ABDIE                          BANKMASK(U2UIR), 2, b
#define U2ABDIF                          BANKMASK(U2UIR), 6, b
#define U2ABDOVE                         BANKMASK(U2ERRIE), 5, b
#define U2ABDOVF                         BANKMASK(U2ERRIR), 5, b
#define U2BRGS                           BANKMASK(U2CON0), 7, b
#define U2BRKOVR                         BANKMASK(U2CON1), 1, b
#define U2CTSPPS0                        BANKMASK(U2CTSPPS), 0, b
#define U2CTSPPS1                        BANKMASK(U2CTSPPS), 1, b
#define U2CTSPPS2                        BANKMASK(U2CTSPPS), 2, b
#define U2CTSPPS3                        BANKMASK(U2CTSPPS), 3, b
#define U2CTSPPS4                        BANKMASK(U2CTSPPS), 4, b
#define U2EIE                            BANKMASK(PIE6), 7, a
#define U2EIF                            BANKMASK(PIR6), 7, a
#define U2EIP                            BANKMASK(IPR6), 7, a
#define U2FERIE                          BANKMASK(U2ERRIE), 3, b
#define U2FERIF                          BANKMASK(U2ERRIR), 3, b
#define U2FLO0                           BANKMASK(U2CON2), 0, b
#define U2FLO1                           BANKMASK(U2CON2), 1, b
#define U2IE                             BANKMASK(PIE6), 6, a
#define U2IF                             BANKMASK(PIR6), 6, a
#define U2IP                             BANKMASK(IPR6), 6, a
#define U2MD                             BANKMASK(PMD3), 4, b
#define U2MODE0                          BANKMASK(U2CON0), 0, b
#define U2MODE1                          BANKMASK(U2CON0), 1, b
#define U2MODE2                          BANKMASK(U2CON0), 2, b
#define U2ON                             BANKMASK(U2CON1), 7, b
#define U2PERIE                          BANKMASK(U2ERRIE), 6, b
#define U2PERIF                          BANKMASK(U2ERRIR), 6, b
#define U2RCIDL                          BANKMASK(U2FIFO), 3, b
#define U2RUNOVF                         BANKMASK(U2CON2), 7, b
#define U2RXBE                           BANKMASK(U2FIFO), 1, b
#define U2RXBF                           BANKMASK(U2FIFO), 0, b
#define U2RXBIMD                         BANKMASK(U2CON1), 3, b
#define U2RXBKIE                         BANKMASK(U2ERRIE), 2, b
#define U2RXBKIF                         BANKMASK(U2ERRIR), 2, b
#define U2RXEN                           BANKMASK(U2CON0), 4, b
#define U2RXFOIE                         BANKMASK(U2ERRIE), 1, b
#define U2RXFOIF                         BANKMASK(U2ERRIR), 1, b
#define U2RXIDL                          BANKMASK(U2FIFO), 3, b
#define U2RXIE                           BANKMASK(PIE6), 4, a
#define U2RXIF                           BANKMASK(PIR6), 4, a
#define U2RXIP                           BANKMASK(IPR6), 4, a
#define U2RXPOL                          BANKMASK(U2CON2), 6, b
#define U2RXPPS0                         BANKMASK(U2RXPPS), 0, b
#define U2RXPPS1                         BANKMASK(U2RXPPS), 1, b
#define U2RXPPS2                         BANKMASK(U2RXPPS), 2, b
#define U2RXPPS3                         BANKMASK(U2RXPPS), 3, b
#define U2RXPPS4                         BANKMASK(U2RXPPS), 4, b
#define U2SENDB                          BANKMASK(U2CON1), 0, b
#define U2STP0                           BANKMASK(U2CON2), 4, b
#define U2STP1                           BANKMASK(U2CON2), 5, b
#define U2STPMD                          BANKMASK(U2FIFO), 6, b
#define U2TXBE                           BANKMASK(U2FIFO), 5, b
#define U2TXBF                           BANKMASK(U2FIFO), 4, b
#define U2TXEN                           BANKMASK(U2CON0), 5, b
#define U2TXIE                           BANKMASK(PIE6), 5, a
#define U2TXIF                           BANKMASK(PIR6), 5, a
#define U2TXIP                           BANKMASK(IPR6), 5, a
#define U2TXMTIE                         BANKMASK(U2ERRIE), 7, b
#define U2TXMTIF                         BANKMASK(U2ERRIR), 7, b
#define U2TXPOL                          BANKMASK(U2CON2), 2, b
#define U2TXWRE                          BANKMASK(U2FIFO), 7, b
#define U2WUE                            BANKMASK(U2CON1), 4, b
#define U2WUIF                           BANKMASK(U2UIR), 7, b
#define U2XON                            BANKMASK(U2FIFO), 2, b
#define UD                               BANKMASK(ACTCON), 6, b
#define UTH0                             BANKMASK(ADUTHL), 0, b
#define UTH1                             BANKMASK(ADUTHL), 1, b
#define UTH10                            BANKMASK(ADUTHH), 2, b
#define UTH11                            BANKMASK(ADUTHH), 3, b
#define UTH12                            BANKMASK(ADUTHH), 4, b
#define UTH13                            BANKMASK(ADUTHH), 5, b
#define UTH14                            BANKMASK(ADUTHH), 6, b
#define UTH15                            BANKMASK(ADUTHH), 7, b
#define UTH2                             BANKMASK(ADUTHL), 2, b
#define UTH3                             BANKMASK(ADUTHL), 3, b
#define UTH4                             BANKMASK(ADUTHL), 4, b
#define UTH5                             BANKMASK(ADUTHL), 5, b
#define UTH6                             BANKMASK(ADUTHL), 6, b
#define UTH7                             BANKMASK(ADUTHL), 7, b
#define UTH8                             BANKMASK(ADUTHH), 0, b
#define UTH9                             BANKMASK(ADUTHH), 1, b
#define UTHR                             BANKMASK(ADSTAT), 6, b
#define VDDIO2IE                         BANKMASK(PIE3), 2, a
#define VDDIO2IF                         BANKMASK(PIR3), 2, a
#define VDDIO2IP                         BANKMASK(IPR3), 2, a
#define VDDIO2RDY                        BANKMASK(MVIOSTAT), 0, a
#define VDDIO3IE                         BANKMASK(PIE3), 3, a
#define VDDIO3IF                         BANKMASK(PIR3), 3, a
#define VDDIO3IP                         BANKMASK(IPR3), 3, a
#define VDDIO3RDY                        BANKMASK(MVIOSTAT), 1, a
#define VREGPM0                          BANKMASK(VREGCON), 0, b
#define VREGPM1                          BANKMASK(VREGCON), 1, b
#define WDTCS0                           BANKMASK(WDTCON1), 4, b
#define WDTCS1                           BANKMASK(WDTCON1), 5, b
#define WDTCS2                           BANKMASK(WDTCON1), 6, b
#define WDTPS0                           BANKMASK(WDTCON0), 1, b
#define WDTPS1                           BANKMASK(WDTCON0), 2, b
#define WDTPS2                           BANKMASK(WDTCON0), 3, b
#define WDTPS3                           BANKMASK(WDTCON0), 4, b
#define WDTPS4                           BANKMASK(WDTCON0), 5, b
#define WDTPSCNT16                       BANKMASK(WDTTMR), 0, b
#define WDTPSCNT17                       BANKMASK(WDTTMR), 1, b
#define WDTSEN                           BANKMASK(WDTCON0), 0, b
#define WDTSTATE                         BANKMASK(WDTTMR), 2, b
#define WDTTMR0                          BANKMASK(WDTTMR), 3, b
#define WDTTMR1                          BANKMASK(WDTTMR), 4, b
#define WDTTMR2                          BANKMASK(WDTTMR), 5, b
#define WDTTMR3                          BANKMASK(WDTTMR), 6, b
#define WDTTMR4                          BANKMASK(WDTTMR), 7, b
#define WDTWINDOW0                       BANKMASK(WDTCON1), 0, b
#define WDTWINDOW1                       BANKMASK(WDTCON1), 1, b
#define WDTWINDOW2                       BANKMASK(WDTCON1), 2, b
#define WDTWV                            BANKMASK(PCON0), 5, a
#define WINDOW0                          BANKMASK(WDTCON1), 0, b
#define WINDOW1                          BANKMASK(WDTCON1), 1, b
#define WINDOW2                          BANKMASK(WDTCON1), 2, b
#define WPUA0                            BANKMASK(WPUA), 0, b
#define WPUA1                            BANKMASK(WPUA), 1, b
#define WPUA2                            BANKMASK(WPUA), 2, b
#define WPUA3                            BANKMASK(WPUA), 3, b
#define WPUA4                            BANKMASK(WPUA), 4, b
#define WPUA5                            BANKMASK(WPUA), 5, b
#define WPUB5                            BANKMASK(WPUB), 5, b
#define WPUB6                            BANKMASK(WPUB), 6, b
#define WPUB7                            BANKMASK(WPUB), 7, b
#define WPUC0                            BANKMASK(WPUC), 0, b
#define WPUC1                            BANKMASK(WPUC), 1, b
#define WPUC3                            BANKMASK(WPUC), 3, b
#define WPUC4                            BANKMASK(WPUC), 4, b
#define WPUC5                            BANKMASK(WPUC), 5, b
#define WPUC6                            BANKMASK(WPUC), 6, b
#define WPUC7                            BANKMASK(WPUC), 7, b
#define WR1IE                            BANKMASK(I2C1PIE), 4, b
#define WR1IF                            BANKMASK(I2C1PIR), 4, b
#define WRERR                            BANKMASK(NVMCON1), 7, b
#define WRIE                             BANKMASK(I2C1PIE), 4, b
#define WRIF                             BANKMASK(I2C1PIR), 4, b
#define XIP                              BANKMASK(DMAnCON0), 0, b
#define XOR0                             BANKMASK(CRCXORL), 0, b
#define XOR1                             BANKMASK(CRCXORL), 1, b
#define XOR10                            BANKMASK(CRCXORH), 2, b
#define XOR11                            BANKMASK(CRCXORH), 3, b
#define XOR12                            BANKMASK(CRCXORH), 4, b
#define XOR13                            BANKMASK(CRCXORH), 5, b
#define XOR14                            BANKMASK(CRCXORH), 6, b
#define XOR15                            BANKMASK(CRCXORH), 7, b
#define XOR16                            BANKMASK(CRCXORU), 0, b
#define XOR17                            BANKMASK(CRCXORU), 1, b
#define XOR18                            BANKMASK(CRCXORU), 2, b
#define XOR19                            BANKMASK(CRCXORU), 3, b
#define XOR2                             BANKMASK(CRCXORL), 2, b
#define XOR20                            BANKMASK(CRCXORU), 4, b
#define XOR21                            BANKMASK(CRCXORU), 5, b
#define XOR22                            BANKMASK(CRCXORU), 6, b
#define XOR23                            BANKMASK(CRCXORU), 7, b
#define XOR24                            BANKMASK(CRCXORT), 0, b
#define XOR25                            BANKMASK(CRCXORT), 1, b
#define XOR26                            BANKMASK(CRCXORT), 2, b
#define XOR27                            BANKMASK(CRCXORT), 3, b
#define XOR28                            BANKMASK(CRCXORT), 4, b
#define XOR29                            BANKMASK(CRCXORT), 5, b
#define XOR3                             BANKMASK(CRCXORL), 3, b
#define XOR30                            BANKMASK(CRCXORT), 6, b
#define XOR31                            BANKMASK(CRCXORT), 7, b
#define XOR4                             BANKMASK(CRCXORL), 4, b
#define XOR5                             BANKMASK(CRCXORL), 5, b
#define XOR6                             BANKMASK(CRCXORL), 6, b
#define XOR7                             BANKMASK(CRCXORL), 7, b
#define XOR8                             BANKMASK(CRCXORH), 0, b
#define XOR9                             BANKMASK(CRCXORH), 1, b
#define nBOR                             BANKMASK(PCON0), 0, a
#define nDONE                            BANKMASK(NVMCON0), 0, b
#define nMEMV                            BANKMASK(PCON1), 1, a
#define nPOR                             BANKMASK(PCON0), 1, a
#define nPORVDDIO2                       BANKMASK(PCON1), 3, a
#define nPORVDDIO3                       BANKMASK(PCON1), 4, a
#define nRCM                             BANKMASK(PCON1), 0, a
#define nRI                              BANKMASK(PCON0), 2, a
#define nRMCLR                           BANKMASK(PCON0), 3, a
#define nRVREG                           BANKMASK(PCON1), 2, a
#define nRWDT                            BANKMASK(PCON0), 4, a
#define nSYNC                            BANKMASK(T1CON), 2, b
#define nT1SYNC                          BANKMASK(T1CON), 2, b
#define nWDTWV                           BANKMASK(PCON0), 5, a

/*
 * Device Psects
 */

#ifdef _XC_INC_

// Memory Spaces
#define SPACE_CODE   0
#define SPACE_DATA   1
#define SPACE_EEPROM 3

#if _COMMON_SIZE_
psect udata_acs,class=COMRAM,space=SPACE_DATA,noexec,lowdata
#endif
psect udata_bank5,class=BANK5,space=SPACE_DATA,noexec,lowdata
psect udata_bank6,class=BANK6,space=SPACE_DATA,noexec,lowdata
psect udata_bank7,class=BANK7,space=SPACE_DATA,noexec,lowdata
psect udata_bank8,class=BANK8,space=SPACE_DATA,noexec,lowdata
psect udata_bank9,class=BANK9,space=SPACE_DATA,noexec,lowdata
psect udata_bank10,class=BANK10,space=SPACE_DATA,noexec,lowdata
psect udata_bank11,class=BANK11,space=SPACE_DATA,noexec,lowdata
psect udata_bank12,class=BANK12,space=SPACE_DATA,noexec,lowdata
psect udata_bank13,class=BANK13,space=SPACE_DATA,noexec,lowdata
psect udata_bank14,class=BANK14,space=SPACE_DATA,noexec,lowdata
psect udata_bank15,class=BANK15,space=SPACE_DATA,noexec,lowdata
psect udata_bank16,class=BANK16,space=SPACE_DATA,noexec
psect udata_bank17,class=BANK17,space=SPACE_DATA,noexec
psect udata_bank18,class=BANK18,space=SPACE_DATA,noexec
psect udata_bank19,class=BANK19,space=SPACE_DATA,noexec
psect udata_bank20,class=BANK20,space=SPACE_DATA,noexec
psect udata,class=RAM,space=SPACE_DATA,noexec
psect code,class=CODE,space=SPACE_CODE,reloc=2
psect data,class=CONST,space=SPACE_CODE,reloc=2,noexec
psect edata,class=EEDATA,space=SPACE_EEPROM,delta=1,noexec

#endif // _XC_INC_

#endif // _PIC18F16Q20_INC_
