INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Blog/Project/zcu104_ps_pl/dut/dut.gen/sources_1/ip/BRAM_INIT/sim/BRAM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_INIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Blog/Project/zcu104_ps_pl/dut/dut.srcs/sources_1/new/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Blog/Project/zcu104_ps_pl/dut/dut.srcs/sim_1/new/tb_dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dut
