{
  "Top": "traffic_generate_and_execute",
  "RtlTop": "traffic_generate_and_execute",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "788",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "bollu",
    "Library": "kvstore",
    "Name": "traffic_generate_and_execute",
    "Version": "1.0",
    "DisplayName": "kvstore",
    "Description": "key value store",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/jenkins_hash.cpp",
      "..\/execute.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/execute.vhd",
      "impl\/vhdl\/traffic_generate_bkb.vhd",
      "impl\/vhdl\/traffic_generate_cud.vhd",
      "impl\/vhdl\/traffic_generate_and_execute.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/execute.v",
      "impl\/verilog\/traffic_generate_bkb.v",
      "impl\/verilog\/traffic_generate_bkb_rom.dat",
      "impl\/verilog\/traffic_generate_cud.v",
      "impl\/verilog\/traffic_generate_and_execute.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "rrps": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "rrps",
      "mem_width": "64",
      "mem_depth": "200",
      "mem_ports": "a b",
      "addr_width": "32",
      "we_width": "8",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "64"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "64"
        }
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "rrps_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "rrps_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "rrps_WEN_A": {
      "dir": "out",
      "width": "8"
    },
    "rrps_Din_A": {
      "dir": "out",
      "width": "64"
    },
    "rrps_Dout_A": {
      "dir": "in",
      "width": "64"
    },
    "rrps_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "rrps_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "rrps_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "rrps_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "rrps_WEN_B": {
      "dir": "out",
      "width": "8"
    },
    "rrps_Din_B": {
      "dir": "out",
      "width": "64"
    },
    "rrps_Dout_B": {
      "dir": "in",
      "width": "64"
    },
    "rrps_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "rrps_Rst_B": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "rrps": {
      "interfaceRef": "rrps",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "traffic_generate_and_execute",
      "Instances": [{
          "ModuleName": "execute",
          "InstanceName": "grp_execute_fu_156"
        }]
    },
    "Metrics": {
      "execute": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.73"
        },
        "Area": {
          "FF": "5",
          "LUT": "78",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "traffic_generate_and_execute": {
        "Latency": {
          "LatencyBest": "788",
          "LatencyAvg": "788",
          "LatencyWorst": "788",
          "PipelineII": "789",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.73"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "386",
            "PipelineII": "",
            "PipelineDepth": "129",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "128",
                "Latency": "127",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "100",
            "Latency": "400",
            "PipelineII": "",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "FF": "44",
          "LUT": "326",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-12-04 12:55:12 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
