$date
	Sun Oct 23 06:38:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#392510
b10001 &
b10001 %
1$
b10001 !
1"
#392511
0"
#392514
b110100 &
b110100 %
#392518
b11010 &
b11010 %
#392522
b1101 &
b1101 %
#392526
b101000 &
b101000 %
#392530
b10100 &
b10100 %
#392534
b1010 &
b1010 %
#392538
b101 &
b101 %
#392542
b10000 &
b10000 %
#392546
b1000 &
b1000 %
#392550
b100 &
b100 %
#392554
b10 &
b10 %
#392558
b1 &
1#
b1 %
#392562
b0 &
b0 %
0#
0$
#1342354
b11000 &
b11000 %
1$
b11000 !
1"
#1342355
0"
#1342358
b1100 &
b1100 %
#1342362
b110 &
b110 %
#1342366
b11 &
b11 %
#1342370
b1010 &
b1010 %
#1342374
b101 &
b101 %
#1342378
b10000 &
b10000 %
#1342382
b1000 &
b1000 %
#1342386
b100 &
b100 %
#1342390
b10 &
b10 %
#1342394
b1 &
b1 %
1#
#1342398
b0 &
0#
b0 %
0$
#2388265
b1100 !
1"
#2388266
b1100 &
b1100 %
1$
#2388267
0"
#2388270
b110 &
b110 %
#2388274
b11 &
b11 %
#2388278
b1010 &
b1010 %
#2388282
b101 &
b101 %
#2388286
b10000 &
b10000 %
#2388290
b1000 &
b1000 %
#2388294
b100 &
b100 %
#2388298
b10 &
b10 %
#2388302
b1 &
1#
b1 %
#2388306
b0 &
b0 %
0#
0$
#4500012
