Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Nov 29 18:47:50 2018
| Host         : eceimage.localdomain running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    10 |
| Minimum Number of register sites lost to control set restrictions |    33 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           11 |
| Yes          | No                    | No                     |              24 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | E/E[0]                     |                  |                1 |              4 |
|  den_BUFG      | single/array[0][3]_i_1_n_0 |                  |                2 |              4 |
|  den_BUFG      | single/array[1][3]_i_1_n_0 |                  |                2 |              4 |
|  den_BUFG      | single/array[2][3]_i_1_n_0 |                  |                1 |              4 |
|  den_BUFG      | single/array[3][3]_i_1_n_0 |                  |                1 |              4 |
|  den_BUFG      | single/led[3]_i_1_n_0      |                  |                2 |              4 |
|  clk_IBUF_BUFG |                            |                  |                3 |              5 |
|  R/run         |                            |                  |                6 |             15 |
|  R/C/CLK       |                            | den_BUFG         |                5 |             19 |
|  clk_IBUF_BUFG |                            | R/C/clkout       |                6 |             24 |
+----------------+----------------------------+------------------+------------------+----------------+


