// Seed: 3167445753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  inout wire id_1;
  wire [1 : -1] id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    output wand id_0,
    input wire id_1,
    input tri _id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5
);
  logic [id_2 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
