#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 22 22:30:44 2018
# Process ID: 19832
# Current directory: E:/Documents/xilinx/fpga_alarm_clock/alarm_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12540 E:\Documents\xilinx\fpga_alarm_clock\alarm_clock\alarm_clock.xpr
# Log file: E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/vivado.log
# Journal file: E:/Documents/xilinx/fpga_alarm_clock/alarm_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/tob_tb_behav.wcfg
source tob_tb.tcl
run 10 us
run all
run all
run all
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
current_wave_config {tob_tb_behav.wcfg}
add_wave {{/tob_tb/DUV/clk_5MHz}} 
restart
run 10 us
restart
relaunch_sim
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
restart
run 10 us
run all
synth_design -rtl -name rtl_1
relaunch_sim
run all
close [ open E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v w ]
add_files E:/Documents/xilinx/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v
update_compile_order -fileset sources_1
run all
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
run all
run all
restart
run all
relaunch_sim
run all
refresh_design
refresh_design
restart
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
