// Seed: 1560654559
`define pp_25 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output logic id_3
    , id_25,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input id_9,
    inout logic id_10,
    output id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input id_15,
    input id_16,
    output logic id_17,
    input id_18,
    input logic id_19,
    input id_20,
    input id_21,
    input logic id_22,
    input id_23,
    input id_24
);
  assign id_3 = id_19;
  assign id_8 = id_4;
endmodule
