Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 30 01:11:07 2024
| Host         : DESKTOP-9MNJBAS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       25          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (2)
6. checking no_output_delay (83)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (83)
--------------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.053        0.000                      0                  329        0.117        0.000                      0                  329        0.922        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1  {0.000 20.000}       40.000          25.000          
  clk_out1_clk_wiz_0                         {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0                         {0.000 20.000}       40.000          25.000          
  pixel_clk_5x                               {0.000 1.538}        3.077           325.000         
tf_pll_m0/inst/clk_in1                       {0.000 20.000}       40.000          25.000          
  clk_out1_tf_pll                            {0.000 10.000}       20.000          50.000          
  clkfbout_tf_pll                            {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1                                                                                                                                                   15.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                               9.053        0.000                      0                  120        0.172        0.000                      0                  120        6.167        0.000                       0                    83  
  clkfbout_clk_wiz_0                                                                                                                                                                          37.845        0.000                       0                     3  
  pixel_clk_5x                                                                                                                                                                                 0.922        0.000                       0                    10  
tf_pll_m0/inst/clk_in1                                                                                                                                                                        15.000        0.000                       0                     1  
  clk_out1_tf_pll                                 14.229        0.000                      0                  185        0.117        0.000                      0                  185        9.500        0.000                       0                   108  
  clkfbout_tf_pll                                                                                                                                                                             37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        9.781        0.000                      0                   24        0.440        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_tf_pll                         
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_tf_pll                         
(none)              pixel_clk_5x                            
(none)                                  clk_out1_tf_pll     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  To Clock:  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.228ns (31.595%)  route 2.659ns (68.405%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 10.604 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X62Y36         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.771 f  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[2]/Q
                         net (fo=8, routed)           0.902    -0.869    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg_n_0_[2]
    SLICE_X62Y37         LUT3 (Prop_lut3_I0_O)        0.324    -0.545 f  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_8/O
                         net (fo=1, routed)           0.586     0.041    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_8_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.332     0.373 f  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_6/O
                         net (fo=10, routed)          0.599     0.972    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_6_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I4_O)        0.153     1.125 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.571     1.697    hdmi_colorbar_top_m0/u_video_driver/cnt_v[3]_i_1_n_0
    SLICE_X62Y36         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.514    10.604    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X62Y36         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[3]/C
                         clock pessimism              0.539    11.143    
                         clock uncertainty           -0.128    11.015    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)       -0.265    10.750    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.123ns (29.097%)  route 2.736ns (70.903%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.730ns = ( 10.603 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.632    -2.191    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X60Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/Q
                         net (fo=6, routed)           0.980    -0.692    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.154    -0.538 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5/O
                         net (fo=3, routed)           1.000     0.462    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.327     0.789 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2/O
                         net (fo=11, routed)          0.756     1.545    hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2_n_0
    SLICE_X62Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.669 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[0]_i_1/O
                         net (fo=1, routed)           0.000     1.669    hdmi_colorbar_top_m0/u_video_driver/cnt_h[0]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.513    10.603    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[0]/C
                         clock pessimism              0.500    11.103    
                         clock uncertainty           -0.128    10.975    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.029    11.004    hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.349ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 1.123ns (29.182%)  route 2.725ns (70.818%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.730ns = ( 10.603 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.632    -2.191    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X60Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/Q
                         net (fo=6, routed)           0.980    -0.692    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.154    -0.538 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5/O
                         net (fo=3, routed)           1.000     0.462    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.327     0.789 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2/O
                         net (fo=11, routed)          0.745     1.533    hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2_n_0
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.657 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[2]_i_1/O
                         net (fo=1, routed)           0.000     1.657    hdmi_colorbar_top_m0/u_video_driver/cnt_h[2]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.513    10.603    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[2]/C
                         clock pessimism              0.500    11.103    
                         clock uncertainty           -0.128    10.975    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.031    11.006    hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -1.657    
  -------------------------------------------------------------------
                         slack                                  9.349    

Slack (MET) :             9.356ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.149ns (29.572%)  route 2.736ns (70.428%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.730ns = ( 10.603 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.632    -2.191    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X60Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/Q
                         net (fo=6, routed)           0.980    -0.692    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.154    -0.538 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5/O
                         net (fo=3, routed)           1.000     0.462    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.327     0.789 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2/O
                         net (fo=11, routed)          0.756     1.545    hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2_n_0
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.150     1.695 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[1]_i_1/O
                         net (fo=1, routed)           0.000     1.695    hdmi_colorbar_top_m0/u_video_driver/cnt_h[1]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.513    10.603    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[1]/C
                         clock pessimism              0.500    11.103    
                         clock uncertainty           -0.128    10.975    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.075    11.050    hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[1]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -1.695    
  -------------------------------------------------------------------
                         slack                                  9.356    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.149ns (29.657%)  route 2.725ns (70.343%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.730ns = ( 10.603 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.632    -2.191    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X60Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/Q
                         net (fo=6, routed)           0.980    -0.692    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.154    -0.538 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5/O
                         net (fo=3, routed)           1.000     0.462    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.327     0.789 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2/O
                         net (fo=11, routed)          0.745     1.533    hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2_n_0
    SLICE_X62Y34         LUT5 (Prop_lut5_I0_O)        0.150     1.683 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000     1.683    hdmi_colorbar_top_m0/u_video_driver/cnt_h[3]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.513    10.603    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[3]/C
                         clock pessimism              0.500    11.103    
                         clock uncertainty           -0.128    10.975    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.075    11.050    hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.518ns (17.963%)  route 2.366ns (82.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 10.624 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.366     0.694    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/AR[0]
    OLOGIC_X1Y42         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.534    10.624    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/CLK
    OLOGIC_X1Y42         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
                         clock pessimism              0.500    11.124    
                         clock uncertainty           -0.128    10.996    
    OLOGIC_X1Y42         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.147    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.482ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.999ns (28.699%)  route 2.482ns (71.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 10.605 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.632    -2.191    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X60Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/Q
                         net (fo=6, routed)           0.980    -0.692    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.154    -0.538 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5/O
                         net (fo=3, routed)           0.832     0.293    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.327     0.620 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.670     1.290    hdmi_colorbar_top_m0/u_video_driver/cnt_v
    SLICE_X63Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.515    10.605    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X63Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[0]/C
                         clock pessimism              0.500    11.105    
                         clock uncertainty           -0.128    10.977    
    SLICE_X63Y37         FDRE (Setup_fdre_C_CE)      -0.205    10.772    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  9.482    

Slack (MET) :             9.482ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.999ns (28.699%)  route 2.482ns (71.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 10.605 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.632    -2.191    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X60Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/Q
                         net (fo=6, routed)           0.980    -0.692    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.154    -0.538 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5/O
                         net (fo=3, routed)           0.832     0.293    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.327     0.620 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.670     1.290    hdmi_colorbar_top_m0/u_video_driver/cnt_v
    SLICE_X63Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.515    10.605    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X63Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[9]/C
                         clock pessimism              0.500    11.105    
                         clock uncertainty           -0.128    10.977    
    SLICE_X63Y37         FDRE (Setup_fdre_C_CE)      -0.205    10.772    hdmi_colorbar_top_m0/u_video_driver/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  9.482    

Slack (MET) :             9.485ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.064ns (29.152%)  route 2.586ns (70.848%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.729ns = ( 10.604 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.631    -2.192    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X62Y34         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.456    -1.736 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[2]/Q
                         net (fo=5, routed)           0.885    -0.851    hdmi_colorbar_top_m0/u_video_driver/cnt_h[2]
    SLICE_X62Y34         LUT3 (Prop_lut3_I2_O)        0.124    -0.727 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_3/O
                         net (fo=4, routed)           0.838     0.111    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I0_O)        0.152     0.263 r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos[8]_i_2/O
                         net (fo=2, routed)           0.522     0.786    hdmi_colorbar_top_m0/u_video_driver/pixel_xpos[8]_i_2_n_0
    SLICE_X63Y35         LUT3 (Prop_lut3_I1_O)        0.332     1.118 r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos[8]_i_1/O
                         net (fo=1, routed)           0.340     1.458    hdmi_colorbar_top_m0/u_video_driver/pixel_xpos[8]_i_1_n_0
    SLICE_X63Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.514    10.604    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X63Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[8]/C
                         clock pessimism              0.514    11.118    
                         clock uncertainty           -0.128    10.990    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)       -0.047    10.943    hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[8]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  9.485    

Slack (MET) :             9.490ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.123ns (30.151%)  route 2.602ns (69.849%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.730ns = ( 10.603 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.632    -2.191    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X60Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518    -1.673 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[7]/Q
                         net (fo=6, routed)           0.980    -0.692    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]
    SLICE_X63Y35         LUT2 (Prop_lut2_I1_O)        0.154    -0.538 r  hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5/O
                         net (fo=3, routed)           1.000     0.462    hdmi_colorbar_top_m0/u_video_driver/cnt_v[9]_i_5_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.327     0.789 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2/O
                         net (fo=11, routed)          0.621     1.410    hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_2_n_0
    SLICE_X61Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.534 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_1/O
                         net (fo=1, routed)           0.000     1.534    hdmi_colorbar_top_m0/u_video_driver/cnt_h[10]_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.513    10.603    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X61Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[10]/C
                         clock pessimism              0.517    11.120    
                         clock uncertainty           -0.128    10.992    
    SLICE_X61Y35         FDRE (Setup_fdre_C_D)        0.031    11.023    hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[10]
  -------------------------------------------------------------------
                         required time                         11.023    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                  9.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X64Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.604 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/din_q_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/din_q_reg_n_0_[0]
    SLICE_X64Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.861    -1.187    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X64Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]/C
                         clock pessimism              0.419    -0.768    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.060    -0.708    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.188ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X61Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/Q
                         net (fo=1, routed)           0.116    -0.511    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q
    SLICE_X60Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.860    -1.188    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X60Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
                         clock pessimism              0.433    -0.755    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.059    -0.696    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/data_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/video_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.959%)  route 0.125ns (47.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X63Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/data_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  hdmi_colorbar_top_m0/u_video_driver/data_req_reg/Q
                         net (fo=4, routed)           0.125    -0.502    hdmi_colorbar_top_m0/u_video_driver/data_req
    SLICE_X64Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.861    -1.187    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X64Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
                         clock pessimism              0.434    -0.753    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.053    -0.700    hdmi_colorbar_top_m0/u_video_driver/video_en_reg
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.594    -0.765    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X64Y40         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/Q
                         net (fo=8, routed)           0.095    -0.506    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg_n_0_[0]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.461 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.461    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[9]_i_1__0_n_0
    SLICE_X65Y40         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.865    -1.183    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X65Y40         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/C
                         clock pessimism              0.431    -0.752    
    SLICE_X65Y40         FDCE (Hold_fdce_C_D)         0.092    -0.660    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.672%)  route 0.095ns (31.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.594    -0.765    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X64Y40         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/Q
                         net (fo=9, routed)           0.095    -0.505    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg_n_0_[8]
    SLICE_X65Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.460 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.460    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[7]_i_1__0_n_0
    SLICE_X65Y40         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.865    -1.183    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X65Y40         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/C
                         clock pessimism              0.431    -0.752    
    SLICE_X65Y40         FDCE (Hold_fdce_C_D)         0.092    -0.660    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.447%)  route 0.096ns (31.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.594    -0.765    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X64Y40         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.601 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg[8]/Q
                         net (fo=9, routed)           0.096    -0.504    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/q_m_reg_reg_n_0_[8]
    SLICE_X65Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.459 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.459    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout[6]_i_1__0_n_0
    SLICE_X65Y40         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.865    -1.183    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X65Y40         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/C
                         clock pessimism              0.431    -0.752    
    SLICE_X65Y40         FDCE (Hold_fdce_C_D)         0.091    -0.661    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.183%)  route 0.134ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y35         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/de_reg_reg/Q
                         net (fo=25, routed)          0.134    -0.493    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/de_reg
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.448 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.448    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout[9]
    SLICE_X65Y37         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -1.186    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y37         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.434    -0.752    
    SLICE_X65Y37         FDCE (Hold_fdce_C_D)         0.092    -0.660    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.230ns (62.707%)  route 0.137ns (37.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_video_display/clk_out1
    SLICE_X63Y36         FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.640 r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[8]/Q
                         net (fo=1, routed)           0.137    -0.503    hdmi_colorbar_top_m0/u_video_driver/din_q_reg[0]_0
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.102    -0.401 r  hdmi_colorbar_top_m0/u_video_driver/din_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.401    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/din_q_reg[0]_0
    SLICE_X64Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -1.186    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X64Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
                         clock pessimism              0.434    -0.752    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.131    -0.621    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.592    -0.767    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X64Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.603 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/din_q_reg[0]/Q
                         net (fo=2, routed)           0.119    -0.484    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/din_q_reg_n_0_[0]
    SLICE_X64Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -1.186    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X64Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/C
                         clock pessimism              0.419    -0.767    
    SLICE_X64Y37         FDRE (Hold_fdre_C_D)         0.063    -0.704    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.592    -0.767    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X64Y37         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.603 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[8]/Q
                         net (fo=9, routed)           0.127    -0.475    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg[8]
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.430 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.430    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout[8]
    SLICE_X65Y37         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -1.186    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y37         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism              0.432    -0.754    
    SLICE_X65Y37         FDCE (Hold_fdce_C_D)         0.092    -0.662    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y36     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y40     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y39     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y42     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y41     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y34     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y33     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X61Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X61Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X61Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X61Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X65Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X65Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X61Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X61Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X61Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X61Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X65Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X65Y37     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_5x
  To Clock:  pixel_clk_5x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_5x
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y1    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y36     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y35     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y40     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y39     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y42     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y41     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y34     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y33     hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X1Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  tf_pll_m0/inst/clk_in1
  To Clock:  tf_pll_m0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tf_pll_m0/inst/clk_in1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { tf_pll_m0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tf_pll
  To Clock:  clk_out1_tf_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.182ns (21.880%)  route 4.220ns (78.120%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 17.135 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.621    -2.335    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y59         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDPE (Prop_fdpe_C_Q)         0.456    -1.879 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=34, routed)          1.530    -0.349    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]_0[2]
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.152    -0.197 f  sd_card_top_m0/sd_card_cmd_m0/cmd_r1[0]_i_3/O
                         net (fo=3, routed)           1.211     1.014    sd_card_top_m0/sd_card_sec_read_write_m0/cmd_req_reg_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.326     1.340 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.263     1.603    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_7_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.727 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.873     2.601    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.725 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.342     3.067    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    17.135    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.507    17.642    
                         clock uncertainty           -0.141    17.501    
    SLICE_X58Y55         FDCE (Setup_fdce_C_CE)      -0.205    17.296    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.296    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 14.229    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.182ns (21.880%)  route 4.220ns (78.120%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 17.135 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.621    -2.335    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y59         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDPE (Prop_fdpe_C_Q)         0.456    -1.879 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=34, routed)          1.530    -0.349    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]_0[2]
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.152    -0.197 f  sd_card_top_m0/sd_card_cmd_m0/cmd_r1[0]_i_3/O
                         net (fo=3, routed)           1.211     1.014    sd_card_top_m0/sd_card_sec_read_write_m0/cmd_req_reg_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.326     1.340 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.263     1.603    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_7_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.727 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.873     2.601    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.725 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.342     3.067    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    17.135    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.507    17.642    
                         clock uncertainty           -0.141    17.501    
    SLICE_X58Y55         FDCE (Setup_fdce_C_CE)      -0.205    17.296    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.296    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                 14.229    

Slack (MET) :             14.369ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.182ns (22.462%)  route 4.080ns (77.538%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 17.135 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.621    -2.335    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y59         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDPE (Prop_fdpe_C_Q)         0.456    -1.879 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=34, routed)          1.530    -0.349    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]_0[2]
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.152    -0.197 f  sd_card_top_m0/sd_card_cmd_m0/cmd_r1[0]_i_3/O
                         net (fo=3, routed)           1.211     1.014    sd_card_top_m0/sd_card_sec_read_write_m0/cmd_req_reg_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.326     1.340 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.263     1.603    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_7_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.727 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.873     2.601    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.725 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.202     2.927    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y56         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    17.135    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y56         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.507    17.642    
                         clock uncertainty           -0.141    17.501    
    SLICE_X58Y56         FDCE (Setup_fdce_C_CE)      -0.205    17.296    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.296    
                         arrival time                          -2.927    
  -------------------------------------------------------------------
                         slack                                 14.369    

Slack (MET) :             14.369ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.182ns (22.462%)  route 4.080ns (77.538%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 17.135 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.621    -2.335    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y59         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDPE (Prop_fdpe_C_Q)         0.456    -1.879 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=34, routed)          1.530    -0.349    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]_0[2]
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.152    -0.197 f  sd_card_top_m0/sd_card_cmd_m0/cmd_r1[0]_i_3/O
                         net (fo=3, routed)           1.211     1.014    sd_card_top_m0/sd_card_sec_read_write_m0/cmd_req_reg_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.326     1.340 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.263     1.603    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_7_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.727 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.873     2.601    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.725 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.202     2.927    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X58Y56         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.505    17.135    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y56         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.507    17.642    
                         clock uncertainty           -0.141    17.501    
    SLICE_X58Y56         FDCE (Setup_fdce_C_CE)      -0.205    17.296    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         17.296    
                         arrival time                          -2.927    
  -------------------------------------------------------------------
                         slack                                 14.369    

Slack (MET) :             14.479ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 1.740ns (33.782%)  route 3.411ns (66.218%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 17.134 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -2.334    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y57         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=13, routed)          1.473    -0.405    sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.124    -0.281 r  sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    -0.281    sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.269 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.269    sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.426 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           1.133     1.559    sd_card_top_m0/sd_card_cmd_m0/p_1_in
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.329     1.888 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_4__0/O
                         net (fo=1, routed)           0.310     2.198    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_4__0_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.322 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.495     2.817    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X59Y58         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.504    17.134    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y58         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.507    17.641    
                         clock uncertainty           -0.141    17.500    
    SLICE_X59Y58         FDPE (Setup_fdpe_C_CE)      -0.205    17.295    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         17.295    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                 14.479    

Slack (MET) :             14.570ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.740ns (34.398%)  route 3.318ns (65.602%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 17.133 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -2.334    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y57         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=13, routed)          1.473    -0.405    sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.124    -0.281 r  sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    -0.281    sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.269 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.269    sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.426 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           1.133     1.559    sd_card_top_m0/sd_card_cmd_m0/p_1_in
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.329     1.888 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_4__0/O
                         net (fo=1, routed)           0.310     2.198    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_4__0_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.322 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.403     2.724    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X61Y59         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503    17.133    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y59         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.507    17.640    
                         clock uncertainty           -0.141    17.499    
    SLICE_X61Y59         FDPE (Setup_fdpe_C_CE)      -0.205    17.294    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.294    
                         arrival time                          -2.724    
  -------------------------------------------------------------------
                         slack                                 14.570    

Slack (MET) :             14.646ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.740ns (34.669%)  route 3.279ns (65.331%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 17.134 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -2.334    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y57         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=13, routed)          1.473    -0.405    sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.124    -0.281 r  sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    -0.281    sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.269 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.269    sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.426 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           1.133     1.559    sd_card_top_m0/sd_card_cmd_m0/p_1_in
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.329     1.888 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_4__0/O
                         net (fo=1, routed)           0.310     2.198    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_4__0_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.322 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.363     2.685    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X60Y58         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.504    17.134    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X60Y58         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.507    17.641    
                         clock uncertainty           -0.141    17.500    
    SLICE_X60Y58         FDPE (Setup_fdpe_C_CE)      -0.169    17.331    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.331    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                 14.646    

Slack (MET) :             14.655ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.740ns (34.738%)  route 3.269ns (65.262%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 17.133 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -2.334    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y57         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=13, routed)          1.473    -0.405    sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.124    -0.281 r  sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    -0.281    sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.269 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.269    sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.426 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           1.133     1.559    sd_card_top_m0/sd_card_cmd_m0/p_1_in
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.329     1.888 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_4__0/O
                         net (fo=1, routed)           0.310     2.198    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_4__0_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.322 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.353     2.675    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X60Y60         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503    17.133    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X60Y60         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.507    17.640    
                         clock uncertainty           -0.141    17.499    
    SLICE_X60Y60         FDCE (Setup_fdce_C_CE)      -0.169    17.330    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.330    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 14.655    

Slack (MET) :             14.919ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.740ns (35.186%)  route 3.205ns (64.814%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 17.133 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -2.334    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y57         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=13, routed)          1.473    -0.405    sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.124    -0.281 r  sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    -0.281    sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.269 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.269    sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.426 f  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.649     1.075    sd_card_top_m0/sd_card_cmd_m0/p_1_in
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.329     1.404 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=16, routed)          1.083     2.487    sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.124     2.611 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.611    sd_card_top_m0/sd_card_cmd_m0/byte_cnt[4]_i_1_n_0
    SLICE_X59Y59         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503    17.133    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y59         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4]/C
                         clock pessimism              0.507    17.640    
                         clock uncertainty           -0.141    17.499    
    SLICE_X59Y59         FDCE (Setup_fdce_C_D)        0.031    17.530    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 14.919    

Slack (MET) :             14.933ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.770ns (35.577%)  route 3.205ns (64.423%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 17.133 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.334ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -2.334    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y57         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDCE (Prop_fdce_C_Q)         0.456    -1.878 r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=13, routed)          1.473    -0.405    sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[0]
    SLICE_X59Y61         LUT4 (Prop_lut4_I0_O)        0.124    -0.281 r  sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3/O
                         net (fo=1, routed)           0.000    -0.281    sd_card_top_m0/sd_card_cmd_m0/i__carry_i_3_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.269 r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.269    sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.426 f  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req0_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.649     1.075    sd_card_top_m0/sd_card_cmd_m0/p_1_in
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.329     1.404 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=16, routed)          1.083     2.487    sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.154     2.641 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.641    sd_card_top_m0/sd_card_cmd_m0/byte_cnt[5]_i_1_n_0
    SLICE_X59Y59         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    K4                   IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    21.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    13.958 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.539    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.630 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503    17.133    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y59         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
                         clock pessimism              0.507    17.640    
                         clock uncertainty           -0.141    17.499    
    SLICE_X59Y59         FDCE (Setup_fdce_C_D)        0.075    17.574    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.574    
                         arrival time                          -2.641    
  -------------------------------------------------------------------
                         slack                                 14.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.563    -0.841    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X57Y59         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.700 r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[1]/Q
                         net (fo=7, routed)           0.065    -0.635    sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg_n_0_[1]
    SLICE_X56Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.590 r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.590    sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[4]
    SLICE_X56Y59         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -1.268    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X56Y59         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[4]/C
                         clock pessimism              0.440    -0.828    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.121    -0.707    sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sd_card_top_m0/spi_master_m0/MOSI_shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590    -0.814    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[1]/Q
                         net (fo=1, routed)           0.097    -0.576    sd_card_top_m0/spi_master_m0/MOSI_shift[1]
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.531 r  sd_card_top_m0/spi_master_m0/MOSI_shift[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.531    sd_card_top_m0/spi_master_m0/p_1_in[2]
    SLICE_X62Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.239    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/C
                         clock pessimism              0.438    -0.801    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.091    -0.710    sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.378%)  route 0.099ns (34.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590    -0.814    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y56         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.099    -0.574    sd_card_top_m0/sd_card_sec_read_write_m0/state__0[1]
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.529 r  sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.529    sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div[5]_i_1_n_0
    SLICE_X59Y56         FDPE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.240    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y56         FDPE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[5]/C
                         clock pessimism              0.439    -0.801    
    SLICE_X59Y56         FDPE (Hold_fdpe_C_D)         0.092    -0.709    sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sd_card_top_m0/spi_master_m0/MOSI_shift_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/MOSI_shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.260%)  route 0.108ns (36.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590    -0.814    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.565    sd_card_top_m0/spi_master_m0/MOSI_shift[4]
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.520 r  sd_card_top_m0/spi_master_m0/MOSI_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.520    sd_card_top_m0/spi_master_m0/p_1_in[5]
    SLICE_X63Y56         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861    -1.238    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y56         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[5]/C
                         clock pessimism              0.441    -0.797    
    SLICE_X63Y56         FDCE (Hold_fdce_C_D)         0.091    -0.706    sd_card_top_m0/spi_master_m0/MOSI_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sd_card_top_m0/spi_master_m0/MOSI_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/MOSI_shift_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.591    -0.813    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y56         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.565    sd_card_top_m0/spi_master_m0/MOSI_shift[0]
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.520 r  sd_card_top_m0/spi_master_m0/MOSI_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.520    sd_card_top_m0/spi_master_m0/p_1_in[1]
    SLICE_X63Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.239    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[1]/C
                         clock pessimism              0.441    -0.798    
    SLICE_X63Y57         FDCE (Hold_fdce_C_D)         0.091    -0.707    sd_card_top_m0/spi_master_m0/MOSI_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590    -0.814    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.110    -0.563    sd_card_top_m0/sd_card_sec_read_write_m0/state__0[0]
    SLICE_X59Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.518 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_i_1/O
                         net (fo=1, routed)           0.000    -0.518    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_i_1_n_0
    SLICE_X59Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.240    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                         clock pessimism              0.439    -0.801    
    SLICE_X59Y55         FDCE (Hold_fdce_C_D)         0.091    -0.710    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.562    -0.842    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X56Y60         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDCE (Prop_fdce_C_Q)         0.148    -0.694 r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[8]/Q
                         net (fo=3, routed)           0.073    -0.621    sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg_n_0_[8]
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.098    -0.523 r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.523    sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[9]_i_2_n_0
    SLICE_X56Y60         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -1.269    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X56Y60         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]/C
                         clock pessimism              0.427    -0.842    
    SLICE_X56Y60         FDCE (Hold_fdce_C_D)         0.121    -0.721    sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.858%)  route 0.143ns (43.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.591    -0.813    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/Q
                         net (fo=7, routed)           0.143    -0.528    sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg_n_0_[0]
    SLICE_X62Y55         LUT3 (Prop_lut3_I2_O)        0.048    -0.480 r  sd_card_top_m0/spi_master_m0/clk_edge_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.480    sd_card_top_m0/spi_master_m0/clk_edge_cnt[1]
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861    -1.238    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[1]/C
                         clock pessimism              0.438    -0.800    
    SLICE_X62Y55         FDCE (Hold_fdce_C_D)         0.107    -0.693    sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.817%)  route 0.144ns (43.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.591    -0.813    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/Q
                         net (fo=7, routed)           0.144    -0.527    sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg_n_0_[0]
    SLICE_X62Y55         LUT5 (Prop_lut5_I3_O)        0.049    -0.478 r  sd_card_top_m0/spi_master_m0/clk_edge_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.478    sd_card_top_m0/spi_master_m0/clk_edge_cnt[3]
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861    -1.238    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[3]/C
                         clock pessimism              0.438    -0.800    
    SLICE_X62Y55         FDCE (Hold_fdce_C_D)         0.107    -0.693    sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.591    -0.813    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/Q
                         net (fo=7, routed)           0.144    -0.527    sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg_n_0_[0]
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.045    -0.482 r  sd_card_top_m0/spi_master_m0/clk_edge_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    sd_card_top_m0/spi_master_m0/clk_edge_cnt[2]
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861    -1.238    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[2]/C
                         clock pessimism              0.438    -0.800    
    SLICE_X62Y55         FDCE (Hold_fdce_C_D)         0.092    -0.708    sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tf_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   tf_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X62Y58     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X60Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X60Y60     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X61Y59     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X59Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y59     sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X60Y61     sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X60Y61     sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X62Y58     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X62Y58     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X60Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X60Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y60     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y60     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X61Y59     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X61Y59     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X59Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X59Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X62Y58     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X62Y58     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X60Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X60Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y60     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y60     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X61Y59     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X61Y59     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X59Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X59Y58     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tf_pll
  To Clock:  clkfbout_tf_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tf_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   tf_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.781ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.518ns (17.331%)  route 2.471ns (82.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.734ns = ( 10.599 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.471     0.799    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X65Y31         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.509    10.599    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X65Y31         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.514    11.113    
                         clock uncertainty           -0.128    10.985    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.405    10.580    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.867ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.518ns (17.331%)  route 2.471ns (82.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.734ns = ( 10.599 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.471     0.799    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X64Y31         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.509    10.599    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X64Y31         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.514    11.113    
                         clock uncertainty           -0.128    10.985    
    SLICE_X64Y31         FDCE (Recov_fdce_C_CLR)     -0.319    10.666    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  9.867    

Slack (MET) :             10.070ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.518ns (19.172%)  route 2.184ns (80.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.732ns = ( 10.601 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.184     0.512    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X65Y32         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.511    10.601    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X65Y32         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[6]/C
                         clock pessimism              0.514    11.115    
                         clock uncertainty           -0.128    10.987    
    SLICE_X65Y32         FDCE (Recov_fdce_C_CLR)     -0.405    10.582    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 10.070    

Slack (MET) :             10.070ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.518ns (19.172%)  route 2.184ns (80.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.732ns = ( 10.601 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.184     0.512    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X65Y32         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.511    10.601    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X65Y32         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[7]/C
                         clock pessimism              0.514    11.115    
                         clock uncertainty           -0.128    10.987    
    SLICE_X65Y32         FDCE (Recov_fdce_C_CLR)     -0.405    10.582    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 10.070    

Slack (MET) :             10.070ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.518ns (19.172%)  route 2.184ns (80.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.732ns = ( 10.601 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.184     0.512    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X65Y32         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.511    10.601    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X65Y32         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[9]/C
                         clock pessimism              0.514    11.115    
                         clock uncertainty           -0.128    10.987    
    SLICE_X65Y32         FDCE (Recov_fdce_C_CLR)     -0.405    10.582    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 10.070    

Slack (MET) :             10.114ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.518ns (19.172%)  route 2.184ns (80.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.732ns = ( 10.601 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.184     0.512    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X64Y32         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.511    10.601    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X64Y32         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[8]/C
                         clock pessimism              0.514    11.115    
                         clock uncertainty           -0.128    10.987    
    SLICE_X64Y32         FDCE (Recov_fdce_C_CLR)     -0.361    10.626    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         10.626    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 10.114    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.518ns (19.172%)  route 2.184ns (80.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.732ns = ( 10.601 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.184     0.512    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X64Y32         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.511    10.601    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X64Y32         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.514    11.115    
                         clock uncertainty           -0.128    10.987    
    SLICE_X64Y32         FDCE (Recov_fdce_C_CLR)     -0.319    10.668    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.518ns (19.172%)  route 2.184ns (80.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.732ns = ( 10.601 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          2.184     0.512    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X64Y32         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.511    10.601    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/CLK
    SLICE_X64Y32         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.514    11.115    
                         clock uncertainty           -0.128    10.987    
    SLICE_X64Y32         FDCE (Recov_fdce_C_CLR)     -0.319    10.668    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.518ns (31.286%)  route 1.138ns (68.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 10.607 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.138    -0.534    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X65Y40         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.517    10.607    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X65Y40         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/C
                         clock pessimism              0.514    11.121    
                         clock uncertainty           -0.128    10.993    
    SLICE_X65Y40         FDCE (Recov_fdce_C_CLR)     -0.405    10.588    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         10.588    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                 11.122    

Slack (MET) :             11.122ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.518ns (31.286%)  route 1.138ns (68.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 10.607 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.190ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.633    -2.190    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.518    -1.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          1.138    -0.534    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X65Y40         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    K4                   IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302    14.635    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.418 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.999    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.090 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.517    10.607    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X65Y40         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/C
                         clock pessimism              0.514    11.121    
                         clock uncertainty           -0.128    10.993    
    SLICE_X65Y40         FDCE (Recov_fdce_C_CLR)     -0.405    10.588    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         10.588    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                 11.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.064%)  route 0.200ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.200    -0.404    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X65Y37         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -1.186    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y37         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.434    -0.752    
    SLICE_X65Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.844    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.064%)  route 0.200ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.200    -0.404    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X65Y37         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -1.186    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y37         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.434    -0.752    
    SLICE_X65Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.844    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.064%)  route 0.200ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.200    -0.404    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X65Y37         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -1.186    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y37         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism              0.434    -0.752    
    SLICE_X65Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.844    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.064%)  route 0.200ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.200    -0.404    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X65Y37         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.862    -1.186    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y37         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.434    -0.752    
    SLICE_X65Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.844    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.648%)  route 0.371ns (69.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.371    -0.233    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X65Y36         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.861    -1.187    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y36         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/C
                         clock pessimism              0.432    -0.755    
    SLICE_X65Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.847    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.648%)  route 0.371ns (69.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.371    -0.233    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X65Y36         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.861    -1.187    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y36         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]/C
                         clock pessimism              0.432    -0.755    
    SLICE_X65Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.847    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.256%)  route 0.438ns (72.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.438    -0.166    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X64Y38         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.864    -1.184    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X64Y38         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.434    -0.750    
    SLICE_X64Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.817    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.256%)  route 0.438ns (72.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.438    -0.166    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X65Y38         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.864    -1.184    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/CLK
    SLICE_X65Y38         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.434    -0.750    
    SLICE_X65Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.842    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.164ns (24.571%)  route 0.503ns (75.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.503    -0.100    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X64Y39         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.864    -1.184    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X64Y39         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.434    -0.750    
    SLICE_X64Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.817    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.164ns (24.571%)  route 0.503ns (75.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.489     0.489    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.870 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.384    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.358 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.591    -0.768    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/CLK
    SLICE_X64Y36         FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDPE (Prop_fdpe_C_Q)         0.164    -0.604 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=32, routed)          0.503    -0.100    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X64Y39         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536     0.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.606 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.077    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.048 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.864    -1.184    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/CLK
    SLICE_X64Y39         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.434    -0.750    
    SLICE_X64Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.817    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.817    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.716    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.576ns  (logic 4.156ns (22.371%)  route 14.420ns (77.629%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt_reg[24]/Q
                         net (fo=42, routed)          8.321     8.839    exter_io2_OBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.124     8.963 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          6.099    15.062    exter_io2_OBUF[1]
    F16                  OBUF (Prop_obuf_I_O)         3.514    18.576 r  exter_io2_OBUF[25]_inst/O
                         net (fo=0)                   0.000    18.576    exter_io2[25]
    F16                                                               r  exter_io2[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.438ns  (logic 4.159ns (22.558%)  route 14.279ns (77.442%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt_reg[24]/Q
                         net (fo=42, routed)          8.321     8.839    exter_io2_OBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.124     8.963 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          5.958    14.921    exter_io2_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.517    18.438 r  exter_io2_OBUF[27]_inst/O
                         net (fo=0)                   0.000    18.438    exter_io2[27]
    E17                                                               r  exter_io2[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.246ns  (logic 4.170ns (22.857%)  route 14.076ns (77.143%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt_reg[24]/Q
                         net (fo=42, routed)          8.321     8.839    exter_io2_OBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.124     8.963 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          5.755    14.718    exter_io2_OBUF[1]
    D16                  OBUF (Prop_obuf_I_O)         3.528    18.246 r  exter_io2_OBUF[29]_inst/O
                         net (fo=0)                   0.000    18.246    exter_io2[29]
    D16                                                               r  exter_io2[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.236ns  (logic 4.014ns (22.013%)  route 14.222ns (77.987%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[24]/Q
                         net (fo=42, routed)         14.222    14.740    exter_io2_OBUF[0]
    F15                  OBUF (Prop_obuf_I_O)         3.496    18.236 r  exter_io2_OBUF[24]_inst/O
                         net (fo=0)                   0.000    18.236    exter_io2[24]
    F15                                                               r  exter_io2[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.781ns  (logic 4.038ns (22.709%)  route 13.744ns (77.291%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[24]/Q
                         net (fo=42, routed)         13.744    14.262    exter_io2_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.520    17.781 r  exter_io2_OBUF[26]_inst/O
                         net (fo=0)                   0.000    17.781    exter_io2[26]
    E16                                                               r  exter_io2[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.574ns  (logic 4.193ns (23.859%)  route 13.381ns (76.141%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt_reg[24]/Q
                         net (fo=42, routed)          8.321     8.839    exter_io2_OBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.124     8.963 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          5.060    14.023    exter_io2_OBUF[1]
    T18                  OBUF (Prop_obuf_I_O)         3.551    17.574 r  exter_io2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.574    exter_io2[1]
    T18                                                               r  exter_io2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.556ns  (logic 4.201ns (23.929%)  route 13.355ns (76.071%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt_reg[24]/Q
                         net (fo=42, routed)          8.321     8.839    exter_io2_OBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.124     8.963 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          5.035    13.997    exter_io2_OBUF[1]
    C18                  OBUF (Prop_obuf_I_O)         3.559    17.556 r  exter_io2_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.556    exter_io2[31]
    C18                                                               r  exter_io2[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.488ns  (logic 4.037ns (23.085%)  route 13.450ns (76.915%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cnt_reg[24]/Q
                         net (fo=42, routed)         13.450    13.968    exter_io2_OBUF[0]
    D15                  OBUF (Prop_obuf_I_O)         3.519    17.488 r  exter_io2_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.488    exter_io2[28]
    D15                                                               r  exter_io2[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.421ns  (logic 4.184ns (24.015%)  route 13.238ns (75.985%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt_reg[24]/Q
                         net (fo=42, routed)          8.321     8.839    exter_io2_OBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.124     8.963 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          4.917    13.880    exter_io2_OBUF[1]
    R14                  OBUF (Prop_obuf_I_O)         3.542    17.421 r  exter_io1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.421    exter_io1[1]
    R14                                                               r  exter_io1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.365ns  (logic 4.213ns (24.262%)  route 13.152ns (75.738%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cnt_reg[24]/Q
                         net (fo=42, routed)          8.321     8.839    exter_io2_OBUF[0]
    SLICE_X0Y53          LUT1 (Prop_lut1_I0_O)        0.124     8.963 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          4.831    13.794    exter_io2_OBUF[1]
    B20                  OBUF (Prop_obuf_I_O)         3.571    17.365 r  exter_io2_OBUF[33]_inst/O
                         net (fo=0)                   0.000    17.365    exter_io2[33]
    B20                                                               r  exter_io2[33] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[10]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[8]_i_1_n_5
    SLICE_X64Y47         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[14]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[12]_i_1_n_5
    SLICE_X64Y48         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[18]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[16]_i_1_n_5
    SLICE_X64Y49         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  cnt_reg[22]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[22]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[22]
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[20]_i_1_n_5
    SLICE_X64Y50         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[2]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[0]_i_1_n_5
    SLICE_X64Y45         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[6]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[4]_i_1_n_5
    SLICE_X64Y46         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[10]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[8]_i_1_n_4
    SLICE_X64Y47         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[14]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[12]_i_1_n_4
    SLICE_X64Y48         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[18]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[16]_i_1_n_4
    SLICE_X64Y49         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  cnt_reg[22]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[22]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[22]
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[20]_i_1_n_4
    SLICE_X64Y50         FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tf_pll
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.634ns  (logic 4.362ns (41.020%)  route 6.272ns (58.980%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.623    -2.333    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/Q
                         net (fo=3, routed)           2.818     0.941    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.152     1.093 r  sd_card_top_m0/sd_card_sec_read_write_m0/o_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.453     4.547    o_led_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         3.754     8.301 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.301    o_led[1]
    P15                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 4.120ns (39.447%)  route 6.324ns (60.553%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.623    -2.333    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.456    -1.877 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/Q
                         net (fo=3, routed)           2.818     0.941    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.124     1.065 r  sd_card_top_m0/sd_card_sec_read_write_m0/o_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.506     4.571    o_led_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         3.540     8.111 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.111    o_led[0]
    N14                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 4.138ns (57.353%)  route 3.077ns (42.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.624    -2.332    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y56         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.419    -1.913 r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.077     1.164    lopt
    W6                   OBUF (Prop_obuf_I_O)         3.719     4.883 r  sd_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.883    sd_mosi
    W6                                                                r  sd_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_dclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 3.989ns (65.825%)  route 2.071ns (34.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.624    -2.332    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/Q
                         net (fo=2, routed)           2.071     0.195    sd_dclk_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.533     3.727 r  sd_dclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.727    sd_dclk
    L5                                                                r  sd_dclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_ncs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.977ns (67.479%)  route 1.917ns (32.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.623    -2.333    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X62Y58         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDPE (Prop_fdpe_C_Q)         0.456    -1.877 r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/Q
                         net (fo=1, routed)           1.917     0.040    sd_ncs_OBUF
    L6                   OBUF (Prop_obuf_I_O)         3.521     3.561 r  sd_ncs_OBUF_inst/O
                         net (fo=0)                   0.000     3.561    sd_ncs
    L6                                                                r  sd_ncs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_ncs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.363ns (75.399%)  route 0.445ns (24.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590    -0.814    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X62Y58         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDPE (Prop_fdpe_C_Q)         0.141    -0.673 r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/Q
                         net (fo=1, routed)           0.445    -0.228    sd_ncs_OBUF
    L6                   OBUF (Prop_obuf_I_O)         1.222     0.994 r  sd_ncs_OBUF_inst/O
                         net (fo=0)                   0.000     0.994    sd_ncs
    L6                                                                r  sd_ncs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_dclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.374ns (73.531%)  route 0.495ns (26.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.591    -0.813    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/Q
                         net (fo=2, routed)           0.495    -0.177    sd_dclk_OBUF
    L5                   OBUF (Prop_obuf_I_O)         1.233     1.056 r  sd_dclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.056    sd_dclk
    L5                                                                r  sd_dclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.428ns (59.837%)  route 0.959ns (40.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.591    -0.813    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y56         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.128    -0.685 r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.959     0.274    lopt
    W6                   OBUF (Prop_obuf_I_O)         1.300     1.574 r  sd_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.574    sd_mosi
    W6                                                                r  sd_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.953ns  (logic 1.427ns (36.091%)  route 2.526ns (63.909%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590    -0.814    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/Q
                         net (fo=3, routed)           1.233     0.561    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.045     0.606 r  sd_card_top_m0/sd_card_sec_read_write_m0/o_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.293     1.898    o_led_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         1.241     3.139 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.139    o_led[0]
    N14                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.995ns  (logic 1.500ns (37.534%)  route 2.496ns (62.466%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590    -0.814    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y55         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/Q
                         net (fo=3, routed)           1.233     0.561    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.044     0.605 r  sd_card_top_m0/sd_card_sec_read_write_m0/o_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.262     1.867    o_led_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         1.315     3.181 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.181    o_led[1]
    P15                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    K4                   IBUF                         0.000    20.000 f  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.536    20.536    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    17.394 f  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    17.924    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.952 f  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    18.769    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.786    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tf_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tf_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tf_pll fall edge)
                                                     20.000    20.000 f  
    K4                   IBUF                         0.000    20.000 f  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480    20.480    tf_pll_m0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    17.342 f  tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    17.872    tf_pll_m0/inst/clkfbout_tf_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    17.901 f  tf_pll_m0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    18.713    tf_pll_m0/inst/clkfbout_buf_tf_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tf_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clkfbout_tf_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -2.926    tf_pll_m0/inst/clkfbout_buf_tf_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pixel_clk_5x
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.393ns  (logic 2.392ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.675    -2.149    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y36         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.677 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.676    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.920     0.244 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/OB
                         net (fo=0)                   0.000     0.244    o_hdmi_d_n[0]
    AB1                                                               r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.392ns  (logic 2.391ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.675    -2.149    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y36         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.677 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.676    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    AA1                  OBUFDS (Prop_obufds_I_O)     1.919     0.243 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/O
                         net (fo=0)                   0.000     0.243    o_hdmi_d_p[0]
    AA1                                                               r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.391ns  (logic 2.390ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.674    -2.150    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y34         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.678 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.677    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.918     0.242 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/OB
                         net (fo=0)                   0.000     0.242    o_hdmi_d_n[2]
    AB2                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.390ns  (logic 2.389ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.674    -2.150    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y34         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.678 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.677    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    AB3                  OBUFDS (Prop_obufds_I_O)     1.917     0.241 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/O
                         net (fo=0)                   0.000     0.241    o_hdmi_d_p[2]
    AB3                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.380ns  (logic 2.379ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.679    -2.145    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y42         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.673 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.672    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    W2                   OBUFDS (Prop_obufds_I_OB)    1.907     0.236 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/OB
                         net (fo=0)                   0.000     0.236    o_hdmi_d_n[1]
    Y2                                                                r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.381ns  (logic 2.380ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.678    -2.146    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y40         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.674 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.673    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    1.908     0.235 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/OB
                         net (fo=0)                   0.000     0.235    o_hdmi_clk_n
    Y1                                                                r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.379ns  (logic 2.378ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.679    -2.145    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y42         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.673 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.672    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    W2                   OBUFDS (Prop_obufds_I_O)     1.906     0.235 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/O
                         net (fo=0)                   0.000     0.235    o_hdmi_d_p[1]
    W2                                                                r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.380ns  (logic 2.379ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.380     1.380    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.581 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -3.919    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.823 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.678    -2.146    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y40         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.674 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.673    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    W1                   OBUFDS (Prop_obufds_I_O)     1.907     0.234 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/O
                         net (fo=0)                   0.000     0.234    o_hdmi_clk_p
    W1                                                                r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.238ns  (logic 2.237ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.534    -2.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y42         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.261 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.260    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    W2                   OBUFDS (Prop_obufds_I_O)     1.788    -0.472 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/O
                         net (fo=0)                   0.000    -0.472    o_hdmi_d_p[1]
    W2                                                                r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.238ns  (logic 2.237ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.534    -2.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y40         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.261 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.260    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    W1                   OBUFDS (Prop_obufds_I_O)     1.788    -0.471 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/O
                         net (fo=0)                   0.000    -0.471    o_hdmi_clk_p
    W1                                                                r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.239ns  (logic 2.238ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.534    -2.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y42         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.261 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.260    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    W2                   OBUFDS (Prop_obufds_I_OB)    1.789    -0.471 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/OB
                         net (fo=0)                   0.000    -0.471    o_hdmi_d_n[1]
    Y2                                                                r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.239ns  (logic 2.238ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.534    -2.710    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y40         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y40         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.261 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.260    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    1.789    -0.470 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/OB
                         net (fo=0)                   0.000    -0.470    o_hdmi_clk_n
    Y1                                                                r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.248ns  (logic 2.247ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.530    -2.714    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y34         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.265 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.264    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    AB3                  OBUFDS (Prop_obufds_I_O)     1.798    -0.465 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/O
                         net (fo=0)                   0.000    -0.465    o_hdmi_d_p[2]
    AB3                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.249ns  (logic 2.248ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.530    -2.714    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y34         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.265 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.264    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.799    -0.464 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/OB
                         net (fo=0)                   0.000    -0.464    o_hdmi_d_n[2]
    AB2                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.250ns  (logic 2.249ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.531    -2.713    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y36         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.264 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.263    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    AA1                  OBUFDS (Prop_obufds_I_O)     1.800    -0.463 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/O
                         net (fo=0)                   0.000    -0.463    o_hdmi_d_p[0]
    AA1                                                               r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.251ns  (logic 2.250ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.302     1.302    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -5.916 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -4.334    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.243 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.531    -2.713    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y36         OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.264 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.263    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.801    -0.462 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/OB
                         net (fo=0)                   0.000    -0.462    o_hdmi_d_n[0]
    AB1                                                               r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_tf_pll

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.601ns  (logic 1.608ns (18.694%)  route 6.993ns (81.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.785     8.601    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y61         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503    -2.867    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y61         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.601ns  (logic 1.608ns (18.694%)  route 6.993ns (81.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.785     8.601    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y61         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503    -2.867    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y61         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.601ns  (logic 1.608ns (18.694%)  route 6.993ns (81.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.785     8.601    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y61         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503    -2.867    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y61         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.601ns  (logic 1.608ns (18.694%)  route 6.993ns (81.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.785     8.601    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y61         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503    -2.867    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y61         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.460ns  (logic 1.608ns (19.005%)  route 6.852ns (80.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.644     8.460    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y62         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.502    -2.868    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y62         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[4]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.460ns  (logic 1.608ns (19.005%)  route 6.852ns (80.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.644     8.460    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y62         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.502    -2.868    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y62         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[5]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.460ns  (logic 1.608ns (19.005%)  route 6.852ns (80.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.644     8.460    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y62         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.502    -2.868    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y62         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.460ns  (logic 1.608ns (19.005%)  route 6.852ns (80.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.644     8.460    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y62         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.502    -2.868    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y62         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.457ns  (logic 1.608ns (19.011%)  route 6.850ns (80.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.642     8.457    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y64         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    -2.869    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y64         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[12]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.457ns  (logic 1.608ns (19.011%)  route 6.850ns (80.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           4.208     5.691    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.815 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         2.642     8.457    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X64Y64         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -6.042 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.461    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.370 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    -2.869    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y64         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_miso
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.286ns (23.894%)  route 0.912ns (76.106%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  sd_miso (IN)
                         net (fo=0)                   0.000     0.000    sd_miso
    V7                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  sd_miso_IBUF_inst/O
                         net (fo=1, routed)           0.912     1.153    sd_card_top_m0/spi_master_m0/sd_miso_IBUF
    SLICE_X64Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.198 r  sd_card_top_m0/spi_master_m0/MISO_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.198    sd_card_top_m0/spi_master_m0/MISO_shift[0]_i_1_n_0
    SLICE_X64Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861    -1.238    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/send_data_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.359ns  (logic 0.297ns (12.575%)  route 2.062ns (87.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.191     2.359    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X60Y56         FDPE                                         f  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.240    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X60Y56         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[0]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.359ns  (logic 0.297ns (12.575%)  route 2.062ns (87.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.191     2.359    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X60Y56         FDPE                                         f  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.240    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X60Y56         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/send_data_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.359ns  (logic 0.297ns (12.575%)  route 2.062ns (87.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.191     2.359    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X60Y56         FDPE                                         f  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.240    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X60Y56         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[6]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/send_data_reg[7]/PRE
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.359ns  (logic 0.297ns (12.575%)  route 2.062ns (87.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.191     2.359    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X60Y56         FDPE                                         f  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.240    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X60Y56         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[7]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.359ns  (logic 0.297ns (12.575%)  route 2.062ns (87.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.191     2.359    sd_card_top_m0/sd_card_sec_read_write_m0/AR[0]
    SLICE_X61Y56         FDCE                                         f  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.240    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X61Y56         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[4]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.359ns  (logic 0.297ns (12.575%)  route 2.062ns (87.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.191     2.359    sd_card_top_m0/sd_card_sec_read_write_m0/AR[0]
    SLICE_X61Y56         FDCE                                         f  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -1.240    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X61Y56         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.426ns  (logic 0.297ns (12.224%)  route 2.130ns (87.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.258     2.426    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X63Y55         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861    -1.238    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[0]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/DCLK_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.431ns  (logic 0.297ns (12.202%)  route 2.134ns (87.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.263     2.431    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X62Y55         FDCE                                         f  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861    -1.238    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.431ns  (logic 0.297ns (12.202%)  route 2.134ns (87.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.872     2.123    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X58Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3__0/O
                         net (fo=106, routed)         0.263     2.431    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X62Y55         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    K4                   IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.861    -1.238    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y55         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[1]/C





