[INF:CM0023] Creating log file ../../build/regression/Implicit/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<75> s<74> l<2:1> el<1:2>
n<> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<dff_from_nand> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:21>
n<> u<4> t<Port> p<5> l<2:22> el<2:22>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:21> el<2:23>
n<> u<6> t<Module_nonansi_header> p<72> c<2> s<20> l<2:1> el<2:24>
n<> u<7> t<NetType_Wire> p<14> s<8> l<3:1> el<3:5>
n<> u<8> t<Data_type_or_implicit> p<14> s<13> l<3:6> el<3:6>
n<Q> u<9> t<StringConst> p<10> l<3:6> el<3:7>
n<> u<10> t<Net_decl_assignment> p<13> c<9> s<12> l<3:6> el<3:7>
n<Q_BAR> u<11> t<StringConst> p<12> l<3:8> el<3:13>
n<> u<12> t<Net_decl_assignment> p<13> c<11> l<3:8> el<3:13>
n<> u<13> t<List_of_net_decl_assignments> p<14> c<10> l<3:6> el<3:13>
n<> u<14> t<Net_declaration> p<15> c<7> l<3:1> el<3:14>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<3:1> el<3:14>
n<> u<16> t<Module_or_generate_item_declaration> p<17> c<15> l<3:1> el<3:14>
n<> u<17> t<Module_common_item> p<18> c<16> l<3:1> el<3:14>
n<> u<18> t<Module_or_generate_item> p<19> c<17> l<3:1> el<3:14>
n<> u<19> t<Non_port_module_item> p<20> c<18> l<3:1> el<3:14>
n<> u<20> t<Module_item> p<72> c<19> s<35> l<3:1> el<3:14>
n<> u<21> t<IntVec_TypeReg> p<22> l<4:1> el<4:4>
n<> u<22> t<Data_type> p<28> c<21> s<27> l<4:1> el<4:4>
n<D> u<23> t<StringConst> p<24> l<4:6> el<4:7>
n<> u<24> t<Variable_decl_assignment> p<27> c<23> s<26> l<4:6> el<4:7>
n<CLK> u<25> t<StringConst> p<26> l<4:8> el<4:11>
n<> u<26> t<Variable_decl_assignment> p<27> c<25> l<4:8> el<4:11>
n<> u<27> t<List_of_variable_decl_assignments> p<28> c<24> l<4:6> el<4:11>
n<> u<28> t<Variable_declaration> p<29> c<22> l<4:1> el<4:12>
n<> u<29> t<Data_declaration> p<30> c<28> l<4:1> el<4:12>
n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<4:1> el<4:12>
n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<4:1> el<4:12>
n<> u<32> t<Module_common_item> p<33> c<31> l<4:1> el<4:12>
n<> u<33> t<Module_or_generate_item> p<34> c<32> l<4:1> el<4:12>
n<> u<34> t<Non_port_module_item> p<35> c<33> l<4:1> el<4:12>
n<> u<35> t<Module_item> p<72> c<34> s<56> l<4:1> el<4:12>
n<> u<36> t<NInpGate_Nand> p<53> s<52> l<6:1> el<6:5>
n<U1> u<37> t<StringConst> p<38> l<6:6> el<6:8>
n<> u<38> t<Name_of_instance> p<52> c<37> s<43> l<6:6> el<6:8>
n<X> u<39> t<StringConst> p<40> l<6:10> el<6:11>
n<> u<40> t<Ps_or_hierarchical_identifier> p<43> c<39> s<42> l<6:10> el<6:11>
n<> u<41> t<Constant_bit_select> p<42> l<6:11> el<6:11>
n<> u<42> t<Constant_select> p<43> c<41> l<6:11> el<6:11>
n<> u<43> t<Net_lvalue> p<52> c<40> s<47> l<6:10> el<6:11>
n<D> u<44> t<StringConst> p<45> l<6:12> el<6:13>
n<> u<45> t<Primary_literal> p<46> c<44> l<6:12> el<6:13>
n<> u<46> t<Primary> p<47> c<45> l<6:12> el<6:13>
n<> u<47> t<Expression> p<52> c<46> s<51> l<6:12> el<6:13>
n<CLK> u<48> t<StringConst> p<49> l<6:14> el<6:17>
n<> u<49> t<Primary_literal> p<50> c<48> l<6:14> el<6:17>
n<> u<50> t<Primary> p<51> c<49> l<6:14> el<6:17>
n<> u<51> t<Expression> p<52> c<50> l<6:14> el<6:17>
n<> u<52> t<N_input_gate_instance> p<53> c<38> l<6:6> el<6:18>
n<> u<53> t<Gate_instantiation> p<54> c<36> l<6:1> el<6:20>
n<> u<54> t<Module_or_generate_item> p<55> c<53> l<6:1> el<6:20>
n<> u<55> t<Non_port_module_item> p<56> c<54> l<6:1> el<6:20>
n<> u<56> t<Module_item> p<72> c<55> s<71> l<6:1> el<6:20>
n<> u<57> t<NOutGate_Not> p<68> s<67> l<7:1> el<7:4>
n<X_BAR> u<58> t<StringConst> p<59> l<7:6> el<7:11>
n<> u<59> t<Ps_or_hierarchical_identifier> p<62> c<58> s<61> l<7:6> el<7:11>
n<> u<60> t<Constant_bit_select> p<61> l<7:11> el<7:11>
n<> u<61> t<Constant_select> p<62> c<60> l<7:11> el<7:11>
n<> u<62> t<Net_lvalue> p<67> c<59> s<66> l<7:6> el<7:11>
n<X> u<63> t<StringConst> p<64> l<7:13> el<7:14>
n<> u<64> t<Primary_literal> p<65> c<63> l<7:13> el<7:14>
n<> u<65> t<Primary> p<66> c<64> l<7:13> el<7:14>
n<> u<66> t<Expression> p<67> c<65> l<7:13> el<7:14>
n<> u<67> t<N_output_gate_instance> p<68> c<62> l<7:5> el<7:15>
n<> u<68> t<Gate_instantiation> p<69> c<57> l<7:1> el<7:16>
n<> u<69> t<Module_or_generate_item> p<70> c<68> l<7:1> el<7:16>
n<> u<70> t<Non_port_module_item> p<71> c<69> l<7:1> el<7:16>
n<> u<71> t<Module_item> p<72> c<70> l<7:1> el<7:16>
n<> u<72> t<Module_declaration> p<73> c<6> l<2:1> el<8:10>
n<> u<73> t<Description> p<74> c<72> l<2:1> el<8:10>
n<> u<74> t<Source_text> p<75> c<73> l<2:1> el<8:10>
n<> u<75> t<Top_level_rule> c<1> l<2:1> el<10:1>
[WRN:PA0205] dut.sv:2:1: No timescale set for "dff_from_nand".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2:1: Compile module "work@dff_from_nand".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:2:1: Top level module "work@dff_from_nand".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Implicit/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Implicit/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Implicit/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dff_from_nand), id:18
|vpiElaborated:1
|vpiName:work@dff_from_nand
|uhdmallModules:
\_module: work@dff_from_nand (work@dff_from_nand), id:19 dut.sv:2:1: , endln:8:10, parent:work@dff_from_nand, parID:18
  |vpiFullName:work@dff_from_nand
  |vpiDefName:work@dff_from_nand
  |vpiNet:
  \_logic_net: (work@dff_from_nand.Q), id:20, line:3:6, endln:3:7, parent:work@dff_from_nand, parID:19
    |vpiName:Q
    |vpiFullName:work@dff_from_nand.Q
    |vpiNetType:1
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:19 dut.sv:2:1: , endln:8:10, parent:work@dff_from_nand, parID:18
  |vpiNet:
  \_logic_net: (work@dff_from_nand.Q_BAR), id:21, line:3:8, endln:3:13, parent:work@dff_from_nand, parID:19
    |vpiName:Q_BAR
    |vpiFullName:work@dff_from_nand.Q_BAR
    |vpiNetType:1
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:19 dut.sv:2:1: , endln:8:10, parent:work@dff_from_nand, parID:18
  |vpiNet:
  \_logic_net: (work@dff_from_nand.D), id:22, line:4:6, endln:4:7, parent:work@dff_from_nand, parID:19
    |vpiName:D
    |vpiFullName:work@dff_from_nand.D
    |vpiNetType:48
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:19 dut.sv:2:1: , endln:8:10, parent:work@dff_from_nand, parID:18
  |vpiNet:
  \_logic_net: (work@dff_from_nand.CLK), id:23, line:4:8, endln:4:11, parent:work@dff_from_nand, parID:19
    |vpiName:CLK
    |vpiFullName:work@dff_from_nand.CLK
    |vpiNetType:48
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:19 dut.sv:2:1: , endln:8:10, parent:work@dff_from_nand, parID:18
  |vpiParent:
  \_design: (work@dff_from_nand), id:18
|uhdmtopModules:
\_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
  |vpiName:work@dff_from_nand
  |vpiDefName:work@dff_from_nand
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dff_from_nand.Q), id:1, line:3:6, endln:3:7, parent:work@dff_from_nand, parID:24
    |vpiTypespec:
    \_logic_typespec: , id:0, line:3:1, endln:3:5
    |vpiName:Q
    |vpiFullName:work@dff_from_nand.Q
    |vpiNetType:1
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
  |vpiNet:
  \_logic_net: (work@dff_from_nand.Q_BAR), id:2, line:3:8, endln:3:13, parent:work@dff_from_nand, parID:24
    |vpiTypespec:
    \_logic_typespec: , id:0, line:3:1, endln:3:5
    |vpiName:Q_BAR
    |vpiFullName:work@dff_from_nand.Q_BAR
    |vpiNetType:1
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
  |vpiNet:
  \_logic_net: (work@dff_from_nand.D), id:4, line:4:6, endln:4:7, parent:work@dff_from_nand, parID:24
    |vpiTypespec:
    \_logic_typespec: , id:3, line:4:1, endln:4:4
    |vpiName:D
    |vpiFullName:work@dff_from_nand.D
    |vpiNetType:48
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
  |vpiNet:
  \_logic_net: (work@dff_from_nand.CLK), id:5, line:4:8, endln:4:11, parent:work@dff_from_nand, parID:24
    |vpiTypespec:
    \_logic_typespec: , id:3, line:4:1, endln:4:4
    |vpiName:CLK
    |vpiFullName:work@dff_from_nand.CLK
    |vpiNetType:48
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
  |vpiNet:
  \_logic_net: (work@dff_from_nand.X), id:8, line:6:10, endln:6:11, parent:work@dff_from_nand, parID:24
    |vpiName:X
    |vpiFullName:work@dff_from_nand.X
    |vpiNetType:1
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
  |vpiNet:
  \_logic_net: (work@dff_from_nand.X_BAR), id:15, line:7:6, endln:7:11, parent:work@dff_from_nand, parID:24
    |vpiName:X_BAR
    |vpiFullName:work@dff_from_nand.X_BAR
    |vpiNetType:1
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
  |vpiTopModule:1
  |vpiPrimitive:
  \_gate: work@nand (work@dff_from_nand.U1), id:25, line:6:1, endln:6:20, parent:work@dff_from_nand, parID:24
    |vpiDefName:work@nand
    |vpiName:U1
    |vpiFullName:work@dff_from_nand.U1
    |vpiPrimType:2
    |vpiPrimTerm:
    \_prim_term: , id:26, line:6:10, endln:6:11, parent:work@dff_from_nand.U1, parID:25
      |vpiParent:
      \_gate: work@nand (work@dff_from_nand.U1), id:25, line:6:1, endln:6:20, parent:work@dff_from_nand, parID:24
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@dff_from_nand.X), id:7, line:6:10, endln:6:11, parent:work@dff_from_nand.U1, parID:25
        |vpiParent:
        \_gate: work@nand (work@dff_from_nand.U1), id:25, line:6:1, endln:6:20, parent:work@dff_from_nand, parID:24
        |vpiName:X
        |vpiFullName:work@dff_from_nand.X
        |vpiActual:
        \_logic_net: (work@dff_from_nand.X), id:8, line:6:10, endln:6:11, parent:work@dff_from_nand, parID:24
    |vpiPrimTerm:
    \_prim_term: , id:27, line:6:12, endln:6:13, parent:work@dff_from_nand.U1, parID:25
      |vpiParent:
      \_gate: work@nand (work@dff_from_nand.U1), id:25, line:6:1, endln:6:20, parent:work@dff_from_nand, parID:24
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@dff_from_nand.D), id:10, line:6:12, endln:6:13, parent:work@dff_from_nand.U1, parID:25
        |vpiParent:
        \_gate: work@nand (work@dff_from_nand.U1), id:25, line:6:1, endln:6:20, parent:work@dff_from_nand, parID:24
        |vpiName:D
        |vpiFullName:work@dff_from_nand.D
        |vpiActual:
        \_logic_net: (work@dff_from_nand.D), id:4, line:4:6, endln:4:7, parent:work@dff_from_nand, parID:24
    |vpiPrimTerm:
    \_prim_term: , id:28, line:6:14, endln:6:17, parent:work@dff_from_nand.U1, parID:25
      |vpiParent:
      \_gate: work@nand (work@dff_from_nand.U1), id:25, line:6:1, endln:6:20, parent:work@dff_from_nand, parID:24
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@dff_from_nand.CLK), id:12, line:6:14, endln:6:17, parent:work@dff_from_nand.U1, parID:25
        |vpiParent:
        \_gate: work@nand (work@dff_from_nand.U1), id:25, line:6:1, endln:6:20, parent:work@dff_from_nand, parID:24
        |vpiName:CLK
        |vpiFullName:work@dff_from_nand.CLK
        |vpiActual:
        \_logic_net: (work@dff_from_nand.CLK), id:5, line:4:8, endln:4:11, parent:work@dff_from_nand, parID:24
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
  |vpiPrimitive:
  \_gate: work@not (work@dff_from_nand.), id:29, line:7:1, endln:7:16, parent:work@dff_from_nand, parID:24
    |vpiDefName:work@not
    |vpiFullName:work@dff_from_nand.
    |vpiPrimType:8
    |vpiPrimTerm:
    \_prim_term: , id:30, line:7:6, endln:7:11, parent:work@dff_from_nand., parID:29
      |vpiParent:
      \_gate: work@not (work@dff_from_nand.), id:29, line:7:1, endln:7:16, parent:work@dff_from_nand, parID:24
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@dff_from_nand.X_BAR), id:14, line:7:6, endln:7:11, parent:work@dff_from_nand., parID:29
        |vpiParent:
        \_gate: work@not (work@dff_from_nand.), id:29, line:7:1, endln:7:16, parent:work@dff_from_nand, parID:24
        |vpiName:X_BAR
        |vpiFullName:work@dff_from_nand.X_BAR
        |vpiActual:
        \_logic_net: (work@dff_from_nand.X_BAR), id:15, line:7:6, endln:7:11, parent:work@dff_from_nand, parID:24
    |vpiPrimTerm:
    \_prim_term: , id:31, line:7:13, endln:7:14, parent:work@dff_from_nand., parID:29
      |vpiParent:
      \_gate: work@not (work@dff_from_nand.), id:29, line:7:1, endln:7:16, parent:work@dff_from_nand, parID:24
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@dff_from_nand.X), id:17, line:7:13, endln:7:14, parent:work@dff_from_nand., parID:29
        |vpiParent:
        \_gate: work@not (work@dff_from_nand.), id:29, line:7:1, endln:7:16, parent:work@dff_from_nand, parID:24
        |vpiName:X
        |vpiFullName:work@dff_from_nand.X
        |vpiActual:
        \_logic_net: (work@dff_from_nand.X), id:8, line:6:10, endln:6:11, parent:work@dff_from_nand, parID:24
    |vpiParent:
    \_module: work@dff_from_nand (work@dff_from_nand), id:24 dut.sv:2:1: , endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Implicit/dut.sv | ${SURELOG_DIR}/build/regression/Implicit/roundtrip/dut_000.sv | 2 | 8 | 

