Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  6 21:27:04 2022
| Host         : YR-20220613JURZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LEDW_BEEP_timing_summary_routed.rpt -pb LEDW_BEEP_timing_summary_routed.pb -rpx LEDW_BEEP_timing_summary_routed.rpx -warn_on_violation
| Design       : LEDW_BEEP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.865        0.000                      0                  148        0.156        0.000                      0                  148        9.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.865        0.000                      0                  148        0.156        0.000                      0                  148        9.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.865ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.264ns (44.452%)  route 2.829ns (55.548%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  LED_time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    LED_time_count_reg[16]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  LED_time_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.159    LED_time_count_reg[20]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.493 r  LED_time_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.493    LED_time_count_reg[24]_i_1_n_6
    SLICE_X41Y75         FDCE                                         r  LED_time_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X41Y75         FDCE                                         r  LED_time_count_reg[25]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)        0.062    25.359    LED_time_count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                 14.865    

Slack (MET) :             14.976ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.153ns (43.214%)  route 2.829ns (56.786%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  LED_time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    LED_time_count_reg[16]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  LED_time_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.159    LED_time_count_reg[20]_i_1_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.382 r  LED_time_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.382    LED_time_count_reg[24]_i_1_n_7
    SLICE_X41Y75         FDCE                                         r  LED_time_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X41Y75         FDCE                                         r  LED_time_count_reg[24]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X41Y75         FDCE (Setup_fdce_C_D)        0.062    25.359    LED_time_count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                 14.976    

Slack (MET) :             15.026ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 2.150ns (43.258%)  route 2.820ns (56.742%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  LED_time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    LED_time_count_reg[16]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.370 r  LED_time_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.370    LED_time_count_reg[20]_i_1_n_6
    SLICE_X41Y74         FDCE                                         r  LED_time_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X41Y74         FDCE                                         r  LED_time_count_reg[21]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X41Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    LED_time_count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 15.026    

Slack (MET) :             15.047ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 2.129ns (43.017%)  route 2.820ns (56.983%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  LED_time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    LED_time_count_reg[16]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.349 r  LED_time_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.349    LED_time_count_reg[20]_i_1_n_4
    SLICE_X41Y74         FDCE                                         r  LED_time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X41Y74         FDCE                                         r  LED_time_count_reg[23]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X41Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    LED_time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 15.047    

Slack (MET) :             15.121ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 2.055ns (42.152%)  route 2.820ns (57.848%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  LED_time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    LED_time_count_reg[16]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.275 r  LED_time_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.275    LED_time_count_reg[20]_i_1_n_5
    SLICE_X41Y74         FDCE                                         r  LED_time_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X41Y74         FDCE                                         r  LED_time_count_reg[22]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X41Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    LED_time_count_reg[22]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 15.121    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.039ns (41.962%)  route 2.820ns (58.038%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.036 r  LED_time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.036    LED_time_count_reg[16]_i_1_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.259 r  LED_time_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.259    LED_time_count_reg[20]_i_1_n_7
    SLICE_X41Y74         FDCE                                         r  LED_time_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X41Y74         FDCE                                         r  LED_time_count_reg[20]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X41Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    LED_time_count_reg[20]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.142ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 2.036ns (41.926%)  route 2.820ns (58.074%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.256 r  LED_time_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.256    LED_time_count_reg[16]_i_1_n_6
    SLICE_X41Y73         FDCE                                         r  LED_time_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551    24.943    clk_IBUF_BUFG
    SLICE_X41Y73         FDCE                                         r  LED_time_count_reg[17]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    LED_time_count_reg[17]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                 15.142    

Slack (MET) :             15.163ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.015ns (41.674%)  route 2.820ns (58.326%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.235 r  LED_time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.235    LED_time_count_reg[16]_i_1_n_4
    SLICE_X41Y73         FDCE                                         r  LED_time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551    24.943    clk_IBUF_BUFG
    SLICE_X41Y73         FDCE                                         r  LED_time_count_reg[19]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    LED_time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 15.163    

Slack (MET) :             15.237ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.941ns (40.767%)  route 2.820ns (59.233%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.161 r  LED_time_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.161    LED_time_count_reg[16]_i_1_n_5
    SLICE_X41Y73         FDCE                                         r  LED_time_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551    24.943    clk_IBUF_BUFG
    SLICE_X41Y73         FDCE                                         r  LED_time_count_reg[18]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    LED_time_count_reg[18]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 15.237    

Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 LED_time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_time_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.925ns (40.567%)  route 2.820ns (59.432%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X41Y69         FDCE                                         r  LED_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  LED_time_count_reg[3]/Q
                         net (fo=2, routed)           0.678     6.534    LED_time_count_reg[3]
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.658 r  led_state[1]_i_5/O
                         net (fo=2, routed)           0.949     7.607    led_state[1]_i_5_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.731 f  LED_time_count[0]_i_7/O
                         net (fo=25, routed)          1.193     8.924    LED_time_count[0]_i_7_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I4_O)        0.124     9.048 r  LED_time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.048    LED_time_count[0]_i_6_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.580 r  LED_time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    LED_time_count_reg[0]_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  LED_time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.694    LED_time_count_reg[4]_i_1_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  LED_time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    LED_time_count_reg[8]_i_1_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.922 r  LED_time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.922    LED_time_count_reg[12]_i_1_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.145 r  LED_time_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.145    LED_time_count_reg[16]_i_1_n_7
    SLICE_X41Y73         FDCE                                         r  LED_time_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.551    24.943    clk_IBUF_BUFG
    SLICE_X41Y73         FDCE                                         r  LED_time_count_reg[16]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X41Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    LED_time_count_reg[16]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 15.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 voice_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            beep_pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.439%)  route 0.103ns (35.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  voice_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  voice_mode_reg[0]/Q
                         net (fo=17, routed)          0.103     1.745    voice_mode_reg_n_0_[0]
    SLICE_X42Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  beep_pwm[3]_i_1/O
                         net (fo=1, routed)           0.000     1.790    beep_pwm[3]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  beep_pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     2.019    clk_IBUF_BUFG
    SLICE_X42Y92         FDRE                                         r  beep_pwm_reg[3]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.120     1.635    beep_pwm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 beep_time_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            beep_time_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  beep_time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  beep_time_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.750    beep_time_count_reg_n_0_[3]
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  beep_time_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.858    beep_time_count_reg[0]_i_2_n_4
    SLICE_X41Y88         FDRE                                         r  beep_time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     2.018    clk_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  beep_time_count_reg[3]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.105     1.606    beep_time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 beep_time_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            beep_time_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  beep_time_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  beep_time_count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.747    beep_time_count_reg_n_0_[4]
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  beep_time_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    beep_time_count_reg[4]_i_1_n_7
    SLICE_X41Y89         FDRE                                         r  beep_time_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     2.018    clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  beep_time_count_reg[4]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.105     1.606    beep_time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 beep_time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            beep_time_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  beep_time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  beep_time_count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.751    beep_time_count_reg_n_0_[2]
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  beep_time_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.862    beep_time_count_reg[0]_i_2_n_5
    SLICE_X41Y88         FDRE                                         r  beep_time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     2.018    clk_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  beep_time_count_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.105     1.606    beep_time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 voice_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            voice_mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.948%)  route 0.165ns (47.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  voice_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  voice_mode_reg[1]/Q
                         net (fo=16, routed)          0.165     1.808    voice_mode_reg_n_0_[1]
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  voice_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    voice_mode[2]_i_1_n_0
    SLICE_X43Y92         FDRE                                         r  voice_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     2.019    clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  voice_mode_reg[2]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.092     1.594    voice_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 voice_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            voice_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.797%)  route 0.166ns (47.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  voice_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  voice_mode_reg[1]/Q
                         net (fo=16, routed)          0.166     1.809    voice_mode_reg_n_0_[1]
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  voice_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    voice_mode[1]_i_1_n_0
    SLICE_X43Y92         FDRE                                         r  voice_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     2.019    clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  voice_mode_reg[1]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.091     1.593    voice_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 beep_time_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            beep_time_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  beep_time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  beep_time_count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.762    beep_time_count_reg[19]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  beep_time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    beep_time_count_reg[16]_i_1_n_4
    SLICE_X41Y92         FDRE                                         r  beep_time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     2.019    clk_IBUF_BUFG
    SLICE_X41Y92         FDRE                                         r  beep_time_count_reg[19]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.105     1.607    beep_time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 beep_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            beep_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  beep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  beep_reg/Q
                         net (fo=2, routed)           0.168     1.812    beep_OBUF
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  beep_i_1/O
                         net (fo=1, routed)           0.000     1.857    beep_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  beep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.860     2.020    clk_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  beep_reg/C
                         clock pessimism             -0.517     1.503    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.091     1.594    beep_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 beep_time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            beep_time_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  beep_time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  beep_time_count_reg[11]/Q
                         net (fo=3, routed)           0.120     1.763    beep_time_count_reg[11]
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  beep_time_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    beep_time_count_reg[8]_i_1_n_4
    SLICE_X41Y90         FDRE                                         r  beep_time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.859     2.019    clk_IBUF_BUFG
    SLICE_X41Y90         FDRE                                         r  beep_time_count_reg[11]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.105     1.607    beep_time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 beep_time_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            beep_time_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  beep_time_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  beep_time_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.762    beep_time_count_reg[7]
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  beep_time_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    beep_time_count_reg[4]_i_1_n_4
    SLICE_X41Y89         FDRE                                         r  beep_time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.858     2.018    clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  beep_time_count_reg[7]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.105     1.606    beep_time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y69   LED_time_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y71   LED_time_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y71   LED_time_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y72   LED_time_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y72   LED_time_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y72   LED_time_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y72   LED_time_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y73   LED_time_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y73   LED_time_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y72   LED_time_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y72   LED_time_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y72   LED_time_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y72   LED_time_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73   LED_time_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73   LED_time_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73   LED_time_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y73   LED_time_count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y74   LED_time_count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y74   LED_time_count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y69   LED_time_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y71   LED_time_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y71   LED_time_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y69   LED_time_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y74   LED_time_count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y74   LED_time_count_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y74   LED_time_count_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y74   LED_time_count_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y75   LED_time_count_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y75   LED_time_count_reg[25]/C



