ARM GAS  /tmp/cczODICY.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cczODICY.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/cczODICY.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 77 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu softvfp
  87              	HAL_ADC_MspInit:
  88              	.LVL0:
  89              	.LFB66:
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c **** /**
  80:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  81:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  83:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f1xx_hal_msp.c **** */
  85:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
ARM GAS  /tmp/cczODICY.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 86 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 24
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		.loc 1 86 1 is_stmt 0 view .LVU15
  95 0000 00B5     		push	{lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 14, -4
  99 0002 87B0     		sub	sp, sp, #28
 100              	.LCFI3:
 101              		.cfi_def_cfa_offset 32
  87:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 87 3 is_stmt 1 view .LVU16
 103              		.loc 1 87 20 is_stmt 0 view .LVU17
 104 0004 0023     		movs	r3, #0
 105 0006 0293     		str	r3, [sp, #8]
 106 0008 0393     		str	r3, [sp, #12]
 107 000a 0493     		str	r3, [sp, #16]
 108 000c 0593     		str	r3, [sp, #20]
  88:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 109              		.loc 1 88 3 is_stmt 1 view .LVU18
 110              		.loc 1 88 10 is_stmt 0 view .LVU19
 111 000e 0268     		ldr	r2, [r0]
 112              		.loc 1 88 5 view .LVU20
 113 0010 114B     		ldr	r3, .L9
 114 0012 9A42     		cmp	r2, r3
 115 0014 02D0     		beq	.L8
 116              	.LVL1:
 117              	.L5:
  89:Core/Src/stm32f1xx_hal_msp.c ****   {
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  91:Core/Src/stm32f1xx_hal_msp.c **** 
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  93:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
  98:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
  99:Core/Src/stm32f1xx_hal_msp.c ****     */
 100:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 101:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 102:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 107:Core/Src/stm32f1xx_hal_msp.c ****   }
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c **** }
 118              		.loc 1 109 1 view .LVU21
 119 0016 07B0     		add	sp, sp, #28
 120              	.LCFI4:
 121              		.cfi_remember_state
 122              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cczODICY.s 			page 5


 123              		@ sp needed
 124 0018 5DF804FB 		ldr	pc, [sp], #4
 125              	.LVL2:
 126              	.L8:
 127              	.LCFI5:
 128              		.cfi_restore_state
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 129              		.loc 1 94 5 is_stmt 1 view .LVU22
 130              	.LBB4:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 131              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 132              		.loc 1 94 5 view .LVU24
 133 001c 03F56C43 		add	r3, r3, #60416
 134 0020 9A69     		ldr	r2, [r3, #24]
 135 0022 42F40072 		orr	r2, r2, #512
 136 0026 9A61     		str	r2, [r3, #24]
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 137              		.loc 1 94 5 view .LVU25
 138 0028 9A69     		ldr	r2, [r3, #24]
 139 002a 02F40072 		and	r2, r2, #512
 140 002e 0092     		str	r2, [sp]
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 141              		.loc 1 94 5 view .LVU26
 142 0030 009A     		ldr	r2, [sp]
 143              	.LBE4:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
 144              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 145              		.loc 1 96 5 view .LVU28
 146              	.LBB5:
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 147              		.loc 1 96 5 view .LVU29
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 148              		.loc 1 96 5 view .LVU30
 149 0032 9A69     		ldr	r2, [r3, #24]
 150 0034 42F00402 		orr	r2, r2, #4
 151 0038 9A61     		str	r2, [r3, #24]
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 152              		.loc 1 96 5 view .LVU31
 153 003a 9B69     		ldr	r3, [r3, #24]
 154 003c 03F00403 		and	r3, r3, #4
 155 0040 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 156              		.loc 1 96 5 view .LVU32
 157 0042 019B     		ldr	r3, [sp, #4]
 158              	.LBE5:
  96:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 96 5 view .LVU33
 100:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 160              		.loc 1 100 5 view .LVU34
 100:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 161              		.loc 1 100 25 is_stmt 0 view .LVU35
 162 0044 0123     		movs	r3, #1
 163 0046 0293     		str	r3, [sp, #8]
 101:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164              		.loc 1 101 5 is_stmt 1 view .LVU36
ARM GAS  /tmp/cczODICY.s 			page 6


 101:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 165              		.loc 1 101 26 is_stmt 0 view .LVU37
 166 0048 0323     		movs	r3, #3
 167 004a 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 168              		.loc 1 102 5 is_stmt 1 view .LVU38
 169 004c 02A9     		add	r1, sp, #8
 170 004e 0348     		ldr	r0, .L9+4
 171              	.LVL3:
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 172              		.loc 1 102 5 is_stmt 0 view .LVU39
 173 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL4:
 175              		.loc 1 109 1 view .LVU40
 176 0054 DFE7     		b	.L5
 177              	.L10:
 178 0056 00BF     		.align	2
 179              	.L9:
 180 0058 00240140 		.word	1073816576
 181 005c 00080140 		.word	1073809408
 182              		.cfi_endproc
 183              	.LFE66:
 185              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 186              		.align	1
 187              		.global	HAL_ADC_MspDeInit
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 191              		.fpu softvfp
 193              	HAL_ADC_MspDeInit:
 194              	.LVL5:
 195              	.LFB67:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c **** /**
 112:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 113:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 114:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 115:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 116:Core/Src/stm32f1xx_hal_msp.c **** */
 117:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 118:Core/Src/stm32f1xx_hal_msp.c **** {
 196              		.loc 1 118 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		.loc 1 118 1 is_stmt 0 view .LVU42
 201 0000 08B5     		push	{r3, lr}
 202              	.LCFI6:
 203              		.cfi_def_cfa_offset 8
 204              		.cfi_offset 3, -8
 205              		.cfi_offset 14, -4
 119:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 206              		.loc 1 119 3 is_stmt 1 view .LVU43
 207              		.loc 1 119 10 is_stmt 0 view .LVU44
 208 0002 0268     		ldr	r2, [r0]
 209              		.loc 1 119 5 view .LVU45
 210 0004 064B     		ldr	r3, .L15
ARM GAS  /tmp/cczODICY.s 			page 7


 211 0006 9A42     		cmp	r2, r3
 212 0008 00D0     		beq	.L14
 213              	.LVL6:
 214              	.L11:
 120:Core/Src/stm32f1xx_hal_msp.c ****   {
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 124:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 125:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 128:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 129:Core/Src/stm32f1xx_hal_msp.c ****     */
 130:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 135:Core/Src/stm32f1xx_hal_msp.c ****   }
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c **** }
 215              		.loc 1 137 1 view .LVU46
 216 000a 08BD     		pop	{r3, pc}
 217              	.LVL7:
 218              	.L14:
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 219              		.loc 1 125 5 is_stmt 1 view .LVU47
 220 000c 054A     		ldr	r2, .L15+4
 221 000e 9369     		ldr	r3, [r2, #24]
 222 0010 23F40073 		bic	r3, r3, #512
 223 0014 9361     		str	r3, [r2, #24]
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 224              		.loc 1 130 5 view .LVU48
 225 0016 0121     		movs	r1, #1
 226 0018 0348     		ldr	r0, .L15+8
 227              	.LVL8:
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 228              		.loc 1 130 5 is_stmt 0 view .LVU49
 229 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 230              	.LVL9:
 231              		.loc 1 137 1 view .LVU50
 232 001e F4E7     		b	.L11
 233              	.L16:
 234              		.align	2
 235              	.L15:
 236 0020 00240140 		.word	1073816576
 237 0024 00100240 		.word	1073876992
 238 0028 00080140 		.word	1073809408
 239              		.cfi_endproc
 240              	.LFE67:
 242              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 243              		.align	1
 244              		.global	HAL_I2C_MspInit
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
ARM GAS  /tmp/cczODICY.s 			page 8


 248              		.fpu softvfp
 250              	HAL_I2C_MspInit:
 251              	.LVL10:
 252              	.LFB68:
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c **** /**
 140:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 141:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 142:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 143:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 144:Core/Src/stm32f1xx_hal_msp.c **** */
 145:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 146:Core/Src/stm32f1xx_hal_msp.c **** {
 253              		.loc 1 146 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 24
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		.loc 1 146 1 is_stmt 0 view .LVU52
 258 0000 10B5     		push	{r4, lr}
 259              	.LCFI7:
 260              		.cfi_def_cfa_offset 8
 261              		.cfi_offset 4, -8
 262              		.cfi_offset 14, -4
 263 0002 86B0     		sub	sp, sp, #24
 264              	.LCFI8:
 265              		.cfi_def_cfa_offset 32
 147:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 266              		.loc 1 147 3 is_stmt 1 view .LVU53
 267              		.loc 1 147 20 is_stmt 0 view .LVU54
 268 0004 0023     		movs	r3, #0
 269 0006 0293     		str	r3, [sp, #8]
 270 0008 0393     		str	r3, [sp, #12]
 271 000a 0493     		str	r3, [sp, #16]
 272 000c 0593     		str	r3, [sp, #20]
 148:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 273              		.loc 1 148 3 is_stmt 1 view .LVU55
 274              		.loc 1 148 10 is_stmt 0 view .LVU56
 275 000e 0268     		ldr	r2, [r0]
 276              		.loc 1 148 5 view .LVU57
 277 0010 114B     		ldr	r3, .L21
 278 0012 9A42     		cmp	r2, r3
 279 0014 01D0     		beq	.L20
 280              	.LVL11:
 281              	.L17:
 149:Core/Src/stm32f1xx_hal_msp.c ****   {
 150:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 155:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 156:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 157:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 158:Core/Src/stm32f1xx_hal_msp.c ****     */
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 160:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 161:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/cczODICY.s 			page 9


 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 165:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 169:Core/Src/stm32f1xx_hal_msp.c ****   }
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c **** }
 282              		.loc 1 171 1 view .LVU58
 283 0016 06B0     		add	sp, sp, #24
 284              	.LCFI9:
 285              		.cfi_remember_state
 286              		.cfi_def_cfa_offset 8
 287              		@ sp needed
 288 0018 10BD     		pop	{r4, pc}
 289              	.LVL12:
 290              	.L20:
 291              	.LCFI10:
 292              		.cfi_restore_state
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 293              		.loc 1 154 5 is_stmt 1 view .LVU59
 294              	.LBB6:
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 295              		.loc 1 154 5 view .LVU60
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 296              		.loc 1 154 5 view .LVU61
 297 001a 104C     		ldr	r4, .L21+4
 298 001c A369     		ldr	r3, [r4, #24]
 299 001e 43F00803 		orr	r3, r3, #8
 300 0022 A361     		str	r3, [r4, #24]
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 301              		.loc 1 154 5 view .LVU62
 302 0024 A369     		ldr	r3, [r4, #24]
 303 0026 03F00803 		and	r3, r3, #8
 304 002a 0093     		str	r3, [sp]
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 305              		.loc 1 154 5 view .LVU63
 306 002c 009B     		ldr	r3, [sp]
 307              	.LBE6:
 154:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 308              		.loc 1 154 5 view .LVU64
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 309              		.loc 1 159 5 view .LVU65
 159:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 310              		.loc 1 159 25 is_stmt 0 view .LVU66
 311 002e 4FF44063 		mov	r3, #3072
 312 0032 0293     		str	r3, [sp, #8]
 160:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 313              		.loc 1 160 5 is_stmt 1 view .LVU67
 160:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 314              		.loc 1 160 26 is_stmt 0 view .LVU68
 315 0034 1223     		movs	r3, #18
 316 0036 0393     		str	r3, [sp, #12]
 161:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 317              		.loc 1 161 5 is_stmt 1 view .LVU69
ARM GAS  /tmp/cczODICY.s 			page 10


 161:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 318              		.loc 1 161 27 is_stmt 0 view .LVU70
 319 0038 0323     		movs	r3, #3
 320 003a 0593     		str	r3, [sp, #20]
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 321              		.loc 1 162 5 is_stmt 1 view .LVU71
 322 003c 02A9     		add	r1, sp, #8
 323 003e 0848     		ldr	r0, .L21+8
 324              	.LVL13:
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 325              		.loc 1 162 5 is_stmt 0 view .LVU72
 326 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 327              	.LVL14:
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 328              		.loc 1 165 5 is_stmt 1 view .LVU73
 329              	.LBB7:
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 330              		.loc 1 165 5 view .LVU74
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 331              		.loc 1 165 5 view .LVU75
 332 0044 E369     		ldr	r3, [r4, #28]
 333 0046 43F48003 		orr	r3, r3, #4194304
 334 004a E361     		str	r3, [r4, #28]
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 335              		.loc 1 165 5 view .LVU76
 336 004c E369     		ldr	r3, [r4, #28]
 337 004e 03F48003 		and	r3, r3, #4194304
 338 0052 0193     		str	r3, [sp, #4]
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 339              		.loc 1 165 5 view .LVU77
 340 0054 019B     		ldr	r3, [sp, #4]
 341              	.LBE7:
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 342              		.loc 1 165 5 view .LVU78
 343              		.loc 1 171 1 is_stmt 0 view .LVU79
 344 0056 DEE7     		b	.L17
 345              	.L22:
 346              		.align	2
 347              	.L21:
 348 0058 00580040 		.word	1073764352
 349 005c 00100240 		.word	1073876992
 350 0060 000C0140 		.word	1073810432
 351              		.cfi_endproc
 352              	.LFE68:
 354              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 355              		.align	1
 356              		.global	HAL_I2C_MspDeInit
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 360              		.fpu softvfp
 362              	HAL_I2C_MspDeInit:
 363              	.LVL15:
 364              	.LFB69:
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c **** /**
 174:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
ARM GAS  /tmp/cczODICY.s 			page 11


 175:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 176:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 177:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 178:Core/Src/stm32f1xx_hal_msp.c **** */
 179:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 180:Core/Src/stm32f1xx_hal_msp.c **** {
 365              		.loc 1 180 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 181:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 369              		.loc 1 181 3 view .LVU81
 370              		.loc 1 181 10 is_stmt 0 view .LVU82
 371 0000 0268     		ldr	r2, [r0]
 372              		.loc 1 181 5 view .LVU83
 373 0002 0B4B     		ldr	r3, .L30
 374 0004 9A42     		cmp	r2, r3
 375 0006 00D0     		beq	.L29
 376 0008 7047     		bx	lr
 377              	.L29:
 180:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 378              		.loc 1 180 1 view .LVU84
 379 000a 10B5     		push	{r4, lr}
 380              	.LCFI11:
 381              		.cfi_def_cfa_offset 8
 382              		.cfi_offset 4, -8
 383              		.cfi_offset 14, -4
 182:Core/Src/stm32f1xx_hal_msp.c ****   {
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 186:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 187:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 384              		.loc 1 187 5 is_stmt 1 view .LVU85
 385 000c 094A     		ldr	r2, .L30+4
 386 000e D369     		ldr	r3, [r2, #28]
 387 0010 23F48003 		bic	r3, r3, #4194304
 388 0014 D361     		str	r3, [r2, #28]
 188:Core/Src/stm32f1xx_hal_msp.c **** 
 189:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 190:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 191:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 192:Core/Src/stm32f1xx_hal_msp.c ****     */
 193:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 389              		.loc 1 193 5 view .LVU86
 390 0016 084C     		ldr	r4, .L30+8
 391 0018 4FF48061 		mov	r1, #1024
 392 001c 2046     		mov	r0, r4
 393              	.LVL16:
 394              		.loc 1 193 5 is_stmt 0 view .LVU87
 395 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 396              	.LVL17:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 195:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 397              		.loc 1 195 5 is_stmt 1 view .LVU88
 398 0022 4FF40061 		mov	r1, #2048
 399 0026 2046     		mov	r0, r4
ARM GAS  /tmp/cczODICY.s 			page 12


 400 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 401              	.LVL18:
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 197:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 199:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 200:Core/Src/stm32f1xx_hal_msp.c ****   }
 201:Core/Src/stm32f1xx_hal_msp.c **** 
 202:Core/Src/stm32f1xx_hal_msp.c **** }
 402              		.loc 1 202 1 is_stmt 0 view .LVU89
 403 002c 10BD     		pop	{r4, pc}
 404              	.L31:
 405 002e 00BF     		.align	2
 406              	.L30:
 407 0030 00580040 		.word	1073764352
 408 0034 00100240 		.word	1073876992
 409 0038 000C0140 		.word	1073810432
 410              		.cfi_endproc
 411              	.LFE69:
 413              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 414              		.align	1
 415              		.global	HAL_SPI_MspInit
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 419              		.fpu softvfp
 421              	HAL_SPI_MspInit:
 422              	.LVL19:
 423              	.LFB70:
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c **** /**
 206:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 207:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 208:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 209:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 210:Core/Src/stm32f1xx_hal_msp.c **** */
 211:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 212:Core/Src/stm32f1xx_hal_msp.c **** {
 424              		.loc 1 212 1 is_stmt 1 view -0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 24
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428              		.loc 1 212 1 is_stmt 0 view .LVU91
 429 0000 10B5     		push	{r4, lr}
 430              	.LCFI12:
 431              		.cfi_def_cfa_offset 8
 432              		.cfi_offset 4, -8
 433              		.cfi_offset 14, -4
 434 0002 86B0     		sub	sp, sp, #24
 435              	.LCFI13:
 436              		.cfi_def_cfa_offset 32
 213:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 437              		.loc 1 213 3 is_stmt 1 view .LVU92
 438              		.loc 1 213 20 is_stmt 0 view .LVU93
 439 0004 0023     		movs	r3, #0
 440 0006 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cczODICY.s 			page 13


 441 0008 0393     		str	r3, [sp, #12]
 442 000a 0493     		str	r3, [sp, #16]
 443 000c 0593     		str	r3, [sp, #20]
 214:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 444              		.loc 1 214 3 is_stmt 1 view .LVU94
 445              		.loc 1 214 10 is_stmt 0 view .LVU95
 446 000e 0268     		ldr	r2, [r0]
 447              		.loc 1 214 5 view .LVU96
 448 0010 164B     		ldr	r3, .L36
 449 0012 9A42     		cmp	r2, r3
 450 0014 01D0     		beq	.L35
 451              	.LVL20:
 452              	.L32:
 215:Core/Src/stm32f1xx_hal_msp.c ****   {
 216:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 218:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 219:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 220:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 223:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 224:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 225:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 226:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 227:Core/Src/stm32f1xx_hal_msp.c ****     */
 228:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 229:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 231:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 234:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 235:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 240:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 241:Core/Src/stm32f1xx_hal_msp.c ****   }
 242:Core/Src/stm32f1xx_hal_msp.c **** 
 243:Core/Src/stm32f1xx_hal_msp.c **** }
 453              		.loc 1 243 1 view .LVU97
 454 0016 06B0     		add	sp, sp, #24
 455              	.LCFI14:
 456              		.cfi_remember_state
 457              		.cfi_def_cfa_offset 8
 458              		@ sp needed
 459 0018 10BD     		pop	{r4, pc}
 460              	.LVL21:
 461              	.L35:
 462              	.LCFI15:
 463              		.cfi_restore_state
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 464              		.loc 1 220 5 is_stmt 1 view .LVU98
 465              	.LBB8:
 220:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cczODICY.s 			page 14


 466              		.loc 1 220 5 view .LVU99
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 467              		.loc 1 220 5 view .LVU100
 468 001a 03F56043 		add	r3, r3, #57344
 469 001e 9A69     		ldr	r2, [r3, #24]
 470 0020 42F48052 		orr	r2, r2, #4096
 471 0024 9A61     		str	r2, [r3, #24]
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 472              		.loc 1 220 5 view .LVU101
 473 0026 9A69     		ldr	r2, [r3, #24]
 474 0028 02F48052 		and	r2, r2, #4096
 475 002c 0092     		str	r2, [sp]
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 476              		.loc 1 220 5 view .LVU102
 477 002e 009A     		ldr	r2, [sp]
 478              	.LBE8:
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 479              		.loc 1 220 5 view .LVU103
 222:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 480              		.loc 1 222 5 view .LVU104
 481              	.LBB9:
 222:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 482              		.loc 1 222 5 view .LVU105
 222:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 483              		.loc 1 222 5 view .LVU106
 484 0030 9A69     		ldr	r2, [r3, #24]
 485 0032 42F00402 		orr	r2, r2, #4
 486 0036 9A61     		str	r2, [r3, #24]
 222:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 487              		.loc 1 222 5 view .LVU107
 488 0038 9B69     		ldr	r3, [r3, #24]
 489 003a 03F00403 		and	r3, r3, #4
 490 003e 0193     		str	r3, [sp, #4]
 222:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 491              		.loc 1 222 5 view .LVU108
 492 0040 019B     		ldr	r3, [sp, #4]
 493              	.LBE9:
 222:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 494              		.loc 1 222 5 view .LVU109
 228:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 495              		.loc 1 228 5 view .LVU110
 228:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 496              		.loc 1 228 25 is_stmt 0 view .LVU111
 497 0042 A023     		movs	r3, #160
 498 0044 0293     		str	r3, [sp, #8]
 229:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 499              		.loc 1 229 5 is_stmt 1 view .LVU112
 229:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 500              		.loc 1 229 26 is_stmt 0 view .LVU113
 501 0046 0223     		movs	r3, #2
 502 0048 0393     		str	r3, [sp, #12]
 230:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 503              		.loc 1 230 5 is_stmt 1 view .LVU114
 230:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 504              		.loc 1 230 27 is_stmt 0 view .LVU115
 505 004a 0323     		movs	r3, #3
 506 004c 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/cczODICY.s 			page 15


 231:Core/Src/stm32f1xx_hal_msp.c **** 
 507              		.loc 1 231 5 is_stmt 1 view .LVU116
 508 004e 084C     		ldr	r4, .L36+4
 509 0050 02A9     		add	r1, sp, #8
 510 0052 2046     		mov	r0, r4
 511              	.LVL22:
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 512              		.loc 1 231 5 is_stmt 0 view .LVU117
 513 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 514              	.LVL23:
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 515              		.loc 1 233 5 is_stmt 1 view .LVU118
 233:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 516              		.loc 1 233 25 is_stmt 0 view .LVU119
 517 0058 4023     		movs	r3, #64
 518 005a 0293     		str	r3, [sp, #8]
 234:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 519              		.loc 1 234 5 is_stmt 1 view .LVU120
 234:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 520              		.loc 1 234 26 is_stmt 0 view .LVU121
 521 005c 0023     		movs	r3, #0
 522 005e 0393     		str	r3, [sp, #12]
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 523              		.loc 1 235 5 is_stmt 1 view .LVU122
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 524              		.loc 1 235 26 is_stmt 0 view .LVU123
 525 0060 0493     		str	r3, [sp, #16]
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 526              		.loc 1 236 5 is_stmt 1 view .LVU124
 527 0062 02A9     		add	r1, sp, #8
 528 0064 2046     		mov	r0, r4
 529 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 530              	.LVL24:
 531              		.loc 1 243 1 is_stmt 0 view .LVU125
 532 006a D4E7     		b	.L32
 533              	.L37:
 534              		.align	2
 535              	.L36:
 536 006c 00300140 		.word	1073819648
 537 0070 00080140 		.word	1073809408
 538              		.cfi_endproc
 539              	.LFE70:
 541              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 542              		.align	1
 543              		.global	HAL_SPI_MspDeInit
 544              		.syntax unified
 545              		.thumb
 546              		.thumb_func
 547              		.fpu softvfp
 549              	HAL_SPI_MspDeInit:
 550              	.LVL25:
 551              	.LFB71:
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 245:Core/Src/stm32f1xx_hal_msp.c **** /**
 246:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 247:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 248:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
ARM GAS  /tmp/cczODICY.s 			page 16


 249:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 250:Core/Src/stm32f1xx_hal_msp.c **** */
 251:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 252:Core/Src/stm32f1xx_hal_msp.c **** {
 552              		.loc 1 252 1 is_stmt 1 view -0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 0
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 556              		.loc 1 252 1 is_stmt 0 view .LVU127
 557 0000 08B5     		push	{r3, lr}
 558              	.LCFI16:
 559              		.cfi_def_cfa_offset 8
 560              		.cfi_offset 3, -8
 561              		.cfi_offset 14, -4
 253:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 562              		.loc 1 253 3 is_stmt 1 view .LVU128
 563              		.loc 1 253 10 is_stmt 0 view .LVU129
 564 0002 0268     		ldr	r2, [r0]
 565              		.loc 1 253 5 view .LVU130
 566 0004 064B     		ldr	r3, .L42
 567 0006 9A42     		cmp	r2, r3
 568 0008 00D0     		beq	.L41
 569              	.LVL26:
 570              	.L38:
 254:Core/Src/stm32f1xx_hal_msp.c ****   {
 255:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 257:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 258:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 259:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 261:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 262:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 263:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 264:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 265:Core/Src/stm32f1xx_hal_msp.c ****     */
 266:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 267:Core/Src/stm32f1xx_hal_msp.c **** 
 268:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 269:Core/Src/stm32f1xx_hal_msp.c **** 
 270:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 271:Core/Src/stm32f1xx_hal_msp.c ****   }
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 273:Core/Src/stm32f1xx_hal_msp.c **** }
 571              		.loc 1 273 1 view .LVU131
 572 000a 08BD     		pop	{r3, pc}
 573              	.LVL27:
 574              	.L41:
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 575              		.loc 1 259 5 is_stmt 1 view .LVU132
 576 000c 054A     		ldr	r2, .L42+4
 577 000e 9369     		ldr	r3, [r2, #24]
 578 0010 23F48053 		bic	r3, r3, #4096
 579 0014 9361     		str	r3, [r2, #24]
 266:Core/Src/stm32f1xx_hal_msp.c **** 
 580              		.loc 1 266 5 view .LVU133
 581 0016 E021     		movs	r1, #224
ARM GAS  /tmp/cczODICY.s 			page 17


 582 0018 0348     		ldr	r0, .L42+8
 583              	.LVL28:
 266:Core/Src/stm32f1xx_hal_msp.c **** 
 584              		.loc 1 266 5 is_stmt 0 view .LVU134
 585 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 586              	.LVL29:
 587              		.loc 1 273 1 view .LVU135
 588 001e F4E7     		b	.L38
 589              	.L43:
 590              		.align	2
 591              	.L42:
 592 0020 00300140 		.word	1073819648
 593 0024 00100240 		.word	1073876992
 594 0028 00080140 		.word	1073809408
 595              		.cfi_endproc
 596              	.LFE71:
 598              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 599              		.align	1
 600              		.global	HAL_TIM_Base_MspInit
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 604              		.fpu softvfp
 606              	HAL_TIM_Base_MspInit:
 607              	.LVL30:
 608              	.LFB72:
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 275:Core/Src/stm32f1xx_hal_msp.c **** /**
 276:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 277:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 278:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 279:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 280:Core/Src/stm32f1xx_hal_msp.c **** */
 281:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 282:Core/Src/stm32f1xx_hal_msp.c **** {
 609              		.loc 1 282 1 is_stmt 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 8
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 613              		.loc 1 282 1 is_stmt 0 view .LVU137
 614 0000 00B5     		push	{lr}
 615              	.LCFI17:
 616              		.cfi_def_cfa_offset 4
 617              		.cfi_offset 14, -4
 618 0002 83B0     		sub	sp, sp, #12
 619              	.LCFI18:
 620              		.cfi_def_cfa_offset 16
 283:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 621              		.loc 1 283 3 is_stmt 1 view .LVU138
 622              		.loc 1 283 15 is_stmt 0 view .LVU139
 623 0004 0368     		ldr	r3, [r0]
 624              		.loc 1 283 5 view .LVU140
 625 0006 174A     		ldr	r2, .L50
 626 0008 9342     		cmp	r3, r2
 627 000a 05D0     		beq	.L48
 284:Core/Src/stm32f1xx_hal_msp.c ****   {
 285:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
ARM GAS  /tmp/cczODICY.s 			page 18


 286:Core/Src/stm32f1xx_hal_msp.c **** 
 287:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 288:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 289:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 290:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 296:Core/Src/stm32f1xx_hal_msp.c ****   }
 297:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 628              		.loc 1 297 8 is_stmt 1 view .LVU141
 629              		.loc 1 297 10 is_stmt 0 view .LVU142
 630 000c 164A     		ldr	r2, .L50+4
 631 000e 9342     		cmp	r3, r2
 632 0010 15D0     		beq	.L49
 633              	.LVL31:
 634              	.L44:
 298:Core/Src/stm32f1xx_hal_msp.c ****   {
 299:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 302:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 303:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 304:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 305:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 306:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 307:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 308:Core/Src/stm32f1xx_hal_msp.c **** 
 309:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 310:Core/Src/stm32f1xx_hal_msp.c ****   }
 311:Core/Src/stm32f1xx_hal_msp.c **** 
 312:Core/Src/stm32f1xx_hal_msp.c **** }
 635              		.loc 1 312 1 view .LVU143
 636 0012 03B0     		add	sp, sp, #12
 637              	.LCFI19:
 638              		.cfi_remember_state
 639              		.cfi_def_cfa_offset 4
 640              		@ sp needed
 641 0014 5DF804FB 		ldr	pc, [sp], #4
 642              	.LVL32:
 643              	.L48:
 644              	.LCFI20:
 645              		.cfi_restore_state
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 646              		.loc 1 289 5 is_stmt 1 view .LVU144
 647              	.LBB10:
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 648              		.loc 1 289 5 view .LVU145
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 649              		.loc 1 289 5 view .LVU146
 650 0018 144B     		ldr	r3, .L50+8
 651 001a 9A69     		ldr	r2, [r3, #24]
 652 001c 42F40062 		orr	r2, r2, #2048
 653 0020 9A61     		str	r2, [r3, #24]
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
ARM GAS  /tmp/cczODICY.s 			page 19


 654              		.loc 1 289 5 view .LVU147
 655 0022 9B69     		ldr	r3, [r3, #24]
 656 0024 03F40063 		and	r3, r3, #2048
 657 0028 0093     		str	r3, [sp]
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 658              		.loc 1 289 5 view .LVU148
 659 002a 009B     		ldr	r3, [sp]
 660              	.LBE10:
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 661              		.loc 1 289 5 view .LVU149
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 662              		.loc 1 291 5 view .LVU150
 663 002c 0022     		movs	r2, #0
 664 002e 1146     		mov	r1, r2
 665 0030 1920     		movs	r0, #25
 666              	.LVL33:
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 667              		.loc 1 291 5 is_stmt 0 view .LVU151
 668 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 669              	.LVL34:
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 670              		.loc 1 292 5 is_stmt 1 view .LVU152
 671 0036 1920     		movs	r0, #25
 672 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 673              	.LVL35:
 674 003c E9E7     		b	.L44
 675              	.LVL36:
 676              	.L49:
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 677              		.loc 1 303 5 view .LVU153
 678              	.LBB11:
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 679              		.loc 1 303 5 view .LVU154
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 680              		.loc 1 303 5 view .LVU155
 681 003e 0B4B     		ldr	r3, .L50+8
 682 0040 DA69     		ldr	r2, [r3, #28]
 683 0042 42F00202 		orr	r2, r2, #2
 684 0046 DA61     		str	r2, [r3, #28]
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 685              		.loc 1 303 5 view .LVU156
 686 0048 DB69     		ldr	r3, [r3, #28]
 687 004a 03F00203 		and	r3, r3, #2
 688 004e 0193     		str	r3, [sp, #4]
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 689              		.loc 1 303 5 view .LVU157
 690 0050 019B     		ldr	r3, [sp, #4]
 691              	.LBE11:
 303:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 692              		.loc 1 303 5 view .LVU158
 305:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 693              		.loc 1 305 5 view .LVU159
 694 0052 0022     		movs	r2, #0
 695 0054 1146     		mov	r1, r2
 696 0056 1D20     		movs	r0, #29
 697              	.LVL37:
 305:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
ARM GAS  /tmp/cczODICY.s 			page 20


 698              		.loc 1 305 5 is_stmt 0 view .LVU160
 699 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 700              	.LVL38:
 306:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 701              		.loc 1 306 5 is_stmt 1 view .LVU161
 702 005c 1D20     		movs	r0, #29
 703 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 704              	.LVL39:
 705              		.loc 1 312 1 is_stmt 0 view .LVU162
 706 0062 D6E7     		b	.L44
 707              	.L51:
 708              		.align	2
 709              	.L50:
 710 0064 002C0140 		.word	1073818624
 711 0068 00040040 		.word	1073742848
 712 006c 00100240 		.word	1073876992
 713              		.cfi_endproc
 714              	.LFE72:
 716              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 717              		.align	1
 718              		.global	HAL_TIM_Base_MspDeInit
 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 722              		.fpu softvfp
 724              	HAL_TIM_Base_MspDeInit:
 725              	.LVL40:
 726              	.LFB73:
 313:Core/Src/stm32f1xx_hal_msp.c **** 
 314:Core/Src/stm32f1xx_hal_msp.c **** /**
 315:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 316:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 317:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 318:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 319:Core/Src/stm32f1xx_hal_msp.c **** */
 320:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 321:Core/Src/stm32f1xx_hal_msp.c **** {
 727              		.loc 1 321 1 is_stmt 1 view -0
 728              		.cfi_startproc
 729              		@ args = 0, pretend = 0, frame = 0
 730              		@ frame_needed = 0, uses_anonymous_args = 0
 731              		.loc 1 321 1 is_stmt 0 view .LVU164
 732 0000 08B5     		push	{r3, lr}
 733              	.LCFI21:
 734              		.cfi_def_cfa_offset 8
 735              		.cfi_offset 3, -8
 736              		.cfi_offset 14, -4
 322:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 737              		.loc 1 322 3 is_stmt 1 view .LVU165
 738              		.loc 1 322 15 is_stmt 0 view .LVU166
 739 0002 0368     		ldr	r3, [r0]
 740              		.loc 1 322 5 view .LVU167
 741 0004 0D4A     		ldr	r2, .L58
 742 0006 9342     		cmp	r3, r2
 743 0008 03D0     		beq	.L56
 323:Core/Src/stm32f1xx_hal_msp.c ****   {
 324:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
ARM GAS  /tmp/cczODICY.s 			page 21


 325:Core/Src/stm32f1xx_hal_msp.c **** 
 326:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 327:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 328:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 329:Core/Src/stm32f1xx_hal_msp.c **** 
 330:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 331:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 332:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 333:Core/Src/stm32f1xx_hal_msp.c **** 
 334:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 335:Core/Src/stm32f1xx_hal_msp.c ****   }
 336:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 744              		.loc 1 336 8 is_stmt 1 view .LVU168
 745              		.loc 1 336 10 is_stmt 0 view .LVU169
 746 000a 0D4A     		ldr	r2, .L58+4
 747 000c 9342     		cmp	r3, r2
 748 000e 0AD0     		beq	.L57
 749              	.LVL41:
 750              	.L52:
 337:Core/Src/stm32f1xx_hal_msp.c ****   {
 338:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 339:Core/Src/stm32f1xx_hal_msp.c **** 
 340:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 341:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 342:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 345:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 346:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 347:Core/Src/stm32f1xx_hal_msp.c **** 
 348:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 349:Core/Src/stm32f1xx_hal_msp.c ****   }
 350:Core/Src/stm32f1xx_hal_msp.c **** 
 351:Core/Src/stm32f1xx_hal_msp.c **** }
 751              		.loc 1 351 1 view .LVU170
 752 0010 08BD     		pop	{r3, pc}
 753              	.LVL42:
 754              	.L56:
 328:Core/Src/stm32f1xx_hal_msp.c **** 
 755              		.loc 1 328 5 is_stmt 1 view .LVU171
 756 0012 02F56442 		add	r2, r2, #58368
 757 0016 9369     		ldr	r3, [r2, #24]
 758 0018 23F40063 		bic	r3, r3, #2048
 759 001c 9361     		str	r3, [r2, #24]
 331:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 760              		.loc 1 331 5 view .LVU172
 761 001e 1920     		movs	r0, #25
 762              	.LVL43:
 331:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 763              		.loc 1 331 5 is_stmt 0 view .LVU173
 764 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 765              	.LVL44:
 766 0024 F4E7     		b	.L52
 767              	.LVL45:
 768              	.L57:
 342:Core/Src/stm32f1xx_hal_msp.c **** 
 769              		.loc 1 342 5 is_stmt 1 view .LVU174
ARM GAS  /tmp/cczODICY.s 			page 22


 770 0026 02F50332 		add	r2, r2, #134144
 771 002a D369     		ldr	r3, [r2, #28]
 772 002c 23F00203 		bic	r3, r3, #2
 773 0030 D361     		str	r3, [r2, #28]
 345:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 774              		.loc 1 345 5 view .LVU175
 775 0032 1D20     		movs	r0, #29
 776              	.LVL46:
 345:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 777              		.loc 1 345 5 is_stmt 0 view .LVU176
 778 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 779              	.LVL47:
 780              		.loc 1 351 1 view .LVU177
 781 0038 EAE7     		b	.L52
 782              	.L59:
 783 003a 00BF     		.align	2
 784              	.L58:
 785 003c 002C0140 		.word	1073818624
 786 0040 00040040 		.word	1073742848
 787              		.cfi_endproc
 788              	.LFE73:
 790              		.text
 791              	.Letext0:
 792              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 793              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 794              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 795              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 796              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 797              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 798              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 799              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 800              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 801              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 802              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cczODICY.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cczODICY.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cczODICY.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cczODICY.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/cczODICY.s:80     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cczODICY.s:87     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cczODICY.s:180    .text.HAL_ADC_MspInit:0000000000000058 $d
     /tmp/cczODICY.s:186    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cczODICY.s:193    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cczODICY.s:236    .text.HAL_ADC_MspDeInit:0000000000000020 $d
     /tmp/cczODICY.s:243    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/cczODICY.s:250    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/cczODICY.s:348    .text.HAL_I2C_MspInit:0000000000000058 $d
     /tmp/cczODICY.s:355    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/cczODICY.s:362    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/cczODICY.s:407    .text.HAL_I2C_MspDeInit:0000000000000030 $d
     /tmp/cczODICY.s:414    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cczODICY.s:421    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cczODICY.s:536    .text.HAL_SPI_MspInit:000000000000006c $d
     /tmp/cczODICY.s:542    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cczODICY.s:549    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cczODICY.s:592    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/cczODICY.s:599    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cczODICY.s:606    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cczODICY.s:710    .text.HAL_TIM_Base_MspInit:0000000000000064 $d
     /tmp/cczODICY.s:717    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cczODICY.s:724    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cczODICY.s:785    .text.HAL_TIM_Base_MspDeInit:000000000000003c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
