Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  1 17:47:19 2023
| Host         : NB-Franco running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             182 |           50 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              82 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/s_next                            | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/s_next                            | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/FSM_onehot_state_reg[3]_i_1_n_0       | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/E[0]                              | reset_IBUF       |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/FSM_sequential_state_reg_reg[1]_1 | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/FSM_onehot_state_reg[2]_i_1_n_0       | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/E[0]                                  | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/uart_rd_reg_reg_0                     | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/b_next                            | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/b_next_0                          | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/data_a_next                           | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/data_b_next                           | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/uart_wr_next                          | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/E[0]                              |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | intf_uart_alu_unit/E[0]                                  |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG |                                                          | reset_IBUF       |               50 |            182 |         3.64 |
+----------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+


