/*
*
* Copyright (c) 2008-2017 Texas Instruments Incorporated
*
* All rights reserved not granted herein.
*
* Limited License.
*
* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
* license under copyrights and patents it now or hereafter owns or controls to make,
* have made, use, import, offer to sell and sell ("Utilize") this software subject to the
* terms herein.  With respect to the foregoing patent license, such license is granted
* solely to the extent that any such patent is necessary to Utilize the software alone.
* The patent license shall not apply to any combinations which include this software,
* other than combinations with devices manufactured by or for TI ("TI Devices").
* No hardware patent is licensed hereunder.
*
* Redistributions must preserve existing copyright notices and reproduce this license
* (including the above copyright notice and the disclaimer and (if applicable) source
* code license limitations below) in the documentation and/or other materials provided
* with the distribution
*
* Redistribution and use in binary form, without modification, are permitted provided
* that the following conditions are met:
*
* *       No reverse engineering, decompilation, or disassembly of this software is
* permitted with respect to any software provided in binary form.
*
* *       any redistribution and use are licensed by TI for use only with TI Devices.
*
* *       Nothing shall obligate TI to provide you with source code for the software
* licensed and provided to you in object code.
*
* If software source code is provided to you, modification and redistribution of the
* source code are permitted provided that the following conditions are met:
*
* *       any redistribution and use of the source code, including any resulting derivative
* works, are licensed by TI for use only with TI Devices.
*
* *       any redistribution and use of any object code compiled from the source code
* and any resulting derivative works, are licensed by TI for use only with TI Devices.
*
* Neither the name of Texas Instruments Incorporated nor the names of its suppliers
*
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* DISCLAIMER.
*
* THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/



/**
 *  @Component:   EVE_CONTROL
 *
 *  @Filename:    eve_control_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
 *//* ====================================================================== */

#ifndef __EVE_CONTROL_CRED_H
#define __EVE_CONTROL_CRED_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
 * Instance EVE_CONTROL of component EVE_CONTROL mapped in EVE at address 0x80000
 */

 /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
 *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

/*
 *  List of Register arrays for component EVE_CONTROL
 *
 */


/*
 *  List of bundle arrays for component EVE_CONTROL
 *
 */

/*
 *  List of bundles for component EVE_CONTROL
 *
 */


/*
 * List of registers for component EVE_CONTROL
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION                          0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_HWINFO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_HWINFO                            0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG                         0x8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT                              0xCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DISC_CONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DISC_CONFIG                       0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG                        0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_VCOP_HALT_CONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG                  0x18ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG                        0x1Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MEMMAP
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MEMMAP                            0x20ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL                           0x24ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR                           0x28ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERRADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERRADDR                       0x2Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_INV
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_INV                            0x40ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_IBAR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_IBAR                           0x50ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_IBC
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_IBC                            0x54ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_ISAR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_ISAR                           0x58ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_ISAR_DONE
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_ISAR_DONE                      0x5Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_PBAR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_PBAR                           0x60ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_PBC
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_PBC                            0x64ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_CTL                       0x80ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT                      0x84ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_EDADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_EDADDR                       0x88ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_CTL                       0x90ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT                      0x94ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_EDADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_EDADDR                       0x98ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_EDADDR_BO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_EDADDR_BO                    0x9Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_CTL                       0xA0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT                      0xA4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_EDADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_EDADDR                       0xA8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_EDADDR_BO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_EDADDR_BO                    0xACul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_CTL                       0xB0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT                      0xB4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_EDADDR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_EDADDR                       0xB8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_EDADDR_BO
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_EDADDR_BO                    0xBCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_ARP32_DISC_EN
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_ARP32_DISC_EN                  0xF8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OCPI_DISC_EN
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OCPI_DISC_EN                   0xFCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW             0x110ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS                 0x114ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET             0x118ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR             0x11Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW              0x120ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS                  0x124ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET              0x128ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR              0x12Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW               0x200ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS                   0x204ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_SET               0x208ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR               0x20Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW              0x210ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS                  0x214ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_SET              0x218ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR              0x21Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW              0x220ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS                  0x224ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_SET              0x228ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR              0x22Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW              0x230ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS                  0x234ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_SET              0x238ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR              0x23Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW              0x240ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS                  0x244ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_SET              0x248ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR              0x24Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_IRQWAKEEN
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_IRQWAKEEN                       0x2FCul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK0                             0x300ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK1                             0x304ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK2
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK2                             0x308ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK3
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK3                             0x30Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK4
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK4                             0x310ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK5
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK5                             0x314ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK6
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK6                             0x318ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK7
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK7                             0x31Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK8
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK8                             0x320ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK9
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK9                             0x324ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR_CTL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR_CTL                              0x400ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR_CLEAR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR_CLEAR                            0x404ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR0_A
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR0_A                               0x410ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR0_D
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR0_D                               0x414ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR1_A
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR1_A                               0x418ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR1_D
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR1_D                               0x41Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D0                              0x420ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D1                              0x424ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D2
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D2                              0x428ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D3
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D3                              0x42Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IRQ_EOI
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IRQ_EOI                           0x500ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW              0x510ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS                  0x514ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET              0x518ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR              0x51Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW            0x520ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS                0x524ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET            0x528ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR            0x52Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW            0x530ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS                0x534ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET            0x538ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR            0x53Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW            0x540ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS                0x544ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET            0x548ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR            0x54Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW            0x550ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS                0x554ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET            0x558ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR            0x55Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT8_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT8_IRQSTATUS_RAW              0x600ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT8_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT8_IRQSTATUS                  0x604ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT8_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT8_IRQENABLE_SET              0x608ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT8_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT8_IRQENABLE_CLR              0x60Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT9_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT9_IRQSTATUS_RAW              0x610ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT9_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT9_IRQSTATUS                  0x614ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT9_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT9_IRQENABLE_SET              0x618ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT9_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT9_IRQENABLE_CLR              0x61Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT10_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT10_IRQSTATUS_RAW             0x620ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT10_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT10_IRQSTATUS                 0x624ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT10_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT10_IRQENABLE_SET             0x628ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT10_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT10_IRQENABLE_CLR             0x62Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT11_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT11_IRQSTATUS_RAW             0x630ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT11_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT11_IRQSTATUS                 0x634ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT11_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT11_IRQENABLE_SET             0x638ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT11_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT11_IRQENABLE_CLR             0x63Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT12_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT12_IRQSTATUS_RAW             0x640ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT12_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT12_IRQSTATUS                 0x644ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT12_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT12_IRQENABLE_SET             0x648ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT12_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT12_IRQENABLE_CLR             0x64Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT13_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT13_IRQSTATUS_RAW             0x650ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT13_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT13_IRQSTATUS                 0x654ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT13_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT13_IRQENABLE_SET             0x658ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT13_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT13_IRQENABLE_CLR             0x65Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT14_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT14_IRQSTATUS_RAW             0x680ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT14_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT14_IRQSTATUS                 0x684ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT14_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT14_IRQENABLE_SET             0x688ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT14_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT14_IRQENABLE_CLR             0x68Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT15_IRQSTATUS_RAW
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT15_IRQSTATUS_RAW             0x690ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT15_IRQSTATUS
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT15_IRQSTATUS                 0x694ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT15_IRQENABLE_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT15_IRQENABLE_SET             0x698ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT15_IRQENABLE_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT15_IRQENABLE_CLR             0x69Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT0                            0x700ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT0_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT0_SET                        0x704ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT0_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT0_CLR                        0x708ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT0_PULSE
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT0_PULSE                      0x70Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT1                            0x710ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT1_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT1_SET                        0x714ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT1_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT1_CLR                        0x718ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT1_PULSE
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT1_PULSE                      0x71Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPIN0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPIN0                             0x740ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPIN1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPIN1                             0x744ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_GPOUT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_GPOUT                    0x780ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_GPOUT_SET
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_SET                0x784ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_GPOUT_CLR
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_CLR                0x788ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_GPOUT_PULSE
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_PULSE              0x78Cul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL                      0x790ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0                          0xFE0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1                          0xFE4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DBGOUT
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DBGOUT                            0xFE8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_RSVD0
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_RSVD0                             0xFF4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_RSVD1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_RSVD1                             0xFF8ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_TEST
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_TEST                              0xFFCul


/*
 * List of register bitfields for component EVE_CONTROL
 *
 */
 
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__SCHEME   
 *
 * @BRIEF        0x1:  Highlander 0.8 scheme - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__SCHEME             BITFIELD(31, 30)
#define EVE_CONTROL__EVE_REVISION__SCHEME__POS        30

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__FUNC   
 *
 * @BRIEF        0xF80 : EVE - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__FUNC               BITFIELD(27, 16)
#define EVE_CONTROL__EVE_REVISION__FUNC__POS          16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__RTL   
 *
 * @BRIEF        RTL Version (R) /  maintained by IP design owner.     RTL 
 *               follows a numbering such as X.Y.R.Z which are explained in 
 *               this table.     R changes ONLY when:   (1) PDS uploads occur 
 *               which may have been due to spec changes   (2) Bug fixes 
 *               occur   (3) Resets to '0' when X or Y changes.     Design 
 *               team has an internal 'Z' (customer invisible) number which 
 *               increments on every drop that happens due to DV and RTL 
 *               updates. Z resets to 0 when R increments. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__RTL                BITFIELD(15, 11)
#define EVE_CONTROL__EVE_REVISION__RTL__POS           11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__MAJOR   
 *
 * @BRIEF        Major Revision (X) /  maintained by IP specification owner.  
 *                  X changes ONLY when:   (1) There is a major feature 
 *               addition. An example would be adding Master Mode to Utopia 
 *               Level2. The Func field (or Class/Type in old PID format) 
 *               will remain the same.     X does NOT change due to:   (1) 
 *               Bug fixes   (2) Change in feature parameters. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__MAJOR              BITFIELD(10, 8)
#define EVE_CONTROL__EVE_REVISION__MAJOR__POS         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__CUSTOM   
 *
 * @BRIEF        0x0: Non custom (standard) revision - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__CUSTOM             BITFIELD(7, 6)
#define EVE_CONTROL__EVE_REVISION__CUSTOM__POS        6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_REVISION__MINOR   
 *
 * @BRIEF        Minor Revision (Y) /  maintained by IP specification owner.  
 *                  Y changes ONLY when:   (1) Features are scaled (up or 
 *               down). Flexibility exists in that this feature scalability 
 *               may either be represented in the Y change or a specific 
 *               register in the IP that indicates which features are exactly 
 *               available.   (2) When feature creeps from Is-Not list to Is 
 *               list. But this may not be the case once it sees silicon; in 
 *               which case X will change.     Y does NOT change due to:   
 *               (1) Bug fixes   (2) Typos or clarifications   (3) major 
 *               functional/feature change/addition/deletion. Instead these 
 *               changes may be reflected via R /  S /  X as applicable.     
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:   (1) Typos/clarifications   (2) Bug 
 *               documentation. Note that this bug is not due to a spec 
 *               change but due to implementation. Nevertheless /  the spec 
 *               tracks the IP bugs. An RTL release (say for silicon PG1.1) 
 *               that occurs due to bug fix should document the corresponding 
 *               spec number (X.Y.S) in its release notes. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_REVISION__MINOR              BITFIELD(5, 0)
#define EVE_CONTROL__EVE_REVISION__MINOR__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_HWINFO__INFO   
 *
 * @BRIEF        0x0:  No configurable options in EVE. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_HWINFO__INFO                 BITFIELD(31, 4)
#define EVE_CONTROL__EVE_HWINFO__INFO__POS            4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_HWINFO__EVENUM   
 *
 * @BRIEF        EVE Instance Number  Set by eve_num inputs.  In a multi-eve 
 *               system /  should be set to unique/incrementing values for 
 *               each EVE. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_HWINFO__EVENUM               BITFIELD(3, 0)
#define EVE_CONTROL__EVE_HWINFO__EVENUM__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        11: Smart-Standby-Wkup: Same as Smart-Standby.  (EVE 
 *               generates the standby status based upon all hardware 
 *               internal status /  namely after having performed all 
 *               hardware operations necessary to be in a correct quiet state 
 *               ).  .  Additionally when in this mode /  the SAF is allowed 
 *               to generate wakeup request.    10: Smart-Standby:  default.  
 *               EVE generates the standby status based upon all hardware 
 *               internal status /  namely after having performed all 
 *               hardware operations necessary to be in a correct quiet 
 *               state.  Additionally when in this mode /  the SAF is not 
 *               allowed to generate wakeup request.  00: Force-Standby mode: 
 *               This mode is a backup mode intended to be used only if the 
 *               smart-idle mode is bugged. When in this mode /  the SAF 
 *               asserts with minimal hardware condition the status saying :I 
 *               am in standby:. It is the responsibility of the software to 
 *               ensure that the SAF is in a correct quiet state before 
 *               programming this mode. Additionally when in this mode /  the 
 *               SAF is not allowed to generate wakeup request.  01: 
 *               No-Standby: This mode is a backup mode intended to be used 
 *               only if the smart-idle mode is bugged. When in this mode /  
 *               the SAF never asserts the status saying :I am in standby:. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG__STANDBYMODE       BITFIELD(5, 4)
#define EVE_CONTROL__EVE_SYSCONFIG__STANDBYMODE__POS  4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        11: SmartIdleWkup : When in this mode /  the IAF 
 *               acknowledges a request to go idle from the power manager 
 *               after having performed all hardware operations necessary for 
 *               the IAF to be in a correct quiet state. Additionally when in 
 *               this mode /  the IAF is allowed to generate wakeup 
 *               request.10: Smart-Idle : default.  When in this mode /  the 
 *               IAF acknowledges a request to go idle from the power manager 
 *               after having performed all hardware operations necessary to 
 *               be in a correct quiet state. Additionally when in this mode 
 *               /  the IAF is not allowed to generate any wakeup request..  
 *               00: Force-Idle : This mode is a backup mode intended to be 
 *               used only if the smart-idle mode is bugged. When in this 
 *               mode /  the IAF acknowledges a request to go idle from the 
 *               power manager with minimal hardware condition. It is the 
 *               responsibility of the software to ensure that the IAF are in 
 *               a correct quiet state before requesting a force-idle 
 *               transition. Additionally when in this mode /  the IAF is not 
 *               allowed to generate any wakeup request.  01: No-Idle : When 
 *               in this mode /  the IAF disregards any request to go idle 
 *               from the power manager. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG__IDLEMODE          BITFIELD(3, 2)
#define EVE_CONTROL__EVE_SYSCONFIG__IDLEMODE__POS     2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG__FREEEMU   
 *
 * @BRIEF        Reserved.   Note that SCTM has FREE control bit to define 
 *               the timer operation during ARP32 debug halt mode. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG__FREEEMU           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_SYSCONFIG__FREEEMU__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Reserved - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_SYSCONFIG__SOFTRESET         BITFIELD(0, 0)
#define EVE_CONTROL__EVE_SYSCONFIG__SOFTRESET__POS    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__OCPI_DISC_STAT   
 *
 * @BRIEF        OCP Initiator(s) Disconnect Status  2: One or both 
 *               initiators are active /  no request to disconnect is pending 
 *                1: One or both initiators are attempting to disconnect  0: 
 *               EVE:s OCP Initiators (both) are disconnected - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__OCPI_DISC_STAT         BITFIELD(21, 20)
#define EVE_CONTROL__EVE_STAT__OCPI_DISC_STAT__POS    20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__ARP32_DISC_STATUS   
 *
 * @BRIEF        ARP32 Program/Data Bus Disconnect Status  2: ARP32 program 
 *               and data busses are active /  no request to disconnect is 
 *               pending  1: ARP32 program and data busses are attempting to 
 *               disconnect  0: ARP32 program and data busses are 
 *               disconnected. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__ARP32_DISC_STATUS      BITFIELD(17, 16)
#define EVE_CONTROL__EVE_STAT__ARP32_DISC_STATUS__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__INT_OUT_STAT   
 *
 * @BRIEF        Interrupt Output Status   0: No enabled interrupts pending  
 *               1: Active /   At least one enabled interrupt source is 
 *               pending in the output interrupt reducer - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__INT_OUT_STAT           BITFIELD(8, 8)
#define EVE_CONTROL__EVE_STAT__INT_OUT_STAT__POS      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__ARP32_INTC_STAT   
 *
 * @BRIEF        Interrupt Controller Status  0: No enabled interrupts 
 *               pending  1: Active /   At least one enabled interrupt source 
 *               is pending in the ARP32 interrupt controller. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__ARP32_INTC_STAT        BITFIELD(7, 7)
#define EVE_CONTROL__EVE_STAT__ARP32_INTC_STAT__POS   7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__TC1_STAT   
 *
 * @BRIEF        Transfer Controller1 Status  0: Idle  1: Active /   Based on 
 *               inverse of tptc0_mstandby - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__TC1_STAT               BITFIELD(5, 5)
#define EVE_CONTROL__EVE_STAT__TC1_STAT__POS          5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__TC0_STAT   
 *
 * @BRIEF        Transfer Controller0 Status  0: Idle  1: Active /   Based on 
 *               inverse of tptc0_mstandby - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__TC0_STAT               BITFIELD(4, 4)
#define EVE_CONTROL__EVE_STAT__TC0_STAT__POS          4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__PC_STAT   
 *
 * @BRIEF        Program Cache Status  0: Idle  1: Active /   P$ is either 
 *               performing prefetch/preload/invalidation /  or is servicing 
 *               a CPU program fetch request (either hit or miss). - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__PC_STAT                BITFIELD(2, 2)
#define EVE_CONTROL__EVE_STAT__PC_STAT__POS           2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__VCOP_STAT   
 *
 * @BRIEF        VCOP Status  0: Idle  1: Active /  program execution in 
 *               progress.  Based on inverse of vcop_done.  Does not account 
 *               for activity on VCOP OCP debug interface. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__VCOP_STAT              BITFIELD(1, 1)
#define EVE_CONTROL__EVE_STAT__VCOP_STAT__POS         1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_STAT__ARP32_STAT   
 *
 * @BRIEF        Program Cache Status  0: Idle /  executing IDLE instruction  
 *               1: Active.  Based on inverse of arp32_standby. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_STAT__ARP32_STAT             BITFIELD(0, 0)
#define EVE_CONTROL__EVE_STAT__ARP32_STAT__POS        0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DISC_CONFIG__OCPI_DISC   
 *
 * @BRIEF        OCP Initiator Disconnect request  Write 0: No effect.  Write 
 *               1: Request for OCP Initiator to disconnect and mask write 
 *               byte enable signals.  Read 0: Disconnect not in progress /  
 *               or has completed.  Read 1: Disconnect request is in 
 *               progress. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DISC_CONFIG__OCPI_DISC       BITFIELD(4, 4)
#define EVE_CONTROL__EVE_DISC_CONFIG__OCPI_DISC__POS  4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DISC_CONFIG__ARP32_DISC   
 *
 * @BRIEF        ARP32 Initiator Disconnect request  Write 0: No effect.    
 *               Write 1: Request for ARP32 program and data busses to 
 *               disconnect and mask write byte enable signals.  Read 0: 
 *               Disconnect not in progress /  or has completed.  Read 1: 
 *               Disconnect request is in progress. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DISC_CONFIG__ARP32_DISC      BITFIELD(0, 0)
#define EVE_CONTROL__EVE_DISC_CONFIG__ARP32_DISC__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG__TC1_DBS   
 *
 * @BRIEF        TC1 Default Burst size  00 = 16 byte  01 = 32 byte  10 = 64 
 *               byte  11 = 128 byte (recommended) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG__TC1_DBS          BITFIELD(13, 12)
#define EVE_CONTROL__EVE_BUS_CONFIG__TC1_DBS__POS     12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG__TC0_DBS   
 *
 * @BRIEF        TC0 Default Burst size  00 = 16 byte  01 = 32 byte  10 = 64 
 *               byte  11 = 128 byte (recommended) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG__TC0_DBS          BITFIELD(9, 8)
#define EVE_CONTROL__EVE_BUS_CONFIG__TC0_DBS__POS     8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG__DBP_ENABLE   
 *
 * @BRIEF        Program Cache Demand Based Prefetch enable  0 : Demand Based 
 *               Prefetch disabled  1 : Demand based prefetch enabled - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG__DBP_ENABLE       BITFIELD(4, 4)
#define EVE_CONTROL__EVE_BUS_CONFIG__DBP_ENABLE__POS  4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_BUS_CONFIG__MAX_IN_FLIGHT   
 *
 * @BRIEF        Defines maximum number of OCP requests in flight.  Can be 
 *               reduced to limit the peak bandwidth for Software Directed 
 *               Preload /  which in turn may provide advantage to other EVE 
 *               level (e.g. /  EDMA) or system level initiators.    0x0: 
 *               Reserved /  should behave as 0x1.  0x1: 1 request in flight 
 *               allowed.  0x2: 2 requests in flight allowed.  :  0xF: 15 
 *               requests in flight allowed. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_BUS_CONFIG__MAX_IN_FLIGHT    BITFIELD(3, 0)
#define EVE_CONTROL__EVE_BUS_CONFIG__MAX_IN_FLIGHT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_VCOP_HALT_CONFIG__FORCE_ABORT   
 *
 * @BRIEF        VCOP Force Abort  Write:      0: No effect.     1: Issue 
 *               FORCE_ABORT command to VCOP (via pulse on vcop force abort 
 *               input).  Reads always return 0x0. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__FORCE_ABORT BITFIELD(2, 2)
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__FORCE_ABORT__POS 2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_VCOP_HALT_CONFIG__MSW_EN   
 *
 * @BRIEF        VCOP Memory Switch Error Halt Enable  0: Disabled  1: 
 *               Enabled /  VCOP will halt on VCOP initiated memory switch 
 *               error. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__MSW_EN     BITFIELD(1, 1)
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__MSW_EN__POS 1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_VCOP_HALT_CONFIG__ED_EN   
 *
 * @BRIEF        VCOP Parity Error Detect Halt Enable  0: Disabled.  1: 
 *               Enabled /  VCOP will halt on VCOP initiated parity error. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__ED_EN      BITFIELD(0, 0)
#define EVE_CONTROL__EVE_VCOP_HALT_CONFIG__ED_EN__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG__MMU1_ABORT   
 *
 * @BRIEF        This bit causes the MMU to abort the current operation in 
 *               case of lockup. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU1_ABORT       BITFIELD(12, 12)
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU1_ABORT__POS  12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG__MMU0_ABORT   
 *
 * @BRIEF        This bit causes the MMU to abort the current operation in 
 *               case of lockup. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU0_ABORT       BITFIELD(8, 8)
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU0_ABORT__POS  8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG__MMU1_EN   
 *
 * @BRIEF        Clearing this bit disables MMU table lookup and causes 
 *               accesses to use the non-translated address.  This bit 
 *               defaults to enabled but an identical bit within an MMU 
 *               configuration register defaults to disabled and must be set 
 *               after the page tables are programmed for MMU operation. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU1_EN          BITFIELD(4, 4)
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU1_EN__POS     4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MMU_CONFIG__MMU0_EN   
 *
 * @BRIEF        Clearing this bit disables MMU table lookup and causes 
 *               accesses to use the non-translated address.  This bit 
 *               defaults to enabled but an identical bit within an MMU 
 *               configuration register defaults to disabled and must be set 
 *               after the page tables are programmed for MMU operation. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU0_EN          BITFIELD(0, 0)
#define EVE_CONTROL__EVE_MMU_CONFIG__MMU0_EN__POS     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MEMMAP__LCL_EDMA_ALIAS   
 *
 * @BRIEF        0: Local EDMA views full memory map  1: Local EDMA views 
 *               Aliased memory map.  In this mode /  Local EDMA views IBUFLA 
 *               and IBUFLB at the same address /  and views IBUFHA and 
 *               IBUFHB at the same address.  In this mode /  only one of 
 *               IBUFLA or IBUFLB can be :owned: by the system; and only one 
 *               of IBUFHA or IBUFHB can be :owned: by the system.  Refer to 
 *               Error: Reference source not found for full truth table.  
 *               Software must poll for updated value to ensure mode change 
 *               has taken effect. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MEMMAP__LCL_EDMA_ALIAS       BITFIELD(4, 4)
#define EVE_CONTROL__EVE_MEMMAP__LCL_EDMA_ALIAS__POS  4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MEMMAP__VCOP_ALIAS   
 *
 * @BRIEF        0: VCOP views full memory map  1: VCOP views Aliased memory 
 *               map.  In this mode /  VCOP views IBUFLA and IBUFLB at the 
 *               same address /  and views IBUFHA and IBUFHB at the same 
 *               address.  In this mode /  only one of IBUFLA or IBUFLB can 
 *               be :owned: by VCOP; and only one of IBUFHA or IBUFHB can be 
 *               :owned: by VCOP.  Refer to Error: Reference source not found 
 *               for full truth table.  Software must poll for updated value 
 *               to ensure mode change has taken effect - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MEMMAP__VCOP_ALIAS           BITFIELD(0, 0)
#define EVE_CONTROL__EVE_MEMMAP__VCOP_ALIAS__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__WBUF   
 *
 * @BRIEF        Working Buffer ownership  0: System owned  1: VCOP owned  
 *               Value can be modified via direct writes to the memory mapped 
 *               register address or via ARP32 executing custom instruction 
 *               __SwitchBuffer(ucst20). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__WBUF                BITFIELD(16, 16)
#define EVE_CONTROL__EVE_MSW_CTL__WBUF__POS           16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__IBUFHB   
 *
 * @BRIEF        Image Buffer High-B ownership  0: System owned  1: VCOP 
 *               owned  Value can be modified via direct writes to the memory 
 *               mapped register address or via ARP32 executing custom 
 *               instruction __SwitchBuffer(ucst20). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__IBUFHB              BITFIELD(12, 12)
#define EVE_CONTROL__EVE_MSW_CTL__IBUFHB__POS         12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__IBUFLB   
 *
 * @BRIEF        Image Buffer Low-B ownership  0: System owned  1: VCOP owned 
 *                Value can be modified via direct writes to the memory 
 *               mapped register address or via ARP32 executing custom 
 *               instruction __SwitchBuffer(ucst20). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__IBUFLB              BITFIELD(8, 8)
#define EVE_CONTROL__EVE_MSW_CTL__IBUFLB__POS         8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__IBUFHA   
 *
 * @BRIEF        Image Buffer High-A ownership  0: System owned  1: VCOP 
 *               owned  Value can be modified via direct writes to the memory 
 *               mapped register address or via ARP32 executing custom 
 *               instruction __SwitchBuffer(ucst20). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__IBUFHA              BITFIELD(4, 4)
#define EVE_CONTROL__EVE_MSW_CTL__IBUFHA__POS         4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_CTL__IBUFLA   
 *
 * @BRIEF        Image Buffer Low-A ownership  0 : System owned  1 : VCOP 
 *               owned  Value can be modified via direct writes to the memory 
 *               mapped register address or via ARP32 executing custom 
 *               instruction __SwitchBuffer(ucst20). - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_CTL__IBUFLA              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_MSW_CTL__IBUFLA__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__CONNID   
 *
 * @BRIEF        Reads:  OCP CONNID value for OCP request that results in 
 *               buffer ownership error.  CONNID[8] = 0 indicates system 
 *               initiated request.  CONNID[8] = 1 indicates internally 
 *               initiated request.  Valid only when SYSERR is set to 1 
 *               otherwise returns 0x0.  Undefined when no error status bits 
 *               are set.  CONNID = 0x000 thru 0x0FF /  system initiator  
 *               CONNID = 0x100 /  ARP32 initiated error  CONNID = 0x101 /  
 *               VCOP initiated error  CONNID = 0x102 /  EDMA TC0 initiated 
 *               error  CONNID = 0x103 /  EDMA TC1 initiated error.  Cleared 
 *               via write :1: to ERR bitfield. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__CONNID              BITFIELD(24, 16)
#define EVE_CONTROL__EVE_MSW_ERR__CONNID__POS         16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__SYSERR   
 *
 * @BRIEF        0 - System initiated buffer ownership error not recorded  1 
 *               - System initiated buffer ownership error detected/recorded. 
 *                Write 1 to clear. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__SYSERR              BITFIELD(3, 3)
#define EVE_CONTROL__EVE_MSW_ERR__SYSERR__POS         3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__DMAERR   
 *
 * @BRIEF        0 : EDMA initiated buffer ownership error not recorded  1 : 
 *               EDMA buffer ownership error detected/recorded  Write 1 to 
 *               clear. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__DMAERR              BITFIELD(2, 2)
#define EVE_CONTROL__EVE_MSW_ERR__DMAERR__POS         2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__VERR   
 *
 * @BRIEF        0 : VCOP initiated buffer ownership error not recorded  1 : 
 *               VCOP initiated buffer ownership error detected/recorded  
 *               Write 1 to clear. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__VERR                BITFIELD(1, 1)
#define EVE_CONTROL__EVE_MSW_ERR__VERR__POS           1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR__ARP32ERR   
 *
 * @BRIEF        0 : ARP32 initiated buffer ownership error not recorded  1 : 
 *               ARP32 initiated buffer ownership error detected/recorded  
 *               Write 1 to clear. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR__ARP32ERR            BITFIELD(0, 0)
#define EVE_CONTROL__EVE_MSW_ERR__ARP32ERR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERRADDR__ADDR   
 *
 * @BRIEF        Physical Address (i.e. /  not aliased address) of memory 
 *               switch error.  For VCOP accesses /  indicates 32-B aligned 
 *               address.  For EDMA or System accesses /  indicates 16-B 
 *               aligned access.  For ARP32 /  indicates 4-B aligned address. 
 *                Value is undefined when no ERR bits set. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERRADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_MSW_ERRADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_INV__I   
 *
 * @BRIEF        Invalidate All:  Write:    0 : no effect.   1 : initiate 
 *               invalidate all command.  Read:   0 : Invalidate operation 
 *               complete /  or not in progress   1 : Invalidate operation 
 *               still in progress. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_INV__I                    BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PC_INV__I__POS               0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_IBAR__ADDR   
 *
 * @BRIEF        Invalidate Base Address register.    Defines system byte 
 *               address base to be invalidated from L1P.  The entire range 
 *               to be invalidated is (loosely speaking) from the base 
 *               address to the base address + byte count.  The actual range 
 *               should be inclusive of cache line (32-B aligned) addresses 
 *               containing the start address and end address. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_IBAR__ADDR                BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PC_IBAR__ADDR__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_IBC__BC   
 *
 * @BRIEF        Invalidate Byte Count register.    Defines number of bytes 
 *               relative to Invalidate Base Address (IBAR.ADDR) to be 
 *               invalidated from L1P.   Maximum of 32k (0x8000).  Reads 
 *               return 0x0 when invalidate range operation is complete. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_IBC__BC                   BITFIELD(15, 0)
#define EVE_CONTROL__EVE_PC_IBC__BC__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_ISAR__ADDR   
 *
 * @BRIEF        Invalidate Single Address register.    Defines system byte 
 *               address (1 line only) to be invalidated from L1P.  Reads 
 *               return 0x0 when the invalidate operation is complete. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_ISAR__ADDR                BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PC_ISAR__ADDR__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_ISAR_DONE__DONE   
 *
 * @BRIEF        Invalidate Single Address Register Done.  Reads return 0x1 
 *               when the invalidate operation is complete.  Cleared on the 
 *               next write to the EVE_PC_ISAR register. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_ISAR_DONE__DONE           BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PC_ISAR_DONE__DONE__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_PBAR__ADDR   
 *
 * @BRIEF        Preload Base Address register.    Defines system byte 
 *               address base to be Preloaded into L1P.  The entire range to 
 *               be Preloaded is (loosely speaking) from the base address to 
 *               the base address + byte count.  The actual range should be 
 *               inclusive of cache line (32-B aligned) addresses containing 
 *               the start address and end address. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_PBAR__ADDR                BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PC_PBAR__ADDR__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PC_PBC__BC   
 *
 * @BRIEF        Preload Byte Count register.    Defines number of bytes 
 *               relative to Preload Base Address (PBAR.ADDR) to be Preloaded 
 *               into L1P.   Maximum of 32k (0x8000).  Reads return 0x0 when 
 *               Preload range operation is complete. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PC_PBC__BC                   BITFIELD(15, 0)
#define EVE_CONTROL__EVE_PC_PBC__BC__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_CTL__INV   
 *
 * @BRIEF        0 : Error detection logic is not inverted.   1: Error 
 *               Detection logic is inverted. Writes to memory set parity as 
 *               normal.  Reads from memory return inverse of parity bit.   
 *               Write 0 to clear /  1 to set.  Must be set only when EN is 
 *               set. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_CTL__INV             BITFIELD(1, 1)
#define EVE_CONTROL__EVE_PMEM_ED_CTL__INV__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_CTL__EN   
 *
 * @BRIEF        Error detection enable  0: Error detection logic is 
 *               disabled.    1: Error detection logic is enabled. Writes 
 *               update parity.  Reads check parity. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_CTL__EN              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PMEM_ED_CTL__EN__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__SYSCONNID   
 *
 * @BRIEF        Reads:  OCP CONNID value for OCP request that results in 
 *               buffer ownership error.  CONNID[8] = 0 indicates system 
 *               initiated request.  CONNID[8] = 1 indicates internally 
 *               initiated request.  Valid only when SYSERR is set to 1 
 *               otherwise returns 0x0.  CONNID = 0x000 thru 0x0FF /  system 
 *               initiator  CONNID = 0x100 /  ARP32 initiated error  CONNID = 
 *               0x101 /  VCOP initiated error  CONNID = 0x102 /  EDMA TC0 
 *               initiated error  CONNID = 0x103 /  EDMA TC1 initiated error. 
 *                Cleared via write :1: to *ERR bitfield. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__SYSCONNID      BITFIELD(24, 16)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__SYSCONNID__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__SYSERR   
 *
 * @BRIEF        0 - System initiated parity error not recorded  1 - System 
 *               initiated parity error detected/recorded.  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__SYSERR         BITFIELD(3, 3)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__SYSERR__POS    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__DMAERR   
 *
 * @BRIEF        0 : EDMA initiated parity error not recorded  1 : EDMA 
 *               parity error detected/recorded  Write 1 to clear. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__DMAERR         BITFIELD(2, 2)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__DMAERR__POS    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__VERR   
 *
 * @BRIEF        0 : VCOP initiated parity error not recorded  1 : VCOP 
 *               initiated parity error detected/recorded  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__VERR           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__VERR__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_ED_STAT__ARP32ERR   
 *
 * @BRIEF        0 : ARP32 initiated parity error not recorded  1 : ARP32 
 *               initiated parity error detected/recorded  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_ED_STAT__ARP32ERR       BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PMEM_ED_STAT__ARP32ERR__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PMEM_EDADDR__ADDR   
 *
 * @BRIEF        Physical Address (i.e. /  not aliased address) of parity 
 *               error.  For VCOP accesses /  indicates 32-B aligned address. 
 *                For EDMA or System accesses /  indicates 16-B aligned 
 *               access.  For ARP32 /  indicates 4-B aligned address. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PMEM_EDADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_PMEM_EDADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_CTL__INV   
 *
 * @BRIEF        0 : Error detection logic is not inverted.   1: Error 
 *               Detection logic is inverted. Writes to memory set parity as 
 *               normal.  Reads from memory return inverse of parity bit.   
 *               Write 0 to clear /  1 to set.  Must be set only when EN is 
 *               set. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_CTL__INV             BITFIELD(1, 1)
#define EVE_CONTROL__EVE_DMEM_ED_CTL__INV__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_CTL__EN   
 *
 * @BRIEF        Error detection enable  0: Error detection logic is 
 *               disabled.    1: Error detection logic is enabled. Writes 
 *               update parity.  Reads check parity. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_CTL__EN              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_DMEM_ED_CTL__EN__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__SYSCONNID   
 *
 * @BRIEF        Reads:  OCP CONNID value for OCP request that results in 
 *               buffer ownership error.  CONNID[8] = 0 indicates system 
 *               initiated request.  CONNID[8] = 1 indicates internally 
 *               initiated request.  Valid only when SYSERR is set to 1 
 *               otherwise returns 0x0.  CONNID = 0x000 thru 0x0FF /  system 
 *               initiator  CONNID = 0x100 /  ARP32 initiated error  CONNID = 
 *               0x101 /  VCOP initiated error  CONNID = 0x102 /  EDMA TC0 
 *               initiated error  CONNID = 0x103 /  EDMA TC1 initiated error. 
 *                Cleared via write :1: to *ERR bitfield. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__SYSCONNID      BITFIELD(24, 16)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__SYSCONNID__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__SYSERR   
 *
 * @BRIEF        0 - System initiated parity error not recorded  1 - System 
 *               initiated parity error detected/recorded.  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__SYSERR         BITFIELD(3, 3)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__SYSERR__POS    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__DMAERR   
 *
 * @BRIEF        0 : EDMA initiated parity error not recorded  1 : EDMA 
 *               parity error detected/recorded  Write 1 to clear. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__DMAERR         BITFIELD(2, 2)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__DMAERR__POS    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__VERR   
 *
 * @BRIEF        0 : VCOP initiated parity error not recorded  1 : VCOP 
 *               initiated parity error detected/recorded  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__VERR           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__VERR__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_ED_STAT__ARP32ERR   
 *
 * @BRIEF        0 : ARP32 initiated parity error not recorded  1 : ARP32 
 *               initiated parity error detected/recorded  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_ED_STAT__ARP32ERR       BITFIELD(0, 0)
#define EVE_CONTROL__EVE_DMEM_ED_STAT__ARP32ERR__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_EDADDR__ADDR   
 *
 * @BRIEF        Physical Address (i.e. /  not aliased address) of parity 
 *               error.  For VCOP accesses /  indicates 32-B aligned address. 
 *                For EDMA or System accesses /  indicates 16-B aligned 
 *               access.  For ARP32 /  indicates 4-B aligned address. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_EDADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_DMEM_EDADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DMEM_EDADDR_BO__BO   
 *
 * @BRIEF        Address byte offset for parity error.  Indicates that an 
 *               Error has occurred in byte offset #n.  0: No error occurred 
 *               in byte offset #n  1: Error occurred in byte offset #n  
 *               Cleared when user writes :1: to any of MEM.SYSERR /  DMAERR 
 *               /  ARP32ERR /  or VERR. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DMEM_EDADDR_BO__BO           BITFIELD(31, 0)
#define EVE_CONTROL__EVE_DMEM_EDADDR_BO__BO__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_CTL__INV   
 *
 * @BRIEF        0 : Error detection logic is not inverted.   1: Error 
 *               Detection logic is inverted. Writes to memory set parity as 
 *               normal.  Reads from memory return inverse of parity bit.   
 *               Write 0 to clear /  1 to set.  Must be set only when EN is 
 *               set. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_CTL__INV             BITFIELD(1, 1)
#define EVE_CONTROL__EVE_WBUF_ED_CTL__INV__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_CTL__EN   
 *
 * @BRIEF        Error detection enable  0: Error detection logic is 
 *               disabled.    1: Error detection logic is enabled. Writes 
 *               update parity.  Reads check parity. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_CTL__EN              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_WBUF_ED_CTL__EN__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__SYSCONNID   
 *
 * @BRIEF        Reads:  OCP CONNID value for OCP request that results in 
 *               buffer ownership error.  CONNID[8] = 0 indicates system 
 *               initiated request.  CONNID[8] = 1 indicates internally 
 *               initiated request.  Valid only when SYSERR is set to 1 
 *               otherwise returns 0x0.  CONNID = 0x000 thru 0x0FF /  system 
 *               initiator  CONNID = 0x100 /  ARP32 initiated error  CONNID = 
 *               0x101 /  VCOP initiated error  CONNID = 0x102 /  EDMA TC0 
 *               initiated error  CONNID = 0x103 /  EDMA TC1 initiated error. 
 *                Cleared via write :1: to *ERR bitfield. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__SYSCONNID      BITFIELD(24, 16)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__SYSCONNID__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__SYSERR   
 *
 * @BRIEF        0 - System initiated parity error not recorded  1 - System 
 *               initiated parity error detected/recorded.  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__SYSERR         BITFIELD(3, 3)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__SYSERR__POS    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__DMAERR   
 *
 * @BRIEF        0 : EDMA initiated parity error not recorded  1 : EDMA 
 *               parity error detected/recorded  Write 1 to clear. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__DMAERR         BITFIELD(2, 2)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__DMAERR__POS    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__VERR   
 *
 * @BRIEF        0 : VCOP initiated parity error not recorded  1 : VCOP 
 *               initiated parity error detected/recorded  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__VERR           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__VERR__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_ED_STAT__ARP32ERR   
 *
 * @BRIEF        0 : ARP32 initiated parity error not recorded  1 : ARP32 
 *               initiated parity error detected/recorded  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_ED_STAT__ARP32ERR       BITFIELD(0, 0)
#define EVE_CONTROL__EVE_WBUF_ED_STAT__ARP32ERR__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_EDADDR__ADDR   
 *
 * @BRIEF        Physical Address (i.e. /  not aliased address) of parity 
 *               error.  For VCOP accesses /  indicates 32-B aligned address. 
 *                For EDMA or System accesses /  indicates 16-B aligned 
 *               access.  For ARP32 /  indicates 4-B aligned address. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_EDADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_WBUF_EDADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_WBUF_EDADDR_BO__BO   
 *
 * @BRIEF        Address byte offset for parity error.  Indicates that an 
 *               Error has occurred in byte offset #n.  0: No error occurred 
 *               in byte offset #n  1: Error occurred in byte offset #n  
 *               Cleared when user writes :1: to any of MEM.SYSERR /  DMAERR 
 *               /  ARP32ERR /  or VERR. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_WBUF_EDADDR_BO__BO           BITFIELD(31, 0)
#define EVE_CONTROL__EVE_WBUF_EDADDR_BO__BO__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_CTL__INV   
 *
 * @BRIEF        0 : Error detection logic is not inverted.   1: Error 
 *               Detection logic is inverted. Writes to memory set parity as 
 *               normal.  Reads from memory return inverse of parity bit.   
 *               Write 0 to clear /  1 to set.  Must be set only when EN is 
 *               set. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_CTL__INV             BITFIELD(1, 1)
#define EVE_CONTROL__EVE_IBUF_ED_CTL__INV__POS        1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_CTL__EN   
 *
 * @BRIEF        Error detection enable  0: Error detection logic is 
 *               disabled.    1: Error detection logic is enabled. Writes 
 *               update parity.  Reads check parity. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_CTL__EN              BITFIELD(0, 0)
#define EVE_CONTROL__EVE_IBUF_ED_CTL__EN__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__SYSCONNID   
 *
 * @BRIEF        Reads:  OCP CONNID value for OCP request that results in 
 *               buffer ownership error.  CONNID[8] = 0 indicates system 
 *               initiated request.  CONNID[8] = 1 indicates internally 
 *               initiated request.  Valid only when SYSERR is set to 1 
 *               otherwise returns 0x0.  CONNID = 0x000 thru 0x0FF /  system 
 *               initiator  CONNID = 0x100 /  ARP32 initiated error  CONNID = 
 *               0x101 /  VCOP initiated error  CONNID = 0x102 /  EDMA TC0 
 *               initiated error  CONNID = 0x103 /  EDMA TC1 initiated error. 
 *                Cleared via write :1: to *ERR bitfield. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__SYSCONNID      BITFIELD(24, 16)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__SYSCONNID__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__SYSERR   
 *
 * @BRIEF        0 - System initiated parity error not recorded  1 - System 
 *               initiated parity error detected/recorded.  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__SYSERR         BITFIELD(3, 3)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__SYSERR__POS    3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__DMAERR   
 *
 * @BRIEF        0 : EDMA initiated parity error not recorded  1 : EDMA 
 *               parity error detected/recorded  Write 1 to clear. - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__DMAERR         BITFIELD(2, 2)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__DMAERR__POS    2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__VERR   
 *
 * @BRIEF        0 : VCOP initiated parity error not recorded  1 : VCOP 
 *               initiated parity error detected/recorded  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__VERR           BITFIELD(1, 1)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__VERR__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_ED_STAT__ARP32ERR   
 *
 * @BRIEF        0 : ARP32 initiated parity error not recorded  1 : ARP32 
 *               initiated parity error detected/recorded  Write 1 to clear. 
 *               - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_ED_STAT__ARP32ERR       BITFIELD(0, 0)
#define EVE_CONTROL__EVE_IBUF_ED_STAT__ARP32ERR__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_EDADDR__ADDR   
 *
 * @BRIEF        Physical Address (i.e. /  not aliased address) of parity 
 *               error.  For VCOP accesses /  indicates 32-B aligned address. 
 *                For EDMA or System accesses /  indicates 16-B aligned 
 *               access.  For ARP32 /  indicates 4-B aligned address. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_EDADDR__ADDR            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_IBUF_EDADDR__ADDR__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IBUF_EDADDR_BO__BO   
 *
 * @BRIEF        Address byte offset for parity error.  Indicates that an 
 *               Error has occurred in byte offset #n.  0: No error occurred 
 *               in byte offset #n  1: Error occurred in byte offset #n  
 *               Cleared when user writes :1: to any of MEM.SYSERR /  DMAERR 
 *               /  ARP32ERR /  or VERR. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IBUF_EDADDR_BO__BO           BITFIELD(31, 0)
#define EVE_CONTROL__EVE_IBUF_EDADDR_BO__BO__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_ARP32_DISC_EN__ENABLE   
 *
 * @BRIEF        Disconnect Enable for Event #n  0: Disconnect disabled  1: 
 *               Disconnect enabled - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_ARP32_DISC_EN__ENABLE     BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_ARP32_DISC_EN__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OCPI_DISC_EN__ENABLE   
 *
 * @BRIEF        Disconnect Enable for Event #n  0: Disconnect disabled  1: 
 *               Disconnect enabled - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OCPI_DISC_EN__ENABLE      BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OCPI_DISC_EN__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW__EVENT BITFIELD(3, 0)
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS__EVENT     BITFIELD(3, 0)
#define EVE_CONTROL__EVE_MSW_ERR_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET__ENABLE BITFIELD(3, 0)
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR__ENABLE BITFIELD(3, 0)
#define EVE_CONTROL__EVE_MSW_ERR_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW__EVENT  BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS__EVENT      BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_LCL_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET__ENABLE BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR__ENABLE BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_LCL_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW__EVENT   BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS__EVENT       BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_NMI_IRQSTATUS__EVENT__POS  0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_SET__ENABLE  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR__ENABLE  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_NMI_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT4_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT4_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT5_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT5_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT6_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT6_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT7_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT7_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_IRQWAKEEN__ENABLE   
 *
 * @BRIEF        Wakeup Enable for event #n  0: Interrupt #n disabled for 
 *               wakeup  1: Interrupt #n enabled for wakeup - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_IRQWAKEEN__ENABLE          BITFIELD(7, 0)
#define EVE_CONTROL__ARP32_IRQWAKEEN__ENABLE__POS     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK0__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK0__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK0__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK1__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK1__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK1__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK2__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK2__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK2__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK3__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK3__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK3__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK4__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK4__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK4__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK5__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK5__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK5__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK6__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK6__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK6__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK7__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK7__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK7__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK8__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK8__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK8__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MMR_LOCK9__MMR_LOCK   
 *
 * @BRIEF        Lock/Unlock register for corresponding region - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MMR_LOCK9__MMR_LOCK              BITFIELD(31, 0)
#define EVE_CONTROL__MMR_LOCK9__MMR_LOCK__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR_CTL__ENABLE   
 *
 * @BRIEF        MISR Enable #N  0: MISR #n disabled   1: MISR #n enabled - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR_CTL__ENABLE                 BITFIELD(2, 0)
#define EVE_CONTROL__MISR_CTL__ENABLE__POS            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR_CLEAR__CLEAR   
 *
 * @BRIEF        MISR Clear #N  Write 0: no effect  Write 1: Clear MISR #n   
 *               Read 0: Previous MISR clear command has completed.  Read 1: 
 *               MISR Clear in progress (this state may never actually be 
 *               readable) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR_CLEAR__CLEAR                BITFIELD(2, 0)
#define EVE_CONTROL__MISR_CLEAR__CLEAR__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR0_A__SIGNATURE   
 *
 * @BRIEF        MISR Signature Value  Write value to initialize to a desired 
 *               seed.  (only valid when disabled /  undefined when enabled). 
 *                Must be written as a 32-b write w/ all byte enable signals 
 *               active.  Read value returns current signature value. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR0_A__SIGNATURE               BITFIELD(31, 0)
#define EVE_CONTROL__MISR0_A__SIGNATURE__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR0_D__SIGNATURE   
 *
 * @BRIEF        MISR Signature Value  Write value to initialize to a desired 
 *               seed.  (only valid when disabled /  undefined when enabled). 
 *                Must be written as a 32-b write w/ all byte enable signals 
 *               active.  Read value returns current signature value. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR0_D__SIGNATURE               BITFIELD(31, 0)
#define EVE_CONTROL__MISR0_D__SIGNATURE__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR1_A__SIGNATURE   
 *
 * @BRIEF        MISR Signature Value  Write value to initialize to a desired 
 *               seed.  (only valid when disabled /  undefined when enabled). 
 *                Must be written as a 32-b write w/ all byte enable signals 
 *               active.  Read value returns current signature value. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR1_A__SIGNATURE               BITFIELD(31, 0)
#define EVE_CONTROL__MISR1_A__SIGNATURE__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR1_D__SIGNATURE   
 *
 * @BRIEF        MISR Signature Value  Write value to initialize to a desired 
 *               seed.  (only valid when disabled /  undefined when enabled). 
 *                Must be written as a 32-b write w/ all byte enable signals 
 *               active.  Read value returns current signature value. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR1_D__SIGNATURE               BITFIELD(31, 0)
#define EVE_CONTROL__MISR1_D__SIGNATURE__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D0__SIGNATURE   
 *
 * @BRIEF        MISR Signature Value  Write value to initialize to a desired 
 *               seed.  (only valid when disabled /  undefined when enabled). 
 *                Must be written as a 32-b write w/ all byte enable signals 
 *               active.  Read value returns current signature value. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D0__SIGNATURE              BITFIELD(31, 0)
#define EVE_CONTROL__MISR2_D0__SIGNATURE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D1__SIGNATURE   
 *
 * @BRIEF        MISR Signature Value  Write value to initialize to a desired 
 *               seed.  (only valid when disabled /  undefined when enabled). 
 *                Must be written as a 32-b write w/ all byte enable signals 
 *               active.  Read value returns current signature value. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D1__SIGNATURE              BITFIELD(31, 0)
#define EVE_CONTROL__MISR2_D1__SIGNATURE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D2__SIGNATURE   
 *
 * @BRIEF        MISR Signature Value  Write value to initialize to a desired 
 *               seed.  (only valid when disabled /  undefined when enabled). 
 *                Must be written as a 32-b write w/ all byte enable signals 
 *               active.  Read value returns current signature value. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D2__SIGNATURE              BITFIELD(31, 0)
#define EVE_CONTROL__MISR2_D2__SIGNATURE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__MISR2_D3__SIGNATURE   
 *
 * @BRIEF        MISR Signature Value  Write value to initialize to a desired 
 *               seed.  (only valid when disabled /  undefined when enabled). 
 *                Must be written as a 32-b write w/ all byte enable signals 
 *               active.  Read value returns current signature value. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__MISR2_D3__SIGNATURE              BITFIELD(31, 0)
#define EVE_CONTROL__MISR2_D3__SIGNATURE__POS         0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output to force re-evaluation of associated 
 *               pending interrupts.  Refer to Section Error: Reference 
 *               source not found for EOI mapping.  Reads always return 0x0.  
 *               Write n : EOI for Interrupt output associated w/ EOI #n. - 
 *               (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_IRQ_EOI__LINE_NUMBER         BITFIELD(2, 0)
#define EVE_CONTROL__EVE_IRQ_EOI__LINE_NUMBER__POS    0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        Settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW__EVENT  BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS__EVENT      BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET__ENABLE BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR__ENABLE BITFIELD(15, 0)
#define EVE_CONTROL__EVE_ED_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT0_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT0_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT1_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT1_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT2_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT2_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT3_OUT_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__EVE_INT3_OUT_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT8_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT8_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT8_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT8_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT8_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT8_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT8_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT8_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT8_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT8_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT8_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT8_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT9_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT9_IRQSTATUS_RAW__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT9_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT9_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT9_IRQSTATUS__EVENT      BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT9_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT9_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT9_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT9_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT9_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT9_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT9_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT10_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT10_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT10_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT10_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT10_IRQSTATUS__EVENT     BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT10_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT10_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT10_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT10_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT10_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT10_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT10_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT11_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT11_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT11_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT11_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT11_IRQSTATUS__EVENT     BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT11_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT11_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT11_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT11_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT11_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT11_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT11_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT12_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT12_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT12_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT12_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT12_IRQSTATUS__EVENT     BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT12_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT12_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT12_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT12_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT12_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT12_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT12_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT13_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT13_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT13_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT13_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT13_IRQSTATUS__EVENT     BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT13_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT13_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT13_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT13_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT13_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT13_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT13_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT14_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT14_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT14_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT14_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT14_IRQSTATUS__EVENT     BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT14_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT14_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT14_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT14_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT14_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT14_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT14_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT15_IRQSTATUS_RAW__EVENT   
 *
 * @BRIEF        settable raw status for event #n  Write 0: No action  Read 
 *               0: No event pending  Read 1: Event pending  Write 1: Set 
 *               event  (for debug) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT15_IRQSTATUS_RAW__EVENT BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT15_IRQSTATUS_RAW__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT15_IRQSTATUS__EVENT   
 *
 * @BRIEF        Clearable /  enabled status for event #N  Write 0: No action 
 *                Read 0: No (enabled) event pending  Read 1: Enabled Event 
 *               pending  Write 1: Clear raw event - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT15_IRQSTATUS__EVENT     BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT15_IRQSTATUS__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT15_IRQENABLE_SET__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Enable 
 *               interrupt - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT15_IRQENABLE_SET__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT15_IRQENABLE_SET__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__ARP32_INT15_IRQENABLE_CLR__ENABLE   
 *
 * @BRIEF        Enable for event #n  Write 0: No action  Read 0: Interrupt 
 *               disabled  Read 1: Interrupt enabled  Write 1: Disable 
 *               interrupt (i.e. /  clear ENABLEn bit) - (WO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__ARP32_INT15_IRQENABLE_CLR__ENABLE BITFIELD(31, 0)
#define EVE_CONTROL__ARP32_INT15_IRQENABLE_CLR__ENABLE__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT0__EVENT   
 *
 * @BRIEF        GP Output #n  Write 0: Drive GP Output #n low/1  Read 0: GP 
 *               Output #n is low/0.  Write 1: Drive GP Output #n high/1.  
 *               Read 1: GP Output is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT0__EVENT                BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPOUT0__EVENT__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT0_SET__EVENT   
 *
 * @BRIEF        GP Output #n  Write 0: No action  Read 0: GP Output #n is 
 *               low/0.  Write 1: Drive GP Output #n high/1.  Read 1: GP 
 *               Output is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT0_SET__EVENT            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPOUT0_SET__EVENT__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT0_CLR__EVENT   
 *
 * @BRIEF        GP Output #n  Write 0: No action  Read 0: GP Output #n is 
 *               low/0.  Write 1: Drive GP Output #n low/0.  Read 1: GP 
 *               Output #n is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT0_CLR__EVENT            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPOUT0_CLR__EVENT__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT0_PULSE__EVENT   
 *
 * @BRIEF        GP Output #n  Write 0: No action  Read 0: GP Output #n is 
 *               low/0.  Write 1: Drive GP Output #n high/1 for two cycles /  
 *               then drive low/0.  Read 1: GP Output #n is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT0_PULSE__EVENT          BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPOUT0_PULSE__EVENT__POS     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT1__EVENT   
 *
 * @BRIEF        GP Output #n  Write 0: Drive GP Output #n low/1  Read 0: GP 
 *               Output #n is low/0.  Write 1: Drive GP Output #n high/1.  
 *               Read 1: GP Output is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT1__EVENT                BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPOUT1__EVENT__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT1_SET__EVENT   
 *
 * @BRIEF        GP Output #n  Write 0: No action  Read 0: GP Output #n is 
 *               low/0.  Write 1: Drive GP Output #n high/1.  Read 1: GP 
 *               Output is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT1_SET__EVENT            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPOUT1_SET__EVENT__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT1_CLR__EVENT   
 *
 * @BRIEF        GP Output #n  Write 0: No action  Read 0: GP Output #n is 
 *               low/0.  Write 1: Drive GP Output #n low/0.  Read 1: GP 
 *               Output #n is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT1_CLR__EVENT            BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPOUT1_CLR__EVENT__POS       0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPOUT1_PULSE__EVENT   
 *
 * @BRIEF        GP Output #n  Write 0: No action  Read 0: GP Output #n is 
 *               low/0.  Write 1: Drive GP Output #n high/1 for two cycles /  
 *               then drive low/0.  Read 1: GP Output #n is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPOUT1_PULSE__EVENT          BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPOUT1_PULSE__EVENT__POS     0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPIN0__EVENT   
 *
 * @BRIEF        GP Input #n  Read 0: GP Input #n is low/0.  Read 1: GP Input 
 *               is high/1. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPIN0__EVENT                 BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPIN0__EVENT__POS            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_GPIN1__EVENT   
 *
 * @BRIEF        GP Input #n  Read 0: GP Input #n is low/0.  Read 1: GP Input 
 *               is high/1. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_GPIN1__EVENT                 BITFIELD(31, 0)
#define EVE_CONTROL__EVE_GPIN1__EVENT__POS            0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_GPOUT__EVENT   
 *
 * @BRIEF        Internal CME Done Output #n.    Write 0: Drive Internal CME 
 *               Done #n low/1  Read 0: Drive Internal CME Done #n is low/0.  
 *               Write 1: Drive Internal CME Done #n high/1.  Read 1: 
 *               Internal CME Done is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_GPOUT__EVENT        BITFIELD(31, 0)
#define EVE_CONTROL__EVE_CME_DONE_GPOUT__EVENT__POS   0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_GPOUT_SET__EVENT   
 *
 * @BRIEF        Internal CME Done #n  Write 0: No action  Read 0: Internal 
 *               CME Done #n is low/0.  Write 1: Drive Internal CME Done #n 
 *               high/1.  Read 1: Internal CME Done is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_SET__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_SET__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_GPOUT_CLR__EVENT   
 *
 * @BRIEF        Internal CME Done #n  Write 0: No action  Read 0: Internal 
 *               CME Done #n is low/0.  Write 1: Drive Internal CME Done #n 
 *               low/0.  Read 1: Internal CME Done #n is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_CLR__EVENT    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_CLR__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_GPOUT_PULSE__EVENT   
 *
 * @BRIEF        Internal CME Done #n  Write 0: No action  Read 0: Internal 
 *               CME Done #n is low/0.  Write 1: Drive Internal CME Done #n 
 *               high/1 for two cycles /  then drive low/0.  Read 1: Internal 
 *               CME Done #n is high/1. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_PULSE__EVENT  BITFIELD(31, 0)
#define EVE_CONTROL__EVE_CME_DONE_GPOUT_PULSE__EVENT__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL__SEL7   
 *
 * @BRIEF        CME Done Output select for Bit #7 (n=7) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL7           BITFIELD(31, 28)
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL7__POS      28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL__SEL6   
 *
 * @BRIEF        CME Done Output select for Bit #6 (n=6) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL6           BITFIELD(27, 24)
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL6__POS      24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL__SEL5   
 *
 * @BRIEF        CME Done Output select for Bit #5 (n=5) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL5           BITFIELD(23, 20)
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL5__POS      20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL__SEL4   
 *
 * @BRIEF        CME Done Output select for Bit #4 (n=4) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL4           BITFIELD(19, 16)
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL4__POS      16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL__SEL3   
 *
 * @BRIEF        CME Done Output select for Bit #3 (n=3) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL3           BITFIELD(15, 12)
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL3__POS      12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL__SEL2   
 *
 * @BRIEF        CME Done Output select for Bit #2 (n=2) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL2           BITFIELD(11, 8)
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL2__POS      8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL__SEL1   
 *
 * @BRIEF        CME Done Output select for Bit #1 (n=1) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL1           BITFIELD(7, 4)
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL1__POS      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_CME_DONE_SEL__SEL0   
 *
 * @BRIEF        CME Done Output select for Bit #0 (n=0)  0: Driven by 
 *               EVE_CME_DONE_GPOUTn  1: Driven by EDMA cc_intn  2: driven by 
 *               eve_icm_done[0+n] (from EVE1)  3: driven by 
 *               eve_icm_done[8+n] (from EVE2)  4: driven by 
 *               eve_icm_done[16+n] (from EVE3)  5: driven by 
 *               eve_icm_done[24+n] (from EVE4)  6: driven by 
 *               eve_icm_done[32+n] (from EVE5)  7: driven by 
 *               eve_icm_done[40+n] (from EVE6)  8: driven by 
 *               eve_icm_done[48+n] (from EVE7) - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL0           BITFIELD(3, 0)
#define EVE_CONTROL__EVE_CME_DONE_SEL__SEL0__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__OCPM1_SCONNECT   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__OCPM1_SCONNECT     BITFIELD(30, 28)
#define EVE_CONTROL__EVE_PM_STAT0__OCPM1_SCONNECT__POS 28

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__OCPM1_MCONNECT   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__OCPM1_MCONNECT     BITFIELD(25, 24)
#define EVE_CONTROL__EVE_PM_STAT0__OCPM1_MCONNECT__POS 24

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__OCPM0_SCONNECT   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__OCPM0_SCONNECT     BITFIELD(22, 20)
#define EVE_CONTROL__EVE_PM_STAT0__OCPM0_SCONNECT__POS 20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__OCPM0_MCONNECT   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__OCPM0_MCONNECT     BITFIELD(17, 16)
#define EVE_CONTROL__EVE_PM_STAT0__OCPM0_MCONNECT__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__OCPS_SCONNECT   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__OCPS_SCONNECT      BITFIELD(14, 12)
#define EVE_CONTROL__EVE_PM_STAT0__OCPS_SCONNECT__POS 12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__OCPS_MCONNECT   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__OCPS_MCONNECT      BITFIELD(9, 8)
#define EVE_CONTROL__EVE_PM_STAT0__OCPS_MCONNECT__POS 8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__MWAIT   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__MWAIT              BITFIELD(5, 5)
#define EVE_CONTROL__EVE_PM_STAT0__MWAIT__POS         5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__MSTANDBY   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__MSTANDBY           BITFIELD(4, 4)
#define EVE_CONTROL__EVE_PM_STAT0__MSTANDBY__POS      4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__SWAKEUP   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__SWAKEUP            BITFIELD(3, 3)
#define EVE_CONTROL__EVE_PM_STAT0__SWAKEUP__POS       3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__SIDLEACK   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__SIDLEACK           BITFIELD(2, 1)
#define EVE_CONTROL__EVE_PM_STAT0__SIDLEACK__POS      1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT0__SIDLEREQ   
 *
 * @BRIEF        Readable state of OCP Power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT0__SIDLEREQ           BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PM_STAT0__SIDLEREQ__POS      0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCACK_OCPM1   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCACK_OCPM1 BITFIELD(23, 22)
#define EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCACK_OCPM1__POS 22

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCACK_OCPM0   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCACK_OCPM0 BITFIELD(21, 20)
#define EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCACK_OCPM0__POS 20

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCREQ_OCPM1   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCREQ_OCPM1 BITFIELD(19, 19)
#define EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCREQ_OCPM1__POS 19

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCREQ_OCPM0   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCREQ_OCPM0 BITFIELD(18, 18)
#define EVE_CONTROL__EVE_PM_STAT1__STBY_MDISCREQ_OCPM0__POS 18

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__IDLE_SDISCONNECT_ACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__IDLE_SDISCONNECT_ACK BITFIELD(17, 17)
#define EVE_CONTROL__EVE_PM_STAT1__IDLE_SDISCONNECT_ACK__POS 17

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__IDLE_SDISCONNECT_REQ   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__IDLE_SDISCONNECT_REQ BITFIELD(16, 16)
#define EVE_CONTROL__EVE_PM_STAT1__IDLE_SDISCONNECT_REQ__POS 16

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__EVE_IDLE_INTR_DISABLE   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__EVE_IDLE_INTR_DISABLE BITFIELD(15, 15)
#define EVE_CONTROL__EVE_PM_STAT1__EVE_IDLE_INTR_DISABLE__POS 15

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__TPTC1_MWAIT   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__TPTC1_MWAIT        BITFIELD(14, 14)
#define EVE_CONTROL__EVE_PM_STAT1__TPTC1_MWAIT__POS   14

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__TPTC0_MWAIT   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__TPTC0_MWAIT        BITFIELD(13, 13)
#define EVE_CONTROL__EVE_PM_STAT1__TPTC0_MWAIT__POS   13

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__EVE_PCACHE_OCP_BUSY   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__EVE_PCACHE_OCP_BUSY BITFIELD(12, 12)
#define EVE_CONTROL__EVE_PM_STAT1__EVE_PCACHE_OCP_BUSY__POS 12

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__EVE_CONTROL_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__EVE_CONTROL_SIDLEACK BITFIELD(11, 11)
#define EVE_CONTROL__EVE_PM_STAT1__EVE_CONTROL_SIDLEACK__POS 11

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__SMSET_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__SMSET_SIDLEACK     BITFIELD(10, 10)
#define EVE_CONTROL__EVE_PM_STAT1__SMSET_SIDLEACK__POS 10

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__L2_EVE_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__L2_EVE_SIDLEACK    BITFIELD(9, 9)
#define EVE_CONTROL__EVE_PM_STAT1__L2_EVE_SIDLEACK__POS 9

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__MMU1_CONFIG_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__MMU1_CONFIG_SIDLEACK BITFIELD(8, 8)
#define EVE_CONTROL__EVE_PM_STAT1__MMU1_CONFIG_SIDLEACK__POS 8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__MMU1_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__MMU1_SIDLEACK      BITFIELD(7, 7)
#define EVE_CONTROL__EVE_PM_STAT1__MMU1_SIDLEACK__POS 7

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__MMU0_CONFIG_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__MMU0_CONFIG_SIDLEACK BITFIELD(6, 6)
#define EVE_CONTROL__EVE_PM_STAT1__MMU0_CONFIG_SIDLEACK__POS 6

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__MMU0_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__MMU0_SIDLEACK      BITFIELD(5, 5)
#define EVE_CONTROL__EVE_PM_STAT1__MMU0_SIDLEACK__POS 5

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__SCTM_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__SCTM_SIDLEACK      BITFIELD(4, 4)
#define EVE_CONTROL__EVE_PM_STAT1__SCTM_SIDLEACK__POS 4

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__TPCC_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__TPCC_SIDLEACK      BITFIELD(3, 3)
#define EVE_CONTROL__EVE_PM_STAT1__TPCC_SIDLEACK__POS 3

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__TPTC1_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__TPTC1_SIDLEACK     BITFIELD(2, 2)
#define EVE_CONTROL__EVE_PM_STAT1__TPTC1_SIDLEACK__POS 2

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__TPTC0_SIDLEACK   
 *
 * @BRIEF        Readable state of internal power management handshake - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__TPTC0_SIDLEACK     BITFIELD(1, 1)
#define EVE_CONTROL__EVE_PM_STAT1__TPTC0_SIDLEACK__POS 1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_PM_STAT1__SUBMODULE_IDLE_REQ   
 *
 * @BRIEF        Bitfield description is not available - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_PM_STAT1__SUBMODULE_IDLE_REQ BITFIELD(0, 0)
#define EVE_CONTROL__EVE_PM_STAT1__SUBMODULE_IDLE_REQ__POS 0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DBGOUT__VALUE   
 *
 * @BRIEF        Read returns state of eve_dbgout bus. - (RO) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DBGOUT__VALUE                BITFIELD(31, 8)
#define EVE_CONTROL__EVE_DBGOUT__VALUE__POS           8

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_DBGOUT__GROUP   
 *
 * @BRIEF        Debug Group Output control : mux select  0x0 : disabled /  
 *               all debug outputs driven to 0x0.  0x1 : select output group1 
 *                0x2 : select output group2  :  0xN : select output groupN  
 *               Others - reserved - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_DBGOUT__GROUP                BITFIELD(3, 0)
#define EVE_CONTROL__EVE_DBGOUT__GROUP__POS           0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_RSVD0__VAL   
 *
 * @BRIEF        Value  This register is reserved for any necessary ECOs that 
 *               may be required later in the design cycle. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_RSVD0__VAL                   BITFIELD(31, 0)
#define EVE_CONTROL__EVE_RSVD0__VAL__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_RSVD1__VAL   
 *
 * @BRIEF        Value  This register is reserved for any necessary ECOs that 
 *               may be required later in the design cycle. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_RSVD1__VAL                   BITFIELD(31, 0)
#define EVE_CONTROL__EVE_RSVD1__VAL__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EVE_CONTROL__EVE_TEST__VAL   
 *
 * @BRIEF        Test value  This register has no function /  other than 
 *               being writeable/readable. - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EVE_CONTROL__EVE_TEST__VAL                    BITFIELD(31, 0)
#define EVE_CONTROL__EVE_TEST__VAL__POS               0


/*
 * List of register bitfields values for component EVE_CONTROL
 *
 */


#ifdef __cplusplus
}
#endif
#endif  /* __EVE_CONTROL_CRED_H */
 
