\hypertarget{struct_s_c_b___type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{SCB\_Type@{SCB\_Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}{C\+P\+U\+ID}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}{I\+C\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}{A\+I\+R\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}{S\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}{S\+HP}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}{S\+H\+C\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}{V\+T\+OR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}{S\+HP}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}{C\+F\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}{H\+F\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}{D\+F\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}{M\+M\+F\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}{B\+F\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}{A\+F\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}{P\+FR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}{D\+FR}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}{A\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}{M\+M\+FR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}{I\+S\+AR}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}{C\+P\+A\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aa71bce1c6b3b85a1625a4bf040db7234}{S\+F\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\+CB). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}\label{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}} 
\index{SCB\_Type@{SCB\_Type}!ADR@{ADR}}
\index{ADR@{ADR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t A\+DR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register \mbox{\Hypertarget{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}\label{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}} 
\index{SCB\_Type@{SCB\_Type}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+F\+SR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}\label{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}} 
\index{SCB\_Type@{SCB\_Type}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+I\+R\+CR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register \mbox{\Hypertarget{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}\label{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}} 
\index{SCB\_Type@{SCB\_Type}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+F\+AR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register \mbox{\Hypertarget{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}\label{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}} 
\index{SCB\_Type@{SCB\_Type}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+CR}

Offset\+: 0x014 (R/W) Configuration Control Register \mbox{\Hypertarget{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}\label{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}} 
\index{SCB\_Type@{SCB\_Type}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+SR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}\label{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}} 
\index{SCB\_Type@{SCB\_Type}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+P\+A\+CR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register \mbox{\Hypertarget{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}\label{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}} 
\index{SCB\_Type@{SCB\_Type}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+P\+U\+ID}

Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register \mbox{\Hypertarget{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}\label{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}} 
\index{SCB\_Type@{SCB\_Type}!DFR@{DFR}}
\index{DFR@{DFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}\label{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}} 
\index{SCB\_Type@{SCB\_Type}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+SR}

Offset\+: 0x030 (R/W) Debug Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}\label{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}} 
\index{SCB\_Type@{SCB\_Type}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t H\+F\+SR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}\label{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}} 
\index{SCB\_Type@{SCB\_Type}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+C\+SR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register \mbox{\Hypertarget{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}\label{struct_s_c_b___type_abdeaebf965a4ca1dfde816cab85f1156}} 
\index{SCB\_Type@{SCB\_Type}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+S\+AR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register \mbox{\Hypertarget{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}\label{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}} 
\index{SCB\_Type@{SCB\_Type}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+M\+F\+AR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register \mbox{\Hypertarget{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}\label{struct_s_c_b___type_a037095d7dc8c30536cab793e28329c45}} 
\index{SCB\_Type@{SCB\_Type}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t M\+M\+FR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}\label{struct_s_c_b___type_a0c3c74d90886d6f470882c63c0e60bfe}} 
\index{SCB\_Type@{SCB\_Type}!PFR@{PFR}}
\index{PFR@{PFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+FR}

Offset\+: 0x040 (R/ ) Processor Feature Register \mbox{\Hypertarget{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}\label{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}} 
\index{SCB\_Type@{SCB\_Type}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

\mbox{\Hypertarget{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{SCB\_Type@{SCB\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

\mbox{\Hypertarget{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}\label{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}} 
\index{SCB\_Type@{SCB\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+CR}

Offset\+: 0x010 (R/W) System Control Register \mbox{\Hypertarget{struct_s_c_b___type_aa71bce1c6b3b85a1625a4bf040db7234}\label{struct_s_c_b___type_aa71bce1c6b3b85a1625a4bf040db7234}} 
\index{SCB\_Type@{SCB\_Type}!SFCR@{SFCR}}
\index{SFCR@{SFCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SFCR}{SFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+F\+CR}

Offset\+: 0x290 (R/W) Security Features Register \mbox{\Hypertarget{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}\label{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}} 
\index{SCB\_Type@{SCB\_Type}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+C\+SR}

Offset\+: 0x024 (R/W) System Handler Control and State Register \mbox{\Hypertarget{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}\label{struct_s_c_b___type_af6c413ed8c7d1b792a91f01e13b47adf}} 
\index{SCB\_Type@{SCB\_Type}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHP}{SHP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+HP}

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}\label{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}} 
\index{SCB\_Type@{SCB\_Type}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHP}{SHP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+HP\mbox{[}12\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}\label{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}} 
\index{SCB\_Type@{SCB\_Type}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t V\+T\+OR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
