A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     1


MACRO ASSEMBLER A51 V8.01
OBJECT MODULE PLACED IN ../LE1/lib/HAL/hal_flash.OBJ
ASSEMBLER INVOKED BY: C:\KEIL\C51\BIN\A51.exe ../LE1/lib/HAL/hal_flash.src

LOC  OBJ            LINE     SOURCE

                       1     ; ../LE1/lib/HAL/hal_flash.SRC generated from: ../LE1/lib/HAL/hal_flash.c
                       2     ; COMPILER INVOKED BY:
                       3     ;        C:\KEIL\C51\BIN\C51.exe ../LE1/lib/HAL/hal_flash.c INCDIR(../LE1/include) BROWSE D
                             EBUG CD SB OMF2 WL(0) PREPRINT SRC
                       4     
                       5     $nomod51 
                       6     
                       7     NAME    ___LE1_LIB_HAL_HAL_FLASH
                       8     
  009B                 9     TB80    BIT     098H.3
  00BE                10     SPISSTAT        DATA    0BEH
  00C8                11     T2I0    BIT     0C8H.0
  00C3                12     CCH1    DATA    0C3H
  0080                13     P0      DATA    080H
  00C9                14     T2I1    BIT     0C8H.1
  00DF                15     CCPDATO DATA    0DFH
  00C5                16     CCH2    DATA    0C5H
  0090                17     P1      DATA    090H
  00C7                18     CCH3    DATA    0C7H
  00A0                19     P2      DATA    0A0H
  009D                20     SM20    BIT     098H.5
  00B0                21     P3      DATA    0B0H
  00D6                22     AC      BIT     0D0H.6
  00C2                23     CCL1    DATA    0C2H
  00C4                24     CCL2    DATA    0C4H
  00DF                25     BD      BIT     0D8H.7
  00B8                26     RFSPI   BIT     0B8H.0
  00AF                27     EA      BIT     0A8H.7
  00CC                28     T2      DATA    0CCH
  00C6                29     CCL3    DATA    0C6H
  00B7                30     SPISRDSZ        DATA    0B7H
  00CB                31     T2R0    BIT     0C8H.3
  00CC                32     T2R1    BIT     0C8H.4
  00A8                33     IEN0    DATA    0A8H
  00B8                34     IEN1    DATA    0B8H
  00A5                35     WUCON   DATA    0A5H
  0085                36     DPH1    DATA    085H
  00DB                37     COMPCON DATA    0DBH
  00A3                38     CLKCTRL DATA    0A3H
  0084                39     DPL1    DATA    084H
  00CD                40     I2FR    BIT     0C8H.5
  00BB                41     WUPIN   BIT     0B8H.3
  00CE                42     I3FR    BIT     0C8H.6
  00FF                43     SPIMDAT DATA    0FFH
  00C7                44     EXF2    BIT     0C0H.7
  009C                45     REN0    BIT     098H.4
  00CA                46     T2CM    BIT     0C8H.2
  00B9                47     RF      BIT     0B8H.1
  00BD                48     WUIRQ   BIT     0B8H.5
  00E7                49     SPIRDAT DATA    0E7H
  00C1                50     CCEN    DATA    0C1H
  00E2                51     W2CON0  DATA    0E2H
  00BF                52     SPISDAT DATA    0BFH
  00D7                53     CY      BIT     0D0H.7
  00E1                54     W2CON1  DATA    0E1H
  00FB                55     FDCR    DATA    0FBH
  00E8                56     RFCE    BIT     0E8H.0
  00CB                57     CRCH    DATA    0CBH
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     2

  0081                58     SP      DATA    081H
  00D2                59     OV      BIT     0D0H.2
  00CA                60     CRCL    DATA    0CAH
  00AD                61     CLKLFCTRL       DATA    0ADH
  00B1                62     RSTREAS DATA    0B1H
  00CF                63     T2PS    BIT     0C8H.7
  00F9                64     FPCR    DATA    0F9H
  00BC                65     MISC    BIT     0B8H.4
  00A1                66     PWMDC0  DATA    0A1H
  00B4                67     RTC2CMP0        DATA    0B4H
  00A2                68     PWMDC1  DATA    0A2H
  00B5                69     RTC2CMP1        DATA    0B5H
  0080                70     P00     BIT     080H.0
  00BA                71     S0RELH  DATA    0BAH
  0090                72     P10     BIT     090H.0
  0081                73     P01     BIT     080H.1
  0087                74     PCON    DATA    087H
  00A0                75     P20     BIT     0A0H.0
  0091                76     P11     BIT     090H.1
  0082                77     P02     BIT     080H.2
  00B0                78     P30     BIT     0B0H.0
  00A1                79     P21     BIT     0A0H.1
  0092                80     P12     BIT     090H.2
  0083                81     P03     BIT     080H.3
  00C2                82     SPIF    BIT     0C0H.2
  00FA                83     RDIS    BIT     0F8H.2
  00B1                84     P31     BIT     0B0H.1
  00A2                85     P22     BIT     0A0H.2
  0093                86     P13     BIT     090H.3
  0084                87     P04     BIT     080H.4
  00AA                88     S0RELL  DATA    0AAH
  00B2                89     P32     BIT     0B0H.2
  00A3                90     P23     BIT     0A0H.3
  0094                91     P14     BIT     090H.4
  0085                92     P05     BIT     080H.5
  00D9                93     W2SADR  DATA    0D9H
  0089                94     TMOD    DATA    089H
  0088                95     TCON    DATA    088H
  00B3                96     P33     BIT     0B0H.3
  00A4                97     P24     BIT     0A0H.4
  0095                98     P15     BIT     090H.5
  0086                99     P06     BIT     080H.6
  00B4               100     P34     BIT     0B0H.4
  00A5               101     P25     BIT     0A0H.5
  0096               102     P16     BIT     090H.6
  0087               103     P07     BIT     080H.7
  00C2               104     CC1     DATA    0C2H
  00B5               105     P35     BIT     0B0H.5
  00A6               106     P26     BIT     0A0H.6
  0097               107     P17     BIT     090H.7
  00C4               108     CC2     DATA    0C4H
  00B6               109     P36     BIT     0B0H.6
  00A7               110     P27     BIT     0A0H.7
  00C6               111     CC3     DATA    0C6H
  00B7               112     P37     BIT     0B0H.7
  00EA               113     RFCKEN  BIT     0E8H.2
  00F8               114     WPEN    BIT     0F8H.0
  00DD               115     CCPDATIA        DATA    0DDH
  00DE               116     CCPDATIB        DATA    0DEH
  0089               117     IE0     BIT     088H.1
  00FC               118     RDYN    BIT     0F8H.4
  008B               119     IE1     BIT     088H.3
  00CF               120     WUOPC0  DATA    0CFH
  00F0               121     B       DATA    0F0H
  00E9               122     MD0     DATA    0E9H
  00CE               123     WUOPC1  DATA    0CEH
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     3

  00A7               124     MEMCON  DATA    0A7H
  00EA               125     MD1     DATA    0EAH
  00D7               126     RNGDAT  DATA    0D7H
  00EB               127     MD2     DATA    0EBH
  00EC               128     MD3     DATA    0ECH
  00ED               129     MD4     DATA    0EDH
  00AF               130     WDSV    DATA    0AFH
  00EE               131     MD5     DATA    0EEH
  00E0               132     ACC     DATA    0E0H
  00DC               133     POFCON  DATA    0DCH
  00AC               134     ES0     BIT     0A8H.4
  00A9               135     ET0     BIT     0A8H.1
  00A9               136     IP0     DATA    0A9H
  00AB               137     ET1     BIT     0A8H.3
  008D               138     TF0     BIT     088H.5
  00B9               139     IP1     DATA    0B9H
  00AD               140     ET2     BIT     0A8H.5
  0098               141     RI0     BIT     098H.0
  008F               142     TF1     BIT     088H.7
  00C0               143     RFSPIF  BIT     0C0H.0
  00C6               144     TF2     BIT     0C0H.6
  00FC               145     SPIMCON0        DATA    0FCH
  00D6               146     RNGCTL  DATA    0D6H
  008C               147     TH0     DATA    08CH
  00A8               148     EX0     BIT     0A8H.0
  0099               149     TI0     BIT     098H.1
  0088               150     IT0     BIT     088H.0
  00FD               151     SPIMCON1        DATA    0FDH
  008D               152     TH1     DATA    08DH
  00AA               153     EX1     BIT     0A8H.2
  008A               154     IT1     BIT     088H.2
  00CD               155     TH2     DATA    0CDH
  00AE               156     OPMCON  DATA    0AEH
  00D0               157     P       BIT     0D0H.0
  009F               158     SM0     BIT     098H.7
  008A               159     TL0     DATA    08AH
  009E               160     SM1     BIT     098H.6
  00E4               161     SPIRCON0        DATA    0E4H
  008B               162     TL1     DATA    08BH
  00E5               163     SPIRCON1        DATA    0E5H
  00CC               164     TL2     DATA    0CCH
  00BC               165     SPISCON0        DATA    0BCH
  00BD               166     SPISCON1        DATA    0BDH
  00D3               167     RS0     BIT     0D0H.3
  008C               168     TR0     BIT     088H.4
  00D4               169     RS1     BIT     0D0H.4
  00B2               170     PWMCON  DATA    0B2H
  008E               171     TR1     BIT     088H.6
  00CA               172     CRC     DATA    0CAH
  00A6               173     INTEXP  DATA    0A6H
  00C3               174     WUPINF  BIT     0C0H.3
  00FA               175     FCR     DATA    0FAH
  00D3               176     ADCCON1 DATA    0D3H
  00D2               177     ADCCON2 DATA    0D2H
  0083               178     DPH     DATA    083H
  00D1               179     ADCCON3 DATA    0D1H
  00C1               180     RFF     BIT     0C0H.1
  0093               181     P0DIR   DATA    093H
  0082               182     DPL     DATA    082H
  009E               183     P0CON   DATA    09EH
  0099               184     S0BUF   DATA    099H
  0094               185     P1DIR   DATA    094H
  009F               186     P1CON   DATA    09FH
  0095               187     P2DIR   DATA    095H
  00BF               188     EXEN2   BIT     0B8H.7
  00DA               189     W2DAT   DATA    0DAH
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     4

  0097               190     P2CON   DATA    097H
  0096               191     P3DIR   DATA    096H
  00A4               192     PWRDWN  DATA    0A4H
  0098               193     S0CON   DATA    098H
  008F               194     P3CON   DATA    08FH
  00B6               195     RTC2CPT00       DATA    0B6H
  00D8               196     ADCON   DATA    0D8H
  00AC               197     RTC2CPT10       DATA    0ACH
  00AB               198     RTC2CPT01       DATA    0ABH
  00C8               199     T2CON   DATA    0C8H
  0092               200     DPS     DATA    092H
  00FD               201     WEN     BIT     0F8H.5
  00F8               202     FSR     DATA    0F8H
  00D4               203     ADCDATH DATA    0D4H
  00C9               204     MPAGE   DATA    0C9H
  00BA               205     SPI     BIT     0B8H.2
  00F9               206     RDEND   BIT     0F8H.1
  00D5               207     ADCDATL DATA    0D5H
  00FB               208     INFEN   BIT     0F8H.3
  00FF               209     MCDIS   BIT     0F8H.7
  00C5               210     WUF     BIT     0C0H.5
  00C4               211     MISCF   BIT     0C0H.4
  00EF               212     ARCON   DATA    0EFH
  00D5               213     F0      BIT     0D0H.5
  00FE               214     STP     BIT     0F8H.6
  00FE               215     SPIMSTAT        DATA    0FEH
  00E8               216     RFCON   DATA    0E8H
  00D0               217     PSW     DATA    0D0H
  009A               218     RB80    BIT     098H.2
  00C0               219     IRCON   DATA    0C0H
  00E9               220     RFCSN   BIT     0E8H.1
  00E6               221     SPIRSTAT        DATA    0E6H
  00B3               222     RTC2CON DATA    0B3H
                     223     ?PR?_hal_flash_page_erase?___LE1_LIB_HAL_HAL_FLASH SEGMENT CODE 
                     224     ?PR?_hal_flash_byte_write?___LE1_LIB_HAL_HAL_FLASH SEGMENT CODE 
                     225     ?PR?_hal_flash_bytes_write?___LE1_LIB_HAL_HAL_FLASH SEGMENT CODE 
                     226     ?DT?_hal_flash_bytes_write?___LE1_LIB_HAL_HAL_FLASH SEGMENT DATA OVERLAYABLE
                     227     ?PR?_hal_flash_byte_read?___LE1_LIB_HAL_HAL_FLASH SEGMENT CODE 
                     228     ?PR?_hal_flash_bytes_read?___LE1_LIB_HAL_HAL_FLASH SEGMENT CODE 
                     229     ?DT?_hal_flash_bytes_read?___LE1_LIB_HAL_HAL_FLASH SEGMENT DATA OVERLAYABLE
                     230             EXTRN   CODE (?C?CLDPTR)
                     231             EXTRN   CODE (?C?CSTPTR)
                     232             PUBLIC  ?_hal_flash_bytes_read?BYTE
                     233             PUBLIC  _hal_flash_bytes_read
                     234             PUBLIC  _hal_flash_byte_read
                     235             PUBLIC  ?_hal_flash_bytes_write?BYTE
                     236             PUBLIC  _hal_flash_bytes_write
                     237             PUBLIC  _hal_flash_byte_write
                     238             PUBLIC  _hal_flash_page_erase
                     239     
----                 240             RSEG  ?DT?_hal_flash_bytes_read?___LE1_LIB_HAL_HAL_FLASH
0000                 241     ?_hal_flash_bytes_read?BYTE:
0000                 242               a?451:   DS   2
0002                 243               p?452:   DS   3
0005                 244             ORG  5
0005                 245               n?453:   DS   2
                     246     
----                 247             RSEG  ?DT?_hal_flash_bytes_write?___LE1_LIB_HAL_HAL_FLASH
0000                 248     ?_hal_flash_bytes_write?BYTE:
0000                 249               a?244:   DS   2
0002                 250             ORG  2
0002                 251               p?245:   DS   3
0005                 252             ORG  5
0005                 253               n?246:   DS   2
                     254     ; /* Copyright (c) 2008 Nordic Semiconductor. All Rights Reserved.
                     255     ;  *
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     5

                     256     ;  * The information contained herein is property of Nordic Semiconductor ASA.
                     257     ;  * Terms and conditions of usage are described in detail in NORDIC
                     258     ;  * SEMICONDUCTOR STANDARD SOFTWARE LICENSE AGREEMENT. 
                     259     ;  *
                     260     ;  * Licensees are granted free, non-transferable use of the information. NO
                     261     ;  * WARRENTY of ANY KIND is provided. This heading must NOT be removed from
                     262     ;  * the file.
                     263     ;  *
                     264     ;  * $LastChangedRevision:$
                     265     ;  */ 
                     266     ; 
                     267     ; /** @file
                     268     ;  *@brief Implementation of hal_flash
                     269     ;  */
                     270     ; 
                     271     ; #include <Nordic/reg24le1.h>
                     272     ; #include <HAL/hal_flash.h>
                     273     ; 
                     274     ; void hal_flash_page_erase(unsigned char pn)
                     275     
----                 276             RSEG  ?PR?_hal_flash_page_erase?___LE1_LIB_HAL_HAL_FLASH
0000                 277     _hal_flash_page_erase:
                     278             USING   0
                     279                             ; SOURCE LINE # 21
                     280     ;---- Variable 'pn?040' assigned to Register 'R7' ----
                     281     ; { 
                     282                             ; SOURCE LINE # 22
                     283     ;   // Save interrupt enable state and disable interrupts:
                     284     ;   F0 = EA;
                     285                             ; SOURCE LINE # 24
0000 A2AF            286             MOV     C,EA
0002 92D5            287             MOV     F0,C
                     288     ;   EA = 0;
                     289                             ; SOURCE LINE # 25
0004 C2AF            290             CLR     EA
                     291     ;   
                     292     ;   // Enable flash write operation:
                     293     ;   WEN = 1; 
                     294                             ; SOURCE LINE # 28
0006 D2FD            295             SETB    WEN
                     296     ;   
                     297     ;   // Write the page address to FCR to start the page erase operation. This
                     298     ;   // operation is "self timed" when executing from the flash; the CPU will
                     299     ;   // halt until the operation is finished:
                     300     ;   FCR = pn;
                     301                             ; SOURCE LINE # 33
0008 8FFA            302             MOV     FCR,R7
000A                 303     ?C0001:
                     304     ; 
                     305     ;   // When running from XDATA RAM we need to wait for the operation to finish:
                     306     ;   while(RDYN == 1)
                     307                             ; SOURCE LINE # 36
000A 20FCFD          308             JB      RDYN,?C0001
000D                 309     ?C0002:
                     310     ;     ;
                     311     ;  
                     312     ;   WEN = 0;
                     313                             ; SOURCE LINE # 39
000D C2FD            314             CLR     WEN
                     315     ;   
                     316     ;   EA = F0; // Restore interrupt enable state  
                     317                             ; SOURCE LINE # 41
000F A2D5            318             MOV     C,F0
0011 92AF            319             MOV     EA,C
                     320     ; }
                     321                             ; SOURCE LINE # 42
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     6

0013 22              322             RET     
                     323     ; END OF _hal_flash_page_erase
                     324     
                     325     ; 
                     326     ; void hal_flash_byte_write(unsigned int a, unsigned char b)
                     327     
----                 328             RSEG  ?PR?_hal_flash_byte_write?___LE1_LIB_HAL_HAL_FLASH
0000                 329     _hal_flash_byte_write:
                     330             USING   0
                     331                             ; SOURCE LINE # 44
                     332     ;---- Variable 'b?142' assigned to Register 'R5' ----
                     333     ;---- Variable 'a?141' assigned to Register 'R6/R7' ----
                     334     ; {
                     335                             ; SOURCE LINE # 45
                     336     ;   unsigned char xdata *data pb;
                     337     ;     
                     338     ;   // Save interrupt enable state and disable interrupts:
                     339     ;   F0 = EA;
                     340                             ; SOURCE LINE # 49
0000 A2AF            341             MOV     C,EA
0002 92D5            342             MOV     F0,C
                     343     ;   EA = 0;
                     344                             ; SOURCE LINE # 50
0004 C2AF            345             CLR     EA
                     346     ;   
                     347     ;   // Enable flash write operation:
                     348     ;   WEN = 1;
                     349                             ; SOURCE LINE # 53
0006 D2FD            350             SETB    WEN
                     351     ;   
                     352     ;   // Enable program memory write mode:
                     353     ;   PCON |= 0x10;
                     354                             ; SOURCE LINE # 56
0008 438710          355             ORL     PCON,#010H
                     356     ;   
                     357     ;   // Write the byte directly to the flash. This operation is "self timed" when
                     358     ;   // executing from the flash; the CPU will halt until the operation is
                     359     ;   // finished:
                     360     ;   pb = (unsigned char xdata *)a;
                     361                             ; SOURCE LINE # 61
                     362     ;---- Variable 'pb?143' assigned to Register 'DPTR' ----
000B 8F82            363             MOV     DPL,R7
000D 8E83            364             MOV     DPH,R6
                     365     ;   *pb = b;
                     366                             ; SOURCE LINE # 62
000F ED              367             MOV     A,R5
0010 F0              368             MOVX    @DPTR,A
0011                 369     ?C0004:
                     370     ; 
                     371     ;   // When running from XDATA RAM we need to wait for the operation to finish:
                     372     ;   while(RDYN == 1)
                     373                             ; SOURCE LINE # 65
0011 20FCFD          374             JB      RDYN,?C0004
0014                 375     ?C0005:
                     376     ;     ;
                     377     ;   // Disable program memory write mode:
                     378     ;   PCON &= ~0x10;
                     379                             ; SOURCE LINE # 68
0014 5387EF          380             ANL     PCON,#0EFH
                     381     ;   
                     382     ;   WEN = 0;
                     383                             ; SOURCE LINE # 70
0017 C2FD            384             CLR     WEN
                     385     ;     
                     386     ;   EA = F0; // Restore interrupt enable state
                     387                             ; SOURCE LINE # 72
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     7

0019 A2D5            388             MOV     C,F0
001B 92AF            389             MOV     EA,C
                     390     ; }
                     391                             ; SOURCE LINE # 73
001D 22              392             RET     
                     393     ; END OF _hal_flash_byte_write
                     394     
                     395     ; 
                     396     ; void hal_flash_bytes_write(unsigned int a, unsigned char *p , unsigned int n)
                     397     
----                 398             RSEG  ?PR?_hal_flash_bytes_write?___LE1_LIB_HAL_HAL_FLASH
0000                 399     _hal_flash_bytes_write:
                     400             USING   0
                     401                             ; SOURCE LINE # 75
                     402     ;---- Variable 'pb?247' assigned to Register 'R4/R5' ----
0000 8B00     F      403             MOV     p?245,R3
0002 8A00     F      404             MOV     p?245+01H,R2
0004 8900     F      405             MOV     p?245+02H,R1
                     406     ;---- Variable 'a?244' assigned to Register 'R6/R7' ----
                     407     ; {
                     408                             ; SOURCE LINE # 76
                     409     ;   unsigned char xdata *data pb;
                     410     ;   unsigned char x;
                     411     ; 
                     412     ;   // Save interrupt enable state and disable interrupts:
                     413     ;   F0 = EA;
                     414                             ; SOURCE LINE # 81
0006 A2AF            415             MOV     C,EA
0008 92D5            416             MOV     F0,C
                     417     ;   EA = 0;
                     418                             ; SOURCE LINE # 82
000A C2AF            419             CLR     EA
                     420     ; 
                     421     ;   // Enable flash write operation:
                     422     ;   WEN = 1;
                     423                             ; SOURCE LINE # 85
000C D2FD            424             SETB    WEN
                     425     ; 
                     426     ;   // Write the bytes directly to the flash. This operation is
                     427     ;   // "self timed"; the CPU will halt until the operation is
                     428     ;   // finished:
                     429     ;   pb = (unsigned char xdata *)a;
                     430                             ; SOURCE LINE # 90
000E AC06            431             MOV     R4,AR6
0010 AD07            432             MOV     R5,AR7
0012                 433     ?C0007:
                     434     ;   while(n--)
                     435                             ; SOURCE LINE # 91
0012 E500     F      436             MOV     A,n?246+01H
0014 1500     F      437             DEC     n?246+01H
0016 AE00     F      438             MOV     R6,n?246
0018 7002            439             JNZ     ?C0016
001A 1500     F      440             DEC     n?246
001C                 441     ?C0016:
001C 4E              442             ORL     A,R6
001D 6029            443             JZ      ?C0008
                     444     ;   {
                     445                             ; SOURCE LINE # 92
                     446     ;       x = *p;
                     447                             ; SOURCE LINE # 93
001F AB00     F      448             MOV     R3,p?245
0021 AA00     F      449             MOV     R2,p?245+01H
0023 A900     F      450             MOV     R1,p?245+02H
0025 120000   F      451             LCALL   ?C?CLDPTR
                     452     ;---- Variable 'x?248' assigned to Register 'R7' ----
                     453     ;               
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     8

                     454     ;       PCON |= 0x10;
                     455                             ; SOURCE LINE # 95
0028 438710          456             ORL     PCON,#010H
                     457     ;       *pb = x;        
                     458                             ; SOURCE LINE # 96
002B 8D82            459             MOV     DPL,R5
002D 8C83            460             MOV     DPH,R4
002F F0              461             MOVX    @DPTR,A
                     462     ;       PCON &= ~0x10;
                     463                             ; SOURCE LINE # 97
0030 5387EF          464             ANL     PCON,#0EFH
                     465     ;    
                     466     ;     pb++;
                     467                             ; SOURCE LINE # 99
0033 0D              468             INC     R5
0034 BD0001          469             CJNE    R5,#00H,?C0017
0037 0C              470             INC     R4
0038                 471     ?C0017:
                     472     ;     p++;
                     473                             ; SOURCE LINE # 100
0038 7401            474             MOV     A,#01H
003A 2500     F      475             ADD     A,p?245+02H
003C F500     F      476             MOV     p?245+02H,A
003E E4              477             CLR     A
003F 3500     F      478             ADDC    A,p?245+01H
0041 F500     F      479             MOV     p?245+01H,A
0043                 480     ?C0009:
                     481     ; 
                     482     ;     //                                                                                   
                                                                                                           
                     483     ;     // When running from XDATA RAM we need to wait for the operation to
                     484     ;     // finish:
                     485     ;     while(RDYN == 1)
                     486                             ; SOURCE LINE # 105
0043 30FCCC          487             JNB     RDYN,?C0007
0046 80FB            488             SJMP    ?C0009
                     489     ;       ;
                     490     ;   }
                     491                             ; SOURCE LINE # 107
0048                 492     ?C0008:
                     493     ;   // Disable program memory write mode:
                     494     ;   PCON &= ~0x10;
                     495                             ; SOURCE LINE # 109
0048 5387EF          496             ANL     PCON,#0EFH
                     497     ;   
                     498     ;   WEN = 0;
                     499                             ; SOURCE LINE # 111
004B C2FD            500             CLR     WEN
                     501     ; 
                     502     ;   EA = F0; // Restore interrupt enable state
                     503                             ; SOURCE LINE # 113
004D A2D5            504             MOV     C,F0
004F 92AF            505             MOV     EA,C
                     506     ; }
                     507                             ; SOURCE LINE # 114
0051 22              508             RET     
                     509     ; END OF _hal_flash_bytes_write
                     510     
                     511     ; 
                     512     ; unsigned char hal_flash_byte_read(unsigned int a)
                     513     
----                 514             RSEG  ?PR?_hal_flash_byte_read?___LE1_LIB_HAL_HAL_FLASH
0000                 515     _hal_flash_byte_read:
                     516             USING   0
                     517                             ; SOURCE LINE # 116
                     518     ;---- Variable 'a?349' assigned to Register 'R6/R7' ----
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE     9

                     519     ; {
                     520                             ; SOURCE LINE # 117
                     521     ;   unsigned char code *pb = (unsigned char code *)a;
                     522                             ; SOURCE LINE # 118
                     523     ;---- Variable 'pb?350' assigned to Register 'DPTR' ----
0000 8F82            524             MOV     DPL,R7
0002 8E83            525             MOV     DPH,R6
                     526     ;   return *pb;
                     527                             ; SOURCE LINE # 119
0004 E4              528             CLR     A
0005 93              529             MOVC    A,@A+DPTR
0006 FF              530             MOV     R7,A
                     531     ; }
                     532                             ; SOURCE LINE # 120
0007                 533     ?C0012:
0007 22              534             RET     
                     535     ; END OF _hal_flash_byte_read
                     536     
                     537     ; 
                     538     ; void hal_flash_bytes_read(unsigned int a, unsigned char *p, unsigned int n)
                     539     
----                 540             RSEG  ?PR?_hal_flash_bytes_read?___LE1_LIB_HAL_HAL_FLASH
0000                 541     _hal_flash_bytes_read:
                     542             USING   0
                     543                             ; SOURCE LINE # 122
                     544     ;---- Variable 'p?452' assigned to Register 'R1/R2/R3' ----
                     545     ;---- Variable 'a?451' assigned to Register 'R6/R7' ----
                     546     ; {  
                     547                             ; SOURCE LINE # 123
                     548     ;   unsigned char code *pb = (unsigned char code *)a;
                     549                             ; SOURCE LINE # 124
                     550     ;---- Variable 'pb?454' assigned to Register 'R6/R7' ----
0000                 551     ?C0013:
                     552     ;   while(n--)
                     553                             ; SOURCE LINE # 125
0000 E500     F      554             MOV     A,n?453+01H
0002 1500     F      555             DEC     n?453+01H
0004 AC00     F      556             MOV     R4,n?453
0006 7002            557             JNZ     ?C0018
0008 1500     F      558             DEC     n?453
000A                 559     ?C0018:
000A 4C              560             ORL     A,R4
000B 6017            561             JZ      ?C0015
                     562     ;   {
                     563                             ; SOURCE LINE # 126
                     564     ;     *p = *pb;
                     565                             ; SOURCE LINE # 127
000D 8F82            566             MOV     DPL,R7
000F 8E83            567             MOV     DPH,R6
0011 E4              568             CLR     A
0012 93              569             MOVC    A,@A+DPTR
0013 120000   F      570             LCALL   ?C?CSTPTR
                     571     ;     pb++;
                     572                             ; SOURCE LINE # 128
0016 0F              573             INC     R7
0017 BF0001          574             CJNE    R7,#00H,?C0019
001A 0E              575             INC     R6
001B                 576     ?C0019:
                     577     ;     p++;
                     578                             ; SOURCE LINE # 129
001B 7401            579             MOV     A,#01H
001D 29              580             ADD     A,R1
001E F9              581             MOV     R1,A
001F E4              582             CLR     A
0020 3A              583             ADDC    A,R2
0021 FA              584             MOV     R2,A
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE    10

                     585     ;   }
                     586                             ; SOURCE LINE # 130
0022 80DC            587             SJMP    ?C0013
                     588     ; }
                     589                             ; SOURCE LINE # 131
0024                 590     ?C0015:
0024 22              591             RET     
                     592     ; END OF _hal_flash_bytes_read
                     593     
                     594             END
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE    11

SYMBOL TABLE LISTING
------ ----- -------


N A M E                                    T Y P E  V A L U E   ATTRIBUTES

?C0001. . . . . . . . . . . . . . . . .    C ADDR   000AH   R   SEG=?PR?_HAL_FLASH_PAGE_ERASE?___LE1_LIB_HAL_HAL_FLASH
?C0002. . . . . . . . . . . . . . . . .    C ADDR   000DH   R   SEG=?PR?_HAL_FLASH_PAGE_ERASE?___LE1_LIB_HAL_HAL_FLASH
?C0004. . . . . . . . . . . . . . . . .    C ADDR   0011H   R   SEG=?PR?_HAL_FLASH_BYTE_WRITE?___LE1_LIB_HAL_HAL_FLASH
?C0005. . . . . . . . . . . . . . . . .    C ADDR   0014H   R   SEG=?PR?_HAL_FLASH_BYTE_WRITE?___LE1_LIB_HAL_HAL_FLASH
?C0007. . . . . . . . . . . . . . . . .    C ADDR   0012H   R   SEG=?PR?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
?C0008. . . . . . . . . . . . . . . . .    C ADDR   0048H   R   SEG=?PR?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
?C0009. . . . . . . . . . . . . . . . .    C ADDR   0043H   R   SEG=?PR?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
?C0012. . . . . . . . . . . . . . . . .    C ADDR   0007H   R   SEG=?PR?_HAL_FLASH_BYTE_READ?___LE1_LIB_HAL_HAL_FLASH
?C0013. . . . . . . . . . . . . . . . .    C ADDR   0000H   R   SEG=?PR?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
?C0015. . . . . . . . . . . . . . . . .    C ADDR   0024H   R   SEG=?PR?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
?C0016. . . . . . . . . . . . . . . . .    C ADDR   001CH   R   SEG=?PR?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
?C0017. . . . . . . . . . . . . . . . .    C ADDR   0038H   R   SEG=?PR?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
?C0018. . . . . . . . . . . . . . . . .    C ADDR   000AH   R   SEG=?PR?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
?C0019. . . . . . . . . . . . . . . . .    C ADDR   001BH   R   SEG=?PR?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
?C?CLDPTR . . . . . . . . . . . . . . .    C ADDR   -----       EXT
?C?CSTPTR . . . . . . . . . . . . . . .    C ADDR   -----       EXT
?DT?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAD SEG H  0007H       REL=UNIT
?DT?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HD SEG SH 0007H       REL=UNIT
?PR?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAC SEG H  0025H       REL=UNIT
?PR?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HC SEG SH 0052H       REL=UNIT
?PR?_HAL_FLASH_BYTE_READ?___LE1_LIB_HAL_HALC SEG    0008H       REL=UNIT
?PR?_HAL_FLASH_BYTE_WRITE?___LE1_LIB_HAL_HAC SEG H  001EH       REL=UNIT
?PR?_HAL_FLASH_PAGE_ERASE?___LE1_LIB_HAL_HAC SEG H  0014H       REL=UNIT
?_HAL_FLASH_BYTES_READ?BYTE . . . . . .    D ADDR   0000H   R   SEG=?DT?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
?_HAL_FLASH_BYTES_WRITE?BYTE. . . . . .    D ADDR   0000H   R   SEG=?DT?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
A?244 . . . . . . . . . . . . . . . . .    D ADDR   0000H   R   SEG=?DT?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
A?451 . . . . . . . . . . . . . . . . .    D ADDR   0000H   R   SEG=?DT?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
AC. . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.6 A   
ACC . . . . . . . . . . . . . . . . . .    D ADDR   00E0H   A   
ADCCON1 . . . . . . . . . . . . . . . .    D ADDR   00D3H   A   
ADCCON2 . . . . . . . . . . . . . . . .    D ADDR   00D2H   A   
ADCCON3 . . . . . . . . . . . . . . . .    D ADDR   00D1H   A   
ADCDATH . . . . . . . . . . . . . . . .    D ADDR   00D4H   A   
ADCDATL . . . . . . . . . . . . . . . .    D ADDR   00D5H   A   
ADCON . . . . . . . . . . . . . . . . .    D ADDR   00D8H   A   
AR6 . . . . . . . . . . . . . . . . . .    D ADDR   0006H   A   
AR7 . . . . . . . . . . . . . . . . . .    D ADDR   0007H   A   
ARCON . . . . . . . . . . . . . . . . .    D ADDR   00EFH   A   
B . . . . . . . . . . . . . . . . . . .    D ADDR   00F0H   A   
BD. . . . . . . . . . . . . . . . . . .    B ADDR   00D8H.7 A   
CC1 . . . . . . . . . . . . . . . . . .    D ADDR   00C2H   A   
CC2 . . . . . . . . . . . . . . . . . .    D ADDR   00C4H   A   
CC3 . . . . . . . . . . . . . . . . . .    D ADDR   00C6H   A   
CCEN. . . . . . . . . . . . . . . . . .    D ADDR   00C1H   A   
CCH1. . . . . . . . . . . . . . . . . .    D ADDR   00C3H   A   
CCH2. . . . . . . . . . . . . . . . . .    D ADDR   00C5H   A   
CCH3. . . . . . . . . . . . . . . . . .    D ADDR   00C7H   A   
CCL1. . . . . . . . . . . . . . . . . .    D ADDR   00C2H   A   
CCL2. . . . . . . . . . . . . . . . . .    D ADDR   00C4H   A   
CCL3. . . . . . . . . . . . . . . . . .    D ADDR   00C6H   A   
CCPDATIA. . . . . . . . . . . . . . . .    D ADDR   00DDH   A   
CCPDATIB. . . . . . . . . . . . . . . .    D ADDR   00DEH   A   
CCPDATO . . . . . . . . . . . . . . . .    D ADDR   00DFH   A   
CLKCTRL . . . . . . . . . . . . . . . .    D ADDR   00A3H   A   
CLKLFCTRL . . . . . . . . . . . . . . .    D ADDR   00ADH   A   
COMPCON . . . . . . . . . . . . . . . .    D ADDR   00DBH   A   
CRC . . . . . . . . . . . . . . . . . .    D ADDR   00CAH   A   
CRCH. . . . . . . . . . . . . . . . . .    D ADDR   00CBH   A   
CRCL. . . . . . . . . . . . . . . . . .    D ADDR   00CAH   A   
CY. . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.7 A   
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE    12

DPH . . . . . . . . . . . . . . . . . .    D ADDR   0083H   A   
DPH1. . . . . . . . . . . . . . . . . .    D ADDR   0085H   A   
DPL . . . . . . . . . . . . . . . . . .    D ADDR   0082H   A   
DPL1. . . . . . . . . . . . . . . . . .    D ADDR   0084H   A   
DPS . . . . . . . . . . . . . . . . . .    D ADDR   0092H   A   
EA. . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.7 A   
ES0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.4 A   
ET0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.1 A   
ET1 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.3 A   
ET2 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.5 A   
EX0 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.0 A   
EX1 . . . . . . . . . . . . . . . . . .    B ADDR   00A8H.2 A   
EXEN2 . . . . . . . . . . . . . . . . .    B ADDR   00B8H.7 A   
EXF2. . . . . . . . . . . . . . . . . .    B ADDR   00C0H.7 A   
F0. . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.5 A   
FCR . . . . . . . . . . . . . . . . . .    D ADDR   00FAH   A   
FDCR. . . . . . . . . . . . . . . . . .    D ADDR   00FBH   A   
FPCR. . . . . . . . . . . . . . . . . .    D ADDR   00F9H   A   
FSR . . . . . . . . . . . . . . . . . .    D ADDR   00F8H   A   
I2FR. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.5 A   
I3FR. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.6 A   
IE0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.1 A   
IE1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.3 A   
IEN0. . . . . . . . . . . . . . . . . .    D ADDR   00A8H   A   
IEN1. . . . . . . . . . . . . . . . . .    D ADDR   00B8H   A   
INFEN . . . . . . . . . . . . . . . . .    B ADDR   00F8H.3 A   
INTEXP. . . . . . . . . . . . . . . . .    D ADDR   00A6H   A   
IP0 . . . . . . . . . . . . . . . . . .    D ADDR   00A9H   A   
IP1 . . . . . . . . . . . . . . . . . .    D ADDR   00B9H   A   
IRCON . . . . . . . . . . . . . . . . .    D ADDR   00C0H   A   
IT0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.0 A   
IT1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.2 A   
MCDIS . . . . . . . . . . . . . . . . .    B ADDR   00F8H.7 A   
MD0 . . . . . . . . . . . . . . . . . .    D ADDR   00E9H   A   
MD1 . . . . . . . . . . . . . . . . . .    D ADDR   00EAH   A   
MD2 . . . . . . . . . . . . . . . . . .    D ADDR   00EBH   A   
MD3 . . . . . . . . . . . . . . . . . .    D ADDR   00ECH   A   
MD4 . . . . . . . . . . . . . . . . . .    D ADDR   00EDH   A   
MD5 . . . . . . . . . . . . . . . . . .    D ADDR   00EEH   A   
MEMCON. . . . . . . . . . . . . . . . .    D ADDR   00A7H   A   
MISC. . . . . . . . . . . . . . . . . .    B ADDR   00B8H.4 A   
MISCF . . . . . . . . . . . . . . . . .    B ADDR   00C0H.4 A   
MPAGE . . . . . . . . . . . . . . . . .    D ADDR   00C9H   A   
N?246 . . . . . . . . . . . . . . . . .    D ADDR   0005H   R   SEG=?DT?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
N?453 . . . . . . . . . . . . . . . . .    D ADDR   0005H   R   SEG=?DT?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
OPMCON. . . . . . . . . . . . . . . . .    D ADDR   00AEH   A   
OV. . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.2 A   
P . . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.0 A   
P0. . . . . . . . . . . . . . . . . . .    D ADDR   0080H   A   
P00 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.0 A   
P01 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.1 A   
P02 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.2 A   
P03 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.3 A   
P04 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.4 A   
P05 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.5 A   
P06 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.6 A   
P07 . . . . . . . . . . . . . . . . . .    B ADDR   0080H.7 A   
P0CON . . . . . . . . . . . . . . . . .    D ADDR   009EH   A   
P0DIR . . . . . . . . . . . . . . . . .    D ADDR   0093H   A   
P1. . . . . . . . . . . . . . . . . . .    D ADDR   0090H   A   
P10 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.0 A   
P11 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.1 A   
P12 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.2 A   
P13 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.3 A   
P14 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.4 A   
P15 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.5 A   
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE    13

P16 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.6 A   
P17 . . . . . . . . . . . . . . . . . .    B ADDR   0090H.7 A   
P1CON . . . . . . . . . . . . . . . . .    D ADDR   009FH   A   
P1DIR . . . . . . . . . . . . . . . . .    D ADDR   0094H   A   
P2. . . . . . . . . . . . . . . . . . .    D ADDR   00A0H   A   
P20 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.0 A   
P21 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.1 A   
P22 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.2 A   
P23 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.3 A   
P24 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.4 A   
P25 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.5 A   
P26 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.6 A   
P27 . . . . . . . . . . . . . . . . . .    B ADDR   00A0H.7 A   
P2CON . . . . . . . . . . . . . . . . .    D ADDR   0097H   A   
P2DIR . . . . . . . . . . . . . . . . .    D ADDR   0095H   A   
P3. . . . . . . . . . . . . . . . . . .    D ADDR   00B0H   A   
P30 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.0 A   
P31 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.1 A   
P32 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.2 A   
P33 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.3 A   
P34 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.4 A   
P35 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.5 A   
P36 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.6 A   
P37 . . . . . . . . . . . . . . . . . .    B ADDR   00B0H.7 A   
P3CON . . . . . . . . . . . . . . . . .    D ADDR   008FH   A   
P3DIR . . . . . . . . . . . . . . . . .    D ADDR   0096H   A   
P?245 . . . . . . . . . . . . . . . . .    D ADDR   0002H   R   SEG=?DT?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
P?452 . . . . . . . . . . . . . . . . .    D ADDR   0002H   R   SEG=?DT?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
PCON. . . . . . . . . . . . . . . . . .    D ADDR   0087H   A   
POFCON. . . . . . . . . . . . . . . . .    D ADDR   00DCH   A   
PSW . . . . . . . . . . . . . . . . . .    D ADDR   00D0H   A   
PWMCON. . . . . . . . . . . . . . . . .    D ADDR   00B2H   A   
PWMDC0. . . . . . . . . . . . . . . . .    D ADDR   00A1H   A   
PWMDC1. . . . . . . . . . . . . . . . .    D ADDR   00A2H   A   
PWRDWN. . . . . . . . . . . . . . . . .    D ADDR   00A4H   A   
RB80. . . . . . . . . . . . . . . . . .    B ADDR   0098H.2 A   
RDEND . . . . . . . . . . . . . . . . .    B ADDR   00F8H.1 A   
RDIS. . . . . . . . . . . . . . . . . .    B ADDR   00F8H.2 A   
RDYN. . . . . . . . . . . . . . . . . .    B ADDR   00F8H.4 A   
REN0. . . . . . . . . . . . . . . . . .    B ADDR   0098H.4 A   
RF. . . . . . . . . . . . . . . . . . .    B ADDR   00B8H.1 A   
RFCE. . . . . . . . . . . . . . . . . .    B ADDR   00E8H.0 A   
RFCKEN. . . . . . . . . . . . . . . . .    B ADDR   00E8H.2 A   
RFCON . . . . . . . . . . . . . . . . .    D ADDR   00E8H   A   
RFCSN . . . . . . . . . . . . . . . . .    B ADDR   00E8H.1 A   
RFF . . . . . . . . . . . . . . . . . .    B ADDR   00C0H.1 A   
RFSPI . . . . . . . . . . . . . . . . .    B ADDR   00B8H.0 A   
RFSPIF. . . . . . . . . . . . . . . . .    B ADDR   00C0H.0 A   
RI0 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.0 A   
RNGCTL. . . . . . . . . . . . . . . . .    D ADDR   00D6H   A   
RNGDAT. . . . . . . . . . . . . . . . .    D ADDR   00D7H   A   
RS0 . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.3 A   
RS1 . . . . . . . . . . . . . . . . . .    B ADDR   00D0H.4 A   
RSTREAS . . . . . . . . . . . . . . . .    D ADDR   00B1H   A   
RTC2CMP0. . . . . . . . . . . . . . . .    D ADDR   00B4H   A   
RTC2CMP1. . . . . . . . . . . . . . . .    D ADDR   00B5H   A   
RTC2CON . . . . . . . . . . . . . . . .    D ADDR   00B3H   A   
RTC2CPT00 . . . . . . . . . . . . . . .    D ADDR   00B6H   A   
RTC2CPT01 . . . . . . . . . . . . . . .    D ADDR   00ABH   A   
RTC2CPT10 . . . . . . . . . . . . . . .    D ADDR   00ACH   A   
S0BUF . . . . . . . . . . . . . . . . .    D ADDR   0099H   A   
S0CON . . . . . . . . . . . . . . . . .    D ADDR   0098H   A   
S0RELH. . . . . . . . . . . . . . . . .    D ADDR   00BAH   A   
S0RELL. . . . . . . . . . . . . . . . .    D ADDR   00AAH   A   
SM0 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.7 A   
SM1 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.6 A   
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE    14

SM20. . . . . . . . . . . . . . . . . .    B ADDR   0098H.5 A   
SP. . . . . . . . . . . . . . . . . . .    D ADDR   0081H   A   
SPI . . . . . . . . . . . . . . . . . .    B ADDR   00B8H.2 A   
SPIF. . . . . . . . . . . . . . . . . .    B ADDR   00C0H.2 A   
SPIMCON0. . . . . . . . . . . . . . . .    D ADDR   00FCH   A   
SPIMCON1. . . . . . . . . . . . . . . .    D ADDR   00FDH   A   
SPIMDAT . . . . . . . . . . . . . . . .    D ADDR   00FFH   A   
SPIMSTAT. . . . . . . . . . . . . . . .    D ADDR   00FEH   A   
SPIRCON0. . . . . . . . . . . . . . . .    D ADDR   00E4H   A   
SPIRCON1. . . . . . . . . . . . . . . .    D ADDR   00E5H   A   
SPIRDAT . . . . . . . . . . . . . . . .    D ADDR   00E7H   A   
SPIRSTAT. . . . . . . . . . . . . . . .    D ADDR   00E6H   A   
SPISCON0. . . . . . . . . . . . . . . .    D ADDR   00BCH   A   
SPISCON1. . . . . . . . . . . . . . . .    D ADDR   00BDH   A   
SPISDAT . . . . . . . . . . . . . . . .    D ADDR   00BFH   A   
SPISRDSZ. . . . . . . . . . . . . . . .    D ADDR   00B7H   A   
SPISSTAT. . . . . . . . . . . . . . . .    D ADDR   00BEH   A   
STP . . . . . . . . . . . . . . . . . .    B ADDR   00F8H.6 A   
T2. . . . . . . . . . . . . . . . . . .    D ADDR   00CCH   A   
T2CM. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.2 A   
T2CON . . . . . . . . . . . . . . . . .    D ADDR   00C8H   A   
T2I0. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.0 A   
T2I1. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.1 A   
T2PS. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.7 A   
T2R0. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.3 A   
T2R1. . . . . . . . . . . . . . . . . .    B ADDR   00C8H.4 A   
TB80. . . . . . . . . . . . . . . . . .    B ADDR   0098H.3 A   
TCON. . . . . . . . . . . . . . . . . .    D ADDR   0088H   A   
TF0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.5 A   
TF1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.7 A   
TF2 . . . . . . . . . . . . . . . . . .    B ADDR   00C0H.6 A   
TH0 . . . . . . . . . . . . . . . . . .    D ADDR   008CH   A   
TH1 . . . . . . . . . . . . . . . . . .    D ADDR   008DH   A   
TH2 . . . . . . . . . . . . . . . . . .    D ADDR   00CDH   A   
TI0 . . . . . . . . . . . . . . . . . .    B ADDR   0098H.1 A   
TL0 . . . . . . . . . . . . . . . . . .    D ADDR   008AH   A   
TL1 . . . . . . . . . . . . . . . . . .    D ADDR   008BH   A   
TL2 . . . . . . . . . . . . . . . . . .    D ADDR   00CCH   A   
TMOD. . . . . . . . . . . . . . . . . .    D ADDR   0089H   A   
TR0 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.4 A   
TR1 . . . . . . . . . . . . . . . . . .    B ADDR   0088H.6 A   
W2CON0. . . . . . . . . . . . . . . . .    D ADDR   00E2H   A   
W2CON1. . . . . . . . . . . . . . . . .    D ADDR   00E1H   A   
W2DAT . . . . . . . . . . . . . . . . .    D ADDR   00DAH   A   
W2SADR. . . . . . . . . . . . . . . . .    D ADDR   00D9H   A   
WDSV. . . . . . . . . . . . . . . . . .    D ADDR   00AFH   A   
WEN . . . . . . . . . . . . . . . . . .    B ADDR   00F8H.5 A   
WPEN. . . . . . . . . . . . . . . . . .    B ADDR   00F8H.0 A   
WUCON . . . . . . . . . . . . . . . . .    D ADDR   00A5H   A   
WUF . . . . . . . . . . . . . . . . . .    B ADDR   00C0H.5 A   
WUIRQ . . . . . . . . . . . . . . . . .    B ADDR   00B8H.5 A   
WUOPC0. . . . . . . . . . . . . . . . .    D ADDR   00CFH   A   
WUOPC1. . . . . . . . . . . . . . . . .    D ADDR   00CEH   A   
WUPIN . . . . . . . . . . . . . . . . .    B ADDR   00B8H.3 A   
WUPINF. . . . . . . . . . . . . . . . .    B ADDR   00C0H.3 A   
_HAL_FLASH_BYTES_READ . . . . . . . . .    C ADDR   0000H   R   SEG=?PR?_HAL_FLASH_BYTES_READ?___LE1_LIB_HAL_HAL_FLASH
_HAL_FLASH_BYTES_WRITE. . . . . . . . .    C ADDR   0000H   R   SEG=?PR?_HAL_FLASH_BYTES_WRITE?___LE1_LIB_HAL_HAL_FLASH
_HAL_FLASH_BYTE_READ. . . . . . . . . .    C ADDR   0000H   R   SEG=?PR?_HAL_FLASH_BYTE_READ?___LE1_LIB_HAL_HAL_FLASH
_HAL_FLASH_BYTE_WRITE . . . . . . . . .    C ADDR   0000H   R   SEG=?PR?_HAL_FLASH_BYTE_WRITE?___LE1_LIB_HAL_HAL_FLASH
_HAL_FLASH_PAGE_ERASE . . . . . . . . .    C ADDR   0000H   R   SEG=?PR?_HAL_FLASH_PAGE_ERASE?___LE1_LIB_HAL_HAL_FLASH
___LE1_LIB_HAL_HAL_FLASH. . . . . . . .    N NUMB   -----       


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
A51 MACRO ASSEMBLER  ___LE1_LIB_HAL_HAL_FLASH                                             06/03/2010 14:40:48 PAGE    15

