Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 042dc91cbdd445aa895471e31e58161d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_trafficlight_behav xil_defaultlib.tb_trafficlight -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.trafficlight [trafficlight_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_trafficlight
Built simulation snapshot tb_trafficlight_behav
