
Threadx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef50  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000659  0800f188  0800f188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f7e4  0800f7e4  000107e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f7ec  0800f7ec  000107ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f7f0  0800f7f0  000107f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  20000000  0800f7f4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002a68  200001d8  0800f9cc  000111d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20002c40  0800f9cc  00011c40  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00031f05  00000000  00000000  0001120e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007d7c  00000000  00000000  00043113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ef8  00000000  00000000  0004ae90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000016e0  00000000  00000000  0004cd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d0f2  00000000  00000000  0004e468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00031968  00000000  00000000  0008b55a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00160138  00000000  00000000  000bcec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021cffa  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000085d0  00000000  00000000  0021d040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000fa  00000000  00000000  00225610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001d8 	.word	0x200001d8
 8000254:	00000000 	.word	0x00000000
 8000258:	0800f170 	.word	0x0800f170

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001dc 	.word	0x200001dc
 8000274:	0800f170 	.word	0x0800f170

08000278 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000278:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800027a:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027e:	4917      	ldr	r1, [pc, #92]	@ (80002dc <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 8000280:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000284:	4816      	ldr	r0, [pc, #88]	@ (80002e0 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000286:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000288:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 800028c:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028e:	4815      	ldr	r0, [pc, #84]	@ (80002e4 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000290:	4912      	ldr	r1, [pc, #72]	@ (80002dc <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 8000292:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000294:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000296:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800029a:	4913      	ldr	r1, [pc, #76]	@ (80002e8 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 800029c:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 800029e:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002a2:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a4:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002a8:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002ac:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002b0:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b4:	490d      	ldr	r1, [pc, #52]	@ (80002ec <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b6:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002ba:	4770      	bx	lr

080002bc <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002bc:	f7ff bffe 	b.w	80002bc <__tx_BadHandler>

080002c0 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c0:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002c2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002c6:	4770      	bx	lr

080002c8 <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c8:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002ca:	f000 f897 	bl	80003fc <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002ce:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002d2:	4770      	bx	lr

080002d4 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d4:	f7ff bffe 	b.w	80002d4 <__tx_NMIHandler>

080002d8 <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002d8:	f7ff bffe 	b.w	80002d8 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002dc:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002e0:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e4:	200024e8 	.word	0x200024e8
    LDR     r1, =SYSTICK_CYCLES
 80002e8:	000afc7f 	.word	0x000afc7f
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002ec:	40ff0000 	.word	0x40ff0000

080002f0 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002f0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f4:	4a2d      	ldr	r2, [pc, #180]	@ (80003ac <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002f6:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002f8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002fc:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000300:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000304:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000306:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800030a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800030e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000312:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000316:	f3bf 8f6f 	isb	sy

0800031a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800031a:	e7fe      	b.n	800031a <__tx_wait_here>

0800031c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800031c:	4824      	ldr	r0, [pc, #144]	@ (80003b0 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800031e:	4a25      	ldr	r2, [pc, #148]	@ (80003b4 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000320:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000326:	b191      	cbz	r1, 800034e <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000328:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800032a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800032e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000332:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000336:	d101      	bne.n	800033c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000338:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800033c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800033c:	4c1e      	ldr	r4, [pc, #120]	@ (80003b8 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800033e:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000342:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000346:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000348:	b10d      	cbz	r5, 800034e <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800034a:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 800034c:	6023      	str	r3, [r4, #0]

0800034e <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800034e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000350:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000352:	b1d1      	cbz	r1, 800038a <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000354:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000356:	b662      	cpsie	i

08000358 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000358:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035a:	4c17      	ldr	r4, [pc, #92]	@ (80003b8 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800035c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800035e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000362:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000364:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000366:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800036a:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800036e:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000372:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000376:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800037a:	d101      	bne.n	8000380 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 800037c:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000380 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000380:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000384:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 8000388:	4770      	bx	lr

0800038a <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800038a:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 800038c:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 800038e:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000390:	b909      	cbnz	r1, 8000396 <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000392:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 8000394:	e7f9      	b.n	800038a <__tx_ts_wait>

08000396 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 8000396:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 800039a:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 800039e:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003a2:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003a4:	e7d8      	b.n	8000358 <__tx_ts_restore>
 80003a6:	bf00      	nop

080003a8 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003a8:	4770      	bx	lr
 80003aa:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003ac:	20002584 	.word	0x20002584
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003b0:	200024ec 	.word	0x200024ec
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b4:	200024f0 	.word	0x200024f0
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003b8:	20002af0 	.word	0x20002af0

080003bc <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003bc:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003be:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003c2:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003c6:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003ca:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003cc:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003d0:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003d2:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d4:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003d6:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003d8:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003da:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003dc:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003de:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003e0:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003e2:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003e6:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003e8:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 80003ee:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003f0:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003f6:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003f8:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003fa:	4770      	bx	lr

080003fc <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003fc:	4922      	ldr	r1, [pc, #136]	@ (8000488 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003fe:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000400:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000404:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000406:	4b21      	ldr	r3, [pc, #132]	@ (800048c <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000408:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800040a:	b13a      	cbz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 800040c:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000410:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000412:	b91a      	cbnz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000414:	4b1e      	ldr	r3, [pc, #120]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000416:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800041a:	6018      	str	r0, [r3, #0]

0800041c <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 800041c:	491d      	ldr	r1, [pc, #116]	@ (8000494 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800041e:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000420:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000422:	b122      	cbz	r2, 800042e <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000424:	4b1c      	ldr	r3, [pc, #112]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000426:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800042a:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 800042c:	e008      	b.n	8000440 <__tx_timer_done>

0800042e <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800042e:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000432:	4b1a      	ldr	r3, [pc, #104]	@ (800049c <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000434:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000436:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000438:	d101      	bne.n	800043e <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 800043c:	6818      	ldr	r0, [r3, #0]

0800043e <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800043e:	6008      	str	r0, [r1, #0]

08000440 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000440:	4b13      	ldr	r3, [pc, #76]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000442:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000444:	b912      	cbnz	r2, 800044c <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000446:	4914      	ldr	r1, [pc, #80]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000448:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800044a:	b1c8      	cbz	r0, 8000480 <__tx_timer_nothing_expired>

0800044c <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 800044c:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800044e:	4912      	ldr	r1, [pc, #72]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000450:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000452:	b108      	cbz	r0, 8000458 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000454:	f00b f936 	bl	800b6c4 <_tx_timer_expiration_process>

08000458 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000458:	4b0d      	ldr	r3, [pc, #52]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800045a:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 800045c:	b172      	cbz	r2, 800047c <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800045e:	f00b f885 	bl	800b56c <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000462:	4810      	ldr	r0, [pc, #64]	@ (80004a4 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000464:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000466:	b949      	cbnz	r1, 800047c <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000468:	480f      	ldr	r0, [pc, #60]	@ (80004a8 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800046a:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800046c:	4a0f      	ldr	r2, [pc, #60]	@ (80004ac <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800046e:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000470:	480f      	ldr	r0, [pc, #60]	@ (80004b0 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000476:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000478:	d000      	beq.n	800047c <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800047a:	6002      	str	r2, [r0, #0]

0800047c <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 800047c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000480 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000480:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000484:	4770      	bx	lr
 8000486:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000488:	20002590 	.word	0x20002590
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800048c:	20002af0 	.word	0x20002af0
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000490:	20002594 	.word	0x20002594
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000494:	20002620 	.word	0x20002620
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000498:	20002624 	.word	0x20002624
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 800049c:	2000261c 	.word	0x2000261c
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004a0:	20002618 	.word	0x20002618
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a4:	20002584 	.word	0x20002584
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004a8:	200024ec 	.word	0x200024ec
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004ac:	200024f0 	.word	0x200024f0
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004b0:	e000ed04 	.word	0xe000ed04

080004b4 <strlen>:
 80004b4:	4603      	mov	r3, r0
 80004b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80004ba:	2a00      	cmp	r2, #0
 80004bc:	d1fb      	bne.n	80004b6 <strlen+0x2>
 80004be:	1a18      	subs	r0, r3, r0
 80004c0:	3801      	subs	r0, #1
 80004c2:	4770      	bx	lr

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_dmul>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8de 	bleq	8000a18 <__aeabi_dmul+0x1dc>
 800085c:	442c      	add	r4, r5
 800085e:	ea81 0603 	eor.w	r6, r1, r3
 8000862:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000866:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800086a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800086e:	bf18      	it	ne
 8000870:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000878:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800087c:	d038      	beq.n	80008f0 <__aeabi_dmul+0xb4>
 800087e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000882:	f04f 0500 	mov.w	r5, #0
 8000886:	fbe1 e502 	umlal	lr, r5, r1, r2
 800088a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800088e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000892:	f04f 0600 	mov.w	r6, #0
 8000896:	fbe1 5603 	umlal	r5, r6, r1, r3
 800089a:	f09c 0f00 	teq	ip, #0
 800089e:	bf18      	it	ne
 80008a0:	f04e 0e01 	orrne.w	lr, lr, #1
 80008a4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80008a8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80008ac:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80008b0:	d204      	bcs.n	80008bc <__aeabi_dmul+0x80>
 80008b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008b6:	416d      	adcs	r5, r5
 80008b8:	eb46 0606 	adc.w	r6, r6, r6
 80008bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80008c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80008c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80008cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80008d0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008d4:	bf88      	it	hi
 80008d6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008da:	d81e      	bhi.n	800091a <__aeabi_dmul+0xde>
 80008dc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80008e0:	bf08      	it	eq
 80008e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80008f4:	ea46 0101 	orr.w	r1, r6, r1
 80008f8:	ea40 0002 	orr.w	r0, r0, r2
 80008fc:	ea81 0103 	eor.w	r1, r1, r3
 8000900:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	f300 80ab 	bgt.w	8000a74 <__aeabi_dmul+0x238>
 800091e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000922:	bfde      	ittt	le
 8000924:	2000      	movle	r0, #0
 8000926:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800092a:	bd70      	pople	{r4, r5, r6, pc}
 800092c:	f1c4 0400 	rsb	r4, r4, #0
 8000930:	3c20      	subs	r4, #32
 8000932:	da35      	bge.n	80009a0 <__aeabi_dmul+0x164>
 8000934:	340c      	adds	r4, #12
 8000936:	dc1b      	bgt.n	8000970 <__aeabi_dmul+0x134>
 8000938:	f104 0414 	add.w	r4, r4, #20
 800093c:	f1c4 0520 	rsb	r5, r4, #32
 8000940:	fa00 f305 	lsl.w	r3, r0, r5
 8000944:	fa20 f004 	lsr.w	r0, r0, r4
 8000948:	fa01 f205 	lsl.w	r2, r1, r5
 800094c:	ea40 0002 	orr.w	r0, r0, r2
 8000950:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000954:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000958:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800095c:	fa21 f604 	lsr.w	r6, r1, r4
 8000960:	eb42 0106 	adc.w	r1, r2, r6
 8000964:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000968:	bf08      	it	eq
 800096a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800096e:	bd70      	pop	{r4, r5, r6, pc}
 8000970:	f1c4 040c 	rsb	r4, r4, #12
 8000974:	f1c4 0520 	rsb	r5, r4, #32
 8000978:	fa00 f304 	lsl.w	r3, r0, r4
 800097c:	fa20 f005 	lsr.w	r0, r0, r5
 8000980:	fa01 f204 	lsl.w	r2, r1, r4
 8000984:	ea40 0002 	orr.w	r0, r0, r2
 8000988:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800098c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000990:	f141 0100 	adc.w	r1, r1, #0
 8000994:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000998:	bf08      	it	eq
 800099a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f1c4 0520 	rsb	r5, r4, #32
 80009a4:	fa00 f205 	lsl.w	r2, r0, r5
 80009a8:	ea4e 0e02 	orr.w	lr, lr, r2
 80009ac:	fa20 f304 	lsr.w	r3, r0, r4
 80009b0:	fa01 f205 	lsl.w	r2, r1, r5
 80009b4:	ea43 0302 	orr.w	r3, r3, r2
 80009b8:	fa21 f004 	lsr.w	r0, r1, r4
 80009bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009c0:	fa21 f204 	lsr.w	r2, r1, r4
 80009c4:	ea20 0002 	bic.w	r0, r0, r2
 80009c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80009cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009d0:	bf08      	it	eq
 80009d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f094 0f00 	teq	r4, #0
 80009dc:	d10f      	bne.n	80009fe <__aeabi_dmul+0x1c2>
 80009de:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80009e2:	0040      	lsls	r0, r0, #1
 80009e4:	eb41 0101 	adc.w	r1, r1, r1
 80009e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ec:	bf08      	it	eq
 80009ee:	3c01      	subeq	r4, #1
 80009f0:	d0f7      	beq.n	80009e2 <__aeabi_dmul+0x1a6>
 80009f2:	ea41 0106 	orr.w	r1, r1, r6
 80009f6:	f095 0f00 	teq	r5, #0
 80009fa:	bf18      	it	ne
 80009fc:	4770      	bxne	lr
 80009fe:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000a02:	0052      	lsls	r2, r2, #1
 8000a04:	eb43 0303 	adc.w	r3, r3, r3
 8000a08:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000a0c:	bf08      	it	eq
 8000a0e:	3d01      	subeq	r5, #1
 8000a10:	d0f7      	beq.n	8000a02 <__aeabi_dmul+0x1c6>
 8000a12:	ea43 0306 	orr.w	r3, r3, r6
 8000a16:	4770      	bx	lr
 8000a18:	ea94 0f0c 	teq	r4, ip
 8000a1c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a20:	bf18      	it	ne
 8000a22:	ea95 0f0c 	teqne	r5, ip
 8000a26:	d00c      	beq.n	8000a42 <__aeabi_dmul+0x206>
 8000a28:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a2c:	bf18      	it	ne
 8000a2e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a32:	d1d1      	bne.n	80009d8 <__aeabi_dmul+0x19c>
 8000a34:	ea81 0103 	eor.w	r1, r1, r3
 8000a38:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	bd70      	pop	{r4, r5, r6, pc}
 8000a42:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a46:	bf06      	itte	eq
 8000a48:	4610      	moveq	r0, r2
 8000a4a:	4619      	moveq	r1, r3
 8000a4c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a50:	d019      	beq.n	8000a86 <__aeabi_dmul+0x24a>
 8000a52:	ea94 0f0c 	teq	r4, ip
 8000a56:	d102      	bne.n	8000a5e <__aeabi_dmul+0x222>
 8000a58:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a5c:	d113      	bne.n	8000a86 <__aeabi_dmul+0x24a>
 8000a5e:	ea95 0f0c 	teq	r5, ip
 8000a62:	d105      	bne.n	8000a70 <__aeabi_dmul+0x234>
 8000a64:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a68:	bf1c      	itt	ne
 8000a6a:	4610      	movne	r0, r2
 8000a6c:	4619      	movne	r1, r3
 8000a6e:	d10a      	bne.n	8000a86 <__aeabi_dmul+0x24a>
 8000a70:	ea81 0103 	eor.w	r1, r1, r3
 8000a74:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a78:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a7c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	bd70      	pop	{r4, r5, r6, pc}
 8000a86:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a8a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}

08000a90 <__aeabi_ddiv>:
 8000a90:	b570      	push	{r4, r5, r6, lr}
 8000a92:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a96:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000a9a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a9e:	bf1d      	ittte	ne
 8000aa0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000aa4:	ea94 0f0c 	teqne	r4, ip
 8000aa8:	ea95 0f0c 	teqne	r5, ip
 8000aac:	f000 f8a7 	bleq	8000bfe <__aeabi_ddiv+0x16e>
 8000ab0:	eba4 0405 	sub.w	r4, r4, r5
 8000ab4:	ea81 0e03 	eor.w	lr, r1, r3
 8000ab8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000abc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000ac0:	f000 8088 	beq.w	8000bd4 <__aeabi_ddiv+0x144>
 8000ac4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ac8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000acc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ad0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000ad4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000ad8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000adc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000ae0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000ae4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000ae8:	429d      	cmp	r5, r3
 8000aea:	bf08      	it	eq
 8000aec:	4296      	cmpeq	r6, r2
 8000aee:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000af2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000af6:	d202      	bcs.n	8000afe <__aeabi_ddiv+0x6e>
 8000af8:	085b      	lsrs	r3, r3, #1
 8000afa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000afe:	1ab6      	subs	r6, r6, r2
 8000b00:	eb65 0503 	sbc.w	r5, r5, r3
 8000b04:	085b      	lsrs	r3, r3, #1
 8000b06:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b0a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000b0e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000b12:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b16:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b1a:	bf22      	ittt	cs
 8000b1c:	1ab6      	subcs	r6, r6, r2
 8000b1e:	4675      	movcs	r5, lr
 8000b20:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b24:	085b      	lsrs	r3, r3, #1
 8000b26:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b2a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b2e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b32:	bf22      	ittt	cs
 8000b34:	1ab6      	subcs	r6, r6, r2
 8000b36:	4675      	movcs	r5, lr
 8000b38:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b3c:	085b      	lsrs	r3, r3, #1
 8000b3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b4a:	bf22      	ittt	cs
 8000b4c:	1ab6      	subcs	r6, r6, r2
 8000b4e:	4675      	movcs	r5, lr
 8000b50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b54:	085b      	lsrs	r3, r3, #1
 8000b56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b62:	bf22      	ittt	cs
 8000b64:	1ab6      	subcs	r6, r6, r2
 8000b66:	4675      	movcs	r5, lr
 8000b68:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b6c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b70:	d018      	beq.n	8000ba4 <__aeabi_ddiv+0x114>
 8000b72:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b76:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b7a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b82:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000b86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000b8a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000b8e:	d1c0      	bne.n	8000b12 <__aeabi_ddiv+0x82>
 8000b90:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000b94:	d10b      	bne.n	8000bae <__aeabi_ddiv+0x11e>
 8000b96:	ea41 0100 	orr.w	r1, r1, r0
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000ba2:	e7b6      	b.n	8000b12 <__aeabi_ddiv+0x82>
 8000ba4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000ba8:	bf04      	itt	eq
 8000baa:	4301      	orreq	r1, r0
 8000bac:	2000      	moveq	r0, #0
 8000bae:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000bb2:	bf88      	it	hi
 8000bb4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000bb8:	f63f aeaf 	bhi.w	800091a <__aeabi_dmul+0xde>
 8000bbc:	ebb5 0c03 	subs.w	ip, r5, r3
 8000bc0:	bf04      	itt	eq
 8000bc2:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000bc6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000bca:	f150 0000 	adcs.w	r0, r0, #0
 8000bce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000bd2:	bd70      	pop	{r4, r5, r6, pc}
 8000bd4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000bd8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000bdc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000be0:	bfc2      	ittt	gt
 8000be2:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000be6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000bea:	bd70      	popgt	{r4, r5, r6, pc}
 8000bec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf0:	f04f 0e00 	mov.w	lr, #0
 8000bf4:	3c01      	subs	r4, #1
 8000bf6:	e690      	b.n	800091a <__aeabi_dmul+0xde>
 8000bf8:	ea45 0e06 	orr.w	lr, r5, r6
 8000bfc:	e68d      	b.n	800091a <__aeabi_dmul+0xde>
 8000bfe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c02:	ea94 0f0c 	teq	r4, ip
 8000c06:	bf08      	it	eq
 8000c08:	ea95 0f0c 	teqeq	r5, ip
 8000c0c:	f43f af3b 	beq.w	8000a86 <__aeabi_dmul+0x24a>
 8000c10:	ea94 0f0c 	teq	r4, ip
 8000c14:	d10a      	bne.n	8000c2c <__aeabi_ddiv+0x19c>
 8000c16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c1a:	f47f af34 	bne.w	8000a86 <__aeabi_dmul+0x24a>
 8000c1e:	ea95 0f0c 	teq	r5, ip
 8000c22:	f47f af25 	bne.w	8000a70 <__aeabi_dmul+0x234>
 8000c26:	4610      	mov	r0, r2
 8000c28:	4619      	mov	r1, r3
 8000c2a:	e72c      	b.n	8000a86 <__aeabi_dmul+0x24a>
 8000c2c:	ea95 0f0c 	teq	r5, ip
 8000c30:	d106      	bne.n	8000c40 <__aeabi_ddiv+0x1b0>
 8000c32:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c36:	f43f aefd 	beq.w	8000a34 <__aeabi_dmul+0x1f8>
 8000c3a:	4610      	mov	r0, r2
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	e722      	b.n	8000a86 <__aeabi_dmul+0x24a>
 8000c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c44:	bf18      	it	ne
 8000c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4a:	f47f aec5 	bne.w	80009d8 <__aeabi_dmul+0x19c>
 8000c4e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c52:	f47f af0d 	bne.w	8000a70 <__aeabi_dmul+0x234>
 8000c56:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c5a:	f47f aeeb 	bne.w	8000a34 <__aeabi_dmul+0x1f8>
 8000c5e:	e712      	b.n	8000a86 <__aeabi_dmul+0x24a>

08000c60 <__gedf2>:
 8000c60:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000c64:	e006      	b.n	8000c74 <__cmpdf2+0x4>
 8000c66:	bf00      	nop

08000c68 <__ledf2>:
 8000c68:	f04f 0c01 	mov.w	ip, #1
 8000c6c:	e002      	b.n	8000c74 <__cmpdf2+0x4>
 8000c6e:	bf00      	nop

08000c70 <__cmpdf2>:
 8000c70:	f04f 0c01 	mov.w	ip, #1
 8000c74:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c84:	bf18      	it	ne
 8000c86:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000c8a:	d01b      	beq.n	8000cc4 <__cmpdf2+0x54>
 8000c8c:	b001      	add	sp, #4
 8000c8e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000c92:	bf0c      	ite	eq
 8000c94:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000c98:	ea91 0f03 	teqne	r1, r3
 8000c9c:	bf02      	ittt	eq
 8000c9e:	ea90 0f02 	teqeq	r0, r2
 8000ca2:	2000      	moveq	r0, #0
 8000ca4:	4770      	bxeq	lr
 8000ca6:	f110 0f00 	cmn.w	r0, #0
 8000caa:	ea91 0f03 	teq	r1, r3
 8000cae:	bf58      	it	pl
 8000cb0:	4299      	cmppl	r1, r3
 8000cb2:	bf08      	it	eq
 8000cb4:	4290      	cmpeq	r0, r2
 8000cb6:	bf2c      	ite	cs
 8000cb8:	17d8      	asrcs	r0, r3, #31
 8000cba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000cbe:	f040 0001 	orr.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000cc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ccc:	d102      	bne.n	8000cd4 <__cmpdf2+0x64>
 8000cce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000cd2:	d107      	bne.n	8000ce4 <__cmpdf2+0x74>
 8000cd4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000cd8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cdc:	d1d6      	bne.n	8000c8c <__cmpdf2+0x1c>
 8000cde:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ce2:	d0d3      	beq.n	8000c8c <__cmpdf2+0x1c>
 8000ce4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop

08000cec <__aeabi_cdrcmple>:
 8000cec:	4684      	mov	ip, r0
 8000cee:	4610      	mov	r0, r2
 8000cf0:	4662      	mov	r2, ip
 8000cf2:	468c      	mov	ip, r1
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4663      	mov	r3, ip
 8000cf8:	e000      	b.n	8000cfc <__aeabi_cdcmpeq>
 8000cfa:	bf00      	nop

08000cfc <__aeabi_cdcmpeq>:
 8000cfc:	b501      	push	{r0, lr}
 8000cfe:	f7ff ffb7 	bl	8000c70 <__cmpdf2>
 8000d02:	2800      	cmp	r0, #0
 8000d04:	bf48      	it	mi
 8000d06:	f110 0f00 	cmnmi.w	r0, #0
 8000d0a:	bd01      	pop	{r0, pc}

08000d0c <__aeabi_dcmpeq>:
 8000d0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d10:	f7ff fff4 	bl	8000cfc <__aeabi_cdcmpeq>
 8000d14:	bf0c      	ite	eq
 8000d16:	2001      	moveq	r0, #1
 8000d18:	2000      	movne	r0, #0
 8000d1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d1e:	bf00      	nop

08000d20 <__aeabi_dcmplt>:
 8000d20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d24:	f7ff ffea 	bl	8000cfc <__aeabi_cdcmpeq>
 8000d28:	bf34      	ite	cc
 8000d2a:	2001      	movcc	r0, #1
 8000d2c:	2000      	movcs	r0, #0
 8000d2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d32:	bf00      	nop

08000d34 <__aeabi_dcmple>:
 8000d34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d38:	f7ff ffe0 	bl	8000cfc <__aeabi_cdcmpeq>
 8000d3c:	bf94      	ite	ls
 8000d3e:	2001      	movls	r0, #1
 8000d40:	2000      	movhi	r0, #0
 8000d42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d46:	bf00      	nop

08000d48 <__aeabi_dcmpge>:
 8000d48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d4c:	f7ff ffce 	bl	8000cec <__aeabi_cdrcmple>
 8000d50:	bf94      	ite	ls
 8000d52:	2001      	movls	r0, #1
 8000d54:	2000      	movhi	r0, #0
 8000d56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d5a:	bf00      	nop

08000d5c <__aeabi_dcmpgt>:
 8000d5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d60:	f7ff ffc4 	bl	8000cec <__aeabi_cdrcmple>
 8000d64:	bf34      	ite	cc
 8000d66:	2001      	movcc	r0, #1
 8000d68:	2000      	movcs	r0, #0
 8000d6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d6e:	bf00      	nop

08000d70 <__aeabi_dcmpun>:
 8000d70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d78:	d102      	bne.n	8000d80 <__aeabi_dcmpun+0x10>
 8000d7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d7e:	d10a      	bne.n	8000d96 <__aeabi_dcmpun+0x26>
 8000d80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d88:	d102      	bne.n	8000d90 <__aeabi_dcmpun+0x20>
 8000d8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d8e:	d102      	bne.n	8000d96 <__aeabi_dcmpun+0x26>
 8000d90:	f04f 0000 	mov.w	r0, #0
 8000d94:	4770      	bx	lr
 8000d96:	f04f 0001 	mov.w	r0, #1
 8000d9a:	4770      	bx	lr

08000d9c <__aeabi_d2iz>:
 8000d9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000da0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000da4:	d215      	bcs.n	8000dd2 <__aeabi_d2iz+0x36>
 8000da6:	d511      	bpl.n	8000dcc <__aeabi_d2iz+0x30>
 8000da8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000dac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000db0:	d912      	bls.n	8000dd8 <__aeabi_d2iz+0x3c>
 8000db2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000db6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000dba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000dbe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000dc2:	fa23 f002 	lsr.w	r0, r3, r2
 8000dc6:	bf18      	it	ne
 8000dc8:	4240      	negne	r0, r0
 8000dca:	4770      	bx	lr
 8000dcc:	f04f 0000 	mov.w	r0, #0
 8000dd0:	4770      	bx	lr
 8000dd2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000dd6:	d105      	bne.n	8000de4 <__aeabi_d2iz+0x48>
 8000dd8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ddc:	bf08      	it	eq
 8000dde:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bx	lr
 8000de4:	f04f 0000 	mov.w	r0, #0
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <__aeabi_uldivmod>:
 8000dec:	b953      	cbnz	r3, 8000e04 <__aeabi_uldivmod+0x18>
 8000dee:	b94a      	cbnz	r2, 8000e04 <__aeabi_uldivmod+0x18>
 8000df0:	2900      	cmp	r1, #0
 8000df2:	bf08      	it	eq
 8000df4:	2800      	cmpeq	r0, #0
 8000df6:	bf1c      	itt	ne
 8000df8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000dfc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000e00:	f000 b9b0 	b.w	8001164 <__aeabi_idiv0>
 8000e04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0c:	f000 f806 	bl	8000e1c <__udivmoddi4>
 8000e10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e18:	b004      	add	sp, #16
 8000e1a:	4770      	bx	lr

08000e1c <__udivmoddi4>:
 8000e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e20:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000e22:	4688      	mov	r8, r1
 8000e24:	4604      	mov	r4, r0
 8000e26:	468e      	mov	lr, r1
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d14a      	bne.n	8000ec2 <__udivmoddi4+0xa6>
 8000e2c:	428a      	cmp	r2, r1
 8000e2e:	4617      	mov	r7, r2
 8000e30:	d95f      	bls.n	8000ef2 <__udivmoddi4+0xd6>
 8000e32:	fab2 f682 	clz	r6, r2
 8000e36:	b14e      	cbz	r6, 8000e4c <__udivmoddi4+0x30>
 8000e38:	f1c6 0320 	rsb	r3, r6, #32
 8000e3c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000e40:	40b7      	lsls	r7, r6
 8000e42:	40b4      	lsls	r4, r6
 8000e44:	fa20 f303 	lsr.w	r3, r0, r3
 8000e48:	ea43 0e0e 	orr.w	lr, r3, lr
 8000e4c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e50:	fa1f fc87 	uxth.w	ip, r7
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	fbbe f1f8 	udiv	r1, lr, r8
 8000e5a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000e5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000e62:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x5e>
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x5c>
 8000e72:	429a      	cmp	r2, r3
 8000e74:	f200 8154 	bhi.w	8001120 <__udivmoddi4+0x304>
 8000e78:	4601      	mov	r1, r0
 8000e7a:	1a9b      	subs	r3, r3, r2
 8000e7c:	b2a2      	uxth	r2, r4
 8000e7e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e82:	fb08 3310 	mls	r3, r8, r0, r3
 8000e86:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000e8e:	4594      	cmp	ip, r2
 8000e90:	d90b      	bls.n	8000eaa <__udivmoddi4+0x8e>
 8000e92:	18ba      	adds	r2, r7, r2
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000e98:	bf2c      	ite	cs
 8000e9a:	2401      	movcs	r4, #1
 8000e9c:	2400      	movcc	r4, #0
 8000e9e:	4594      	cmp	ip, r2
 8000ea0:	d902      	bls.n	8000ea8 <__udivmoddi4+0x8c>
 8000ea2:	2c00      	cmp	r4, #0
 8000ea4:	f000 813f 	beq.w	8001126 <__udivmoddi4+0x30a>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eae:	eba2 020c 	sub.w	r2, r2, ip
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	b11d      	cbz	r5, 8000ebe <__udivmoddi4+0xa2>
 8000eb6:	40f2      	lsrs	r2, r6
 8000eb8:	2300      	movs	r3, #0
 8000eba:	e9c5 2300 	strd	r2, r3, [r5]
 8000ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d905      	bls.n	8000ed2 <__udivmoddi4+0xb6>
 8000ec6:	b10d      	cbz	r5, 8000ecc <__udivmoddi4+0xb0>
 8000ec8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e7f5      	b.n	8000ebe <__udivmoddi4+0xa2>
 8000ed2:	fab3 f183 	clz	r1, r3
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d14e      	bne.n	8000f78 <__udivmoddi4+0x15c>
 8000eda:	4543      	cmp	r3, r8
 8000edc:	f0c0 8112 	bcc.w	8001104 <__udivmoddi4+0x2e8>
 8000ee0:	4282      	cmp	r2, r0
 8000ee2:	f240 810f 	bls.w	8001104 <__udivmoddi4+0x2e8>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	2d00      	cmp	r5, #0
 8000eea:	d0e8      	beq.n	8000ebe <__udivmoddi4+0xa2>
 8000eec:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ef0:	e7e5      	b.n	8000ebe <__udivmoddi4+0xa2>
 8000ef2:	2a00      	cmp	r2, #0
 8000ef4:	f000 80ac 	beq.w	8001050 <__udivmoddi4+0x234>
 8000ef8:	fab2 f682 	clz	r6, r2
 8000efc:	2e00      	cmp	r6, #0
 8000efe:	f040 80bb 	bne.w	8001078 <__udivmoddi4+0x25c>
 8000f02:	1a8b      	subs	r3, r1, r2
 8000f04:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000f08:	b2bc      	uxth	r4, r7
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	0c02      	lsrs	r2, r0, #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	fbb3 fcfe 	udiv	ip, r3, lr
 8000f14:	fb0e 331c 	mls	r3, lr, ip, r3
 8000f18:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000f1c:	fb04 f20c 	mul.w	r2, r4, ip
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d90e      	bls.n	8000f42 <__udivmoddi4+0x126>
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000f2a:	bf2c      	ite	cs
 8000f2c:	f04f 0901 	movcs.w	r9, #1
 8000f30:	f04f 0900 	movcc.w	r9, #0
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d903      	bls.n	8000f40 <__udivmoddi4+0x124>
 8000f38:	f1b9 0f00 	cmp.w	r9, #0
 8000f3c:	f000 80ec 	beq.w	8001118 <__udivmoddi4+0x2fc>
 8000f40:	46c4      	mov	ip, r8
 8000f42:	1a9b      	subs	r3, r3, r2
 8000f44:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	fb04 f408 	mul.w	r4, r4, r8
 8000f50:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000f54:	4294      	cmp	r4, r2
 8000f56:	d90b      	bls.n	8000f70 <__udivmoddi4+0x154>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000f5e:	bf2c      	ite	cs
 8000f60:	2001      	movcs	r0, #1
 8000f62:	2000      	movcc	r0, #0
 8000f64:	4294      	cmp	r4, r2
 8000f66:	d902      	bls.n	8000f6e <__udivmoddi4+0x152>
 8000f68:	2800      	cmp	r0, #0
 8000f6a:	f000 80d1 	beq.w	8001110 <__udivmoddi4+0x2f4>
 8000f6e:	4698      	mov	r8, r3
 8000f70:	1b12      	subs	r2, r2, r4
 8000f72:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000f76:	e79d      	b.n	8000eb4 <__udivmoddi4+0x98>
 8000f78:	f1c1 0620 	rsb	r6, r1, #32
 8000f7c:	408b      	lsls	r3, r1
 8000f7e:	fa08 f401 	lsl.w	r4, r8, r1
 8000f82:	fa00 f901 	lsl.w	r9, r0, r1
 8000f86:	fa22 f706 	lsr.w	r7, r2, r6
 8000f8a:	fa28 f806 	lsr.w	r8, r8, r6
 8000f8e:	408a      	lsls	r2, r1
 8000f90:	431f      	orrs	r7, r3
 8000f92:	fa20 f306 	lsr.w	r3, r0, r6
 8000f96:	0c38      	lsrs	r0, r7, #16
 8000f98:	4323      	orrs	r3, r4
 8000f9a:	fa1f fc87 	uxth.w	ip, r7
 8000f9e:	0c1c      	lsrs	r4, r3, #16
 8000fa0:	fbb8 fef0 	udiv	lr, r8, r0
 8000fa4:	fb00 881e 	mls	r8, r0, lr, r8
 8000fa8:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000fac:	fb0e f80c 	mul.w	r8, lr, ip
 8000fb0:	45a0      	cmp	r8, r4
 8000fb2:	d90e      	bls.n	8000fd2 <__udivmoddi4+0x1b6>
 8000fb4:	193c      	adds	r4, r7, r4
 8000fb6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000fba:	bf2c      	ite	cs
 8000fbc:	f04f 0b01 	movcs.w	fp, #1
 8000fc0:	f04f 0b00 	movcc.w	fp, #0
 8000fc4:	45a0      	cmp	r8, r4
 8000fc6:	d903      	bls.n	8000fd0 <__udivmoddi4+0x1b4>
 8000fc8:	f1bb 0f00 	cmp.w	fp, #0
 8000fcc:	f000 80b8 	beq.w	8001140 <__udivmoddi4+0x324>
 8000fd0:	46d6      	mov	lr, sl
 8000fd2:	eba4 0408 	sub.w	r4, r4, r8
 8000fd6:	fa1f f883 	uxth.w	r8, r3
 8000fda:	fbb4 f3f0 	udiv	r3, r4, r0
 8000fde:	fb00 4413 	mls	r4, r0, r3, r4
 8000fe2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fe6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000fea:	45a4      	cmp	ip, r4
 8000fec:	d90e      	bls.n	800100c <__udivmoddi4+0x1f0>
 8000fee:	193c      	adds	r4, r7, r4
 8000ff0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000ff4:	bf2c      	ite	cs
 8000ff6:	f04f 0801 	movcs.w	r8, #1
 8000ffa:	f04f 0800 	movcc.w	r8, #0
 8000ffe:	45a4      	cmp	ip, r4
 8001000:	d903      	bls.n	800100a <__udivmoddi4+0x1ee>
 8001002:	f1b8 0f00 	cmp.w	r8, #0
 8001006:	f000 809f 	beq.w	8001148 <__udivmoddi4+0x32c>
 800100a:	4603      	mov	r3, r0
 800100c:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001010:	eba4 040c 	sub.w	r4, r4, ip
 8001014:	fba0 ec02 	umull	lr, ip, r0, r2
 8001018:	4564      	cmp	r4, ip
 800101a:	4673      	mov	r3, lr
 800101c:	46e0      	mov	r8, ip
 800101e:	d302      	bcc.n	8001026 <__udivmoddi4+0x20a>
 8001020:	d107      	bne.n	8001032 <__udivmoddi4+0x216>
 8001022:	45f1      	cmp	r9, lr
 8001024:	d205      	bcs.n	8001032 <__udivmoddi4+0x216>
 8001026:	ebbe 0302 	subs.w	r3, lr, r2
 800102a:	eb6c 0c07 	sbc.w	ip, ip, r7
 800102e:	3801      	subs	r0, #1
 8001030:	46e0      	mov	r8, ip
 8001032:	b15d      	cbz	r5, 800104c <__udivmoddi4+0x230>
 8001034:	ebb9 0203 	subs.w	r2, r9, r3
 8001038:	eb64 0408 	sbc.w	r4, r4, r8
 800103c:	fa04 f606 	lsl.w	r6, r4, r6
 8001040:	fa22 f301 	lsr.w	r3, r2, r1
 8001044:	40cc      	lsrs	r4, r1
 8001046:	431e      	orrs	r6, r3
 8001048:	e9c5 6400 	strd	r6, r4, [r5]
 800104c:	2100      	movs	r1, #0
 800104e:	e736      	b.n	8000ebe <__udivmoddi4+0xa2>
 8001050:	fbb1 fcf2 	udiv	ip, r1, r2
 8001054:	0c01      	lsrs	r1, r0, #16
 8001056:	4614      	mov	r4, r2
 8001058:	b280      	uxth	r0, r0
 800105a:	4696      	mov	lr, r2
 800105c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8001060:	2620      	movs	r6, #32
 8001062:	4690      	mov	r8, r2
 8001064:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8001068:	4610      	mov	r0, r2
 800106a:	fbb1 f1f2 	udiv	r1, r1, r2
 800106e:	eba3 0308 	sub.w	r3, r3, r8
 8001072:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001076:	e74b      	b.n	8000f10 <__udivmoddi4+0xf4>
 8001078:	40b7      	lsls	r7, r6
 800107a:	f1c6 0320 	rsb	r3, r6, #32
 800107e:	fa01 f206 	lsl.w	r2, r1, r6
 8001082:	fa21 f803 	lsr.w	r8, r1, r3
 8001086:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800108a:	fa20 f303 	lsr.w	r3, r0, r3
 800108e:	b2bc      	uxth	r4, r7
 8001090:	40b0      	lsls	r0, r6
 8001092:	4313      	orrs	r3, r2
 8001094:	0c02      	lsrs	r2, r0, #16
 8001096:	0c19      	lsrs	r1, r3, #16
 8001098:	b280      	uxth	r0, r0
 800109a:	fbb8 f9fe 	udiv	r9, r8, lr
 800109e:	fb0e 8819 	mls	r8, lr, r9, r8
 80010a2:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80010a6:	fb09 f804 	mul.w	r8, r9, r4
 80010aa:	4588      	cmp	r8, r1
 80010ac:	d951      	bls.n	8001152 <__udivmoddi4+0x336>
 80010ae:	1879      	adds	r1, r7, r1
 80010b0:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 80010b4:	bf2c      	ite	cs
 80010b6:	f04f 0a01 	movcs.w	sl, #1
 80010ba:	f04f 0a00 	movcc.w	sl, #0
 80010be:	4588      	cmp	r8, r1
 80010c0:	d902      	bls.n	80010c8 <__udivmoddi4+0x2ac>
 80010c2:	f1ba 0f00 	cmp.w	sl, #0
 80010c6:	d031      	beq.n	800112c <__udivmoddi4+0x310>
 80010c8:	eba1 0108 	sub.w	r1, r1, r8
 80010cc:	fbb1 f9fe 	udiv	r9, r1, lr
 80010d0:	fb09 f804 	mul.w	r8, r9, r4
 80010d4:	fb0e 1119 	mls	r1, lr, r9, r1
 80010d8:	b29b      	uxth	r3, r3
 80010da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010de:	4543      	cmp	r3, r8
 80010e0:	d235      	bcs.n	800114e <__udivmoddi4+0x332>
 80010e2:	18fb      	adds	r3, r7, r3
 80010e4:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80010e8:	bf2c      	ite	cs
 80010ea:	f04f 0a01 	movcs.w	sl, #1
 80010ee:	f04f 0a00 	movcc.w	sl, #0
 80010f2:	4543      	cmp	r3, r8
 80010f4:	d2bb      	bcs.n	800106e <__udivmoddi4+0x252>
 80010f6:	f1ba 0f00 	cmp.w	sl, #0
 80010fa:	d1b8      	bne.n	800106e <__udivmoddi4+0x252>
 80010fc:	f1a9 0102 	sub.w	r1, r9, #2
 8001100:	443b      	add	r3, r7
 8001102:	e7b4      	b.n	800106e <__udivmoddi4+0x252>
 8001104:	1a84      	subs	r4, r0, r2
 8001106:	eb68 0203 	sbc.w	r2, r8, r3
 800110a:	2001      	movs	r0, #1
 800110c:	4696      	mov	lr, r2
 800110e:	e6eb      	b.n	8000ee8 <__udivmoddi4+0xcc>
 8001110:	443a      	add	r2, r7
 8001112:	f1a8 0802 	sub.w	r8, r8, #2
 8001116:	e72b      	b.n	8000f70 <__udivmoddi4+0x154>
 8001118:	f1ac 0c02 	sub.w	ip, ip, #2
 800111c:	443b      	add	r3, r7
 800111e:	e710      	b.n	8000f42 <__udivmoddi4+0x126>
 8001120:	3902      	subs	r1, #2
 8001122:	443b      	add	r3, r7
 8001124:	e6a9      	b.n	8000e7a <__udivmoddi4+0x5e>
 8001126:	443a      	add	r2, r7
 8001128:	3802      	subs	r0, #2
 800112a:	e6be      	b.n	8000eaa <__udivmoddi4+0x8e>
 800112c:	eba7 0808 	sub.w	r8, r7, r8
 8001130:	f1a9 0c02 	sub.w	ip, r9, #2
 8001134:	4441      	add	r1, r8
 8001136:	fbb1 f9fe 	udiv	r9, r1, lr
 800113a:	fb09 f804 	mul.w	r8, r9, r4
 800113e:	e7c9      	b.n	80010d4 <__udivmoddi4+0x2b8>
 8001140:	f1ae 0e02 	sub.w	lr, lr, #2
 8001144:	443c      	add	r4, r7
 8001146:	e744      	b.n	8000fd2 <__udivmoddi4+0x1b6>
 8001148:	3b02      	subs	r3, #2
 800114a:	443c      	add	r4, r7
 800114c:	e75e      	b.n	800100c <__udivmoddi4+0x1f0>
 800114e:	4649      	mov	r1, r9
 8001150:	e78d      	b.n	800106e <__udivmoddi4+0x252>
 8001152:	eba1 0108 	sub.w	r1, r1, r8
 8001156:	46cc      	mov	ip, r9
 8001158:	fbb1 f9fe 	udiv	r9, r1, lr
 800115c:	fb09 f804 	mul.w	r8, r9, r4
 8001160:	e7b8      	b.n	80010d4 <__udivmoddi4+0x2b8>
 8001162:	bf00      	nop

08001164 <__aeabi_idiv0>:
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop

08001168 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af02      	add	r7, sp, #8
 800116e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8001174:	2334      	movs	r3, #52	@ 0x34
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800117c:	4a0b      	ldr	r2, [pc, #44]	@ (80011ac <tx_application_define+0x44>)
 800117e:	490c      	ldr	r1, [pc, #48]	@ (80011b0 <tx_application_define+0x48>)
 8001180:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <tx_application_define+0x4c>)
 8001182:	f00a fcd5 	bl	800bb30 <_txe_byte_pool_create>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d10a      	bne.n	80011a2 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800118c:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <tx_application_define+0x4c>)
 800118e:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8001190:	68b8      	ldr	r0, [r7, #8]
 8001192:	f000 f811 	bl	80011b8 <App_ThreadX_Init>
 8001196:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 800119e:	bf00      	nop
 80011a0:	e7fd      	b.n	800119e <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 80011a2:	bf00      	nop
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	200001f4 	.word	0x200001f4
 80011b0:	0800f188 	.word	0x0800f188
 80011b4:	200005f4 	.word	0x200005f4

080011b8 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af02      	add	r7, sp, #8
 80011be:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80011c0:	2300      	movs	r3, #0
 80011c2:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */
  /* USER CODE BEGIN App_ThreadX_Init */

	g_vehicle_speed = 0;
 80011c4:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <App_ThreadX_Init+0x60>)
 80011c6:	f04f 0200 	mov.w	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]

	tx_queue_create(&queue_speed_cmd, "Speed Queue", sizeof(t_can_message)/sizeof(ULONG),
 80011cc:	2338      	movs	r3, #56	@ 0x38
 80011ce:	9301      	str	r3, [sp, #4]
 80011d0:	23a0      	movs	r3, #160	@ 0xa0
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2204      	movs	r2, #4
 80011d8:	4910      	ldr	r1, [pc, #64]	@ (800121c <App_ThreadX_Init+0x64>)
 80011da:	4811      	ldr	r0, [pc, #68]	@ (8001220 <App_ThreadX_Init+0x68>)
 80011dc:	f00a fef2 	bl	800bfc4 <_txe_queue_create>
    memory_ptr, QUEUE_SIZE * sizeof(t_can_message));
    memory_ptr += QUEUE_SIZE * sizeof(t_can_message);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	33a0      	adds	r3, #160	@ 0xa0
 80011e4:	607b      	str	r3, [r7, #4]

	tx_queue_create(&queue_steer_cmd, "Steering Queue", sizeof(t_can_message)/sizeof(ULONG),
 80011e6:	2338      	movs	r3, #56	@ 0x38
 80011e8:	9301      	str	r3, [sp, #4]
 80011ea:	23a0      	movs	r3, #160	@ 0xa0
 80011ec:	9300      	str	r3, [sp, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2204      	movs	r2, #4
 80011f2:	490c      	ldr	r1, [pc, #48]	@ (8001224 <App_ThreadX_Init+0x6c>)
 80011f4:	480c      	ldr	r0, [pc, #48]	@ (8001228 <App_ThreadX_Init+0x70>)
 80011f6:	f00a fee5 	bl	800bfc4 <_txe_queue_create>
	memory_ptr, QUEUE_SIZE * sizeof(t_can_message));
	memory_ptr += QUEUE_SIZE * sizeof(t_can_message);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	33a0      	adds	r3, #160	@ 0xa0
 80011fe:	607b      	str	r3, [r7, #4]

	tx_event_flags_create(&event_flags, "System Events");
 8001200:	2224      	movs	r2, #36	@ 0x24
 8001202:	490a      	ldr	r1, [pc, #40]	@ (800122c <App_ThreadX_Init+0x74>)
 8001204:	480a      	ldr	r0, [pc, #40]	@ (8001230 <App_ThreadX_Init+0x78>)
 8001206:	f00a fd33 	bl	800bc70 <_txe_event_flags_create>

	thread_init();
 800120a:	f001 f987 	bl	800251c <thread_init>
  /* USER CODE END App_ThreadX_Init */
	return ret;
 800120e:	68fb      	ldr	r3, [r7, #12]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20002310 	.word	0x20002310
 800121c:	0800f19c 	.word	0x0800f19c
 8001220:	20002248 	.word	0x20002248
 8001224:	0800f1a8 	.word	0x0800f1a8
 8001228:	20002280 	.word	0x20002280
 800122c:	0800f1b8 	.word	0x0800f1b8
 8001230:	200022b8 	.word	0x200022b8

08001234 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Before_Kernel_Start */

  /* USER CODE END Before_Kernel_Start */

  tx_kernel_enter();
 8001238:	f008 fc18 	bl	8009a6c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN Kernel_Start_Error */

  /* USER CODE END Kernel_Start_Error */
}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}

08001240 <can_receive>:
#include "app_threadx.h"

uint8_t can_receive(t_can_message *msg)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08e      	sub	sp, #56	@ 0x38
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
    FDCAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];

    if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 8001248:	2140      	movs	r1, #64	@ 0x40
 800124a:	4816      	ldr	r0, [pc, #88]	@ (80012a4 <can_receive+0x64>)
 800124c:	f001 ffe8 	bl	8003220 <HAL_FDCAN_GetRxFifoFillLevel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d020      	beq.n	8001298 <can_receive+0x58>
    {
        if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK)
 8001256:	f107 0308 	add.w	r3, r7, #8
 800125a:	f107 0210 	add.w	r2, r7, #16
 800125e:	2140      	movs	r1, #64	@ 0x40
 8001260:	4810      	ldr	r0, [pc, #64]	@ (80012a4 <can_receive+0x64>)
 8001262:	f001 fed5 	bl	8003010 <HAL_FDCAN_GetRxMessage>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d115      	bne.n	8001298 <can_receive+0x58>
        {
            msg->id = rxHeader.Identifier;
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	601a      	str	r2, [r3, #0]
            msg->len = (rxHeader.DataLength <= 8) ? rxHeader.DataLength : 8;
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	2b08      	cmp	r3, #8
 8001276:	bf28      	it	cs
 8001278:	2308      	movcs	r3, #8
 800127a:	b2da      	uxtb	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	731a      	strb	r2, [r3, #12]
            memcpy(msg->data, rxData, msg->len);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	1d18      	adds	r0, r3, #4
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	7b1b      	ldrb	r3, [r3, #12]
 8001288:	461a      	mov	r2, r3
 800128a:	f107 0308 	add.w	r3, r7, #8
 800128e:	4619      	mov	r1, r3
 8001290:	f00b ff11 	bl	800d0b6 <memcpy>
            return 1; // message received
 8001294:	2301      	movs	r3, #1
 8001296:	e000      	b.n	800129a <can_receive+0x5a>
        }
    }
    return 0;   
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3738      	adds	r7, #56	@ 0x38
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20002314 	.word	0x20002314

080012a8 <canRX>:

VOID canRX(ULONG initial_input)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b088      	sub	sp, #32
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
    t_can_message msg;

    const char *msg_tick = "RX\r\n";
 80012b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001324 <canRX+0x7c>)
 80012b2:	61fb      	str	r3, [r7, #28]
    while (1)
    {
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 80012b4:	69f8      	ldr	r0, [r7, #28]
 80012b6:	f7ff f8fd 	bl	80004b4 <strlen>
 80012ba:	4603      	mov	r3, r0
 80012bc:	b29a      	uxth	r2, r3
 80012be:	230a      	movs	r3, #10
 80012c0:	69f9      	ldr	r1, [r7, #28]
 80012c2:	4819      	ldr	r0, [pc, #100]	@ (8001328 <canRX+0x80>)
 80012c4:	f007 f9c8 	bl	8008658 <HAL_UART_Transmit>
        if (can_receive(&msg))
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ffb7 	bl	8001240 <can_receive>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d020      	beq.n	800131a <canRX+0x72>
        {
            switch (msg.id)
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f240 1201 	movw	r2, #257	@ 0x101
 80012de:	4293      	cmp	r3, r2
 80012e0:	d003      	beq.n	80012ea <canRX+0x42>
 80012e2:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 80012e6:	d00c      	beq.n	8001302 <canRX+0x5a>
 80012e8:	e017      	b.n	800131a <canRX+0x72>
            {
                case CMD_SPEED:
                    tx_queue_send(&queue_speed_cmd, &msg, TX_NO_WAIT);
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	2200      	movs	r2, #0
 80012f0:	4619      	mov	r1, r3
 80012f2:	480e      	ldr	r0, [pc, #56]	@ (800132c <canRX+0x84>)
 80012f4:	f00a ff60 	bl	800c1b8 <_txe_queue_send>
                    tx_event_flags_set(&event_flags, FLAG_CAN_SPEED_CMD, TX_OR);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2101      	movs	r1, #1
 80012fc:	480c      	ldr	r0, [pc, #48]	@ (8001330 <canRX+0x88>)
 80012fe:	f00a fd9f 	bl	800be40 <_txe_event_flags_set>

                case CMD_STEERING:
                    tx_queue_send(&queue_steer_cmd, &msg, TX_NO_WAIT);
 8001302:	f107 030c 	add.w	r3, r7, #12
 8001306:	2200      	movs	r2, #0
 8001308:	4619      	mov	r1, r3
 800130a:	480a      	ldr	r0, [pc, #40]	@ (8001334 <canRX+0x8c>)
 800130c:	f00a ff54 	bl	800c1b8 <_txe_queue_send>
                    tx_event_flags_set(&event_flags, FLAG_CAN_STEER_CMD, TX_OR);
 8001310:	2200      	movs	r2, #0
 8001312:	2102      	movs	r1, #2
 8001314:	4806      	ldr	r0, [pc, #24]	@ (8001330 <canRX+0x88>)
 8001316:	f00a fd93 	bl	800be40 <_txe_event_flags_set>
            }
        }

        tx_thread_sleep(50);
 800131a:	2032      	movs	r0, #50	@ 0x32
 800131c:	f009 fe54 	bl	800afc8 <_tx_thread_sleep>
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 8001320:	e7c8      	b.n	80012b4 <canRX+0xc>
 8001322:	bf00      	nop
 8001324:	0800f1c8 	.word	0x0800f1c8
 8001328:	20002418 	.word	0x20002418
 800132c:	20002248 	.word	0x20002248
 8001330:	200022b8 	.word	0x200022b8
 8001334:	20002280 	.word	0x20002280

08001338 <make_speed_status_msg>:
#include "app_threadx.h"


void make_speed_status_msg(t_can_message *msg, float speed)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	ed87 0a00 	vstr	s0, [r7]
	msg->id = 0x201; // Example ID for speed status
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f240 2201 	movw	r2, #513	@ 0x201
 800134a:	601a      	str	r2, [r3, #0]
	msg->len = 4;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2204      	movs	r2, #4
 8001350:	731a      	strb	r2, [r3, #12]
	// Assuming speed is a float, we copy its byte representation
	memcpy(msg->data, &speed, sizeof(float));
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	3304      	adds	r3, #4
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	601a      	str	r2, [r3, #0]
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
	...

08001368 <canTX>:
    }
    return 0;
}

VOID canTX(ULONG initial_input)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08c      	sub	sp, #48	@ 0x30
 800136c:	af02      	add	r7, sp, #8
 800136e:	6078      	str	r0, [r7, #4]
    t_can_message msg;
    ULONG actual_flags;

	const char *msg_tick = "TX\r\n";
 8001370:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <canTX+0x60>)
 8001372:	627b      	str	r3, [r7, #36]	@ 0x24

    while (1)
    {
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 8001374:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001376:	f7ff f89d 	bl	80004b4 <strlen>
 800137a:	4603      	mov	r3, r0
 800137c:	b29a      	uxth	r2, r3
 800137e:	230a      	movs	r3, #10
 8001380:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001382:	4812      	ldr	r0, [pc, #72]	@ (80013cc <canTX+0x64>)
 8001384:	f007 f968 	bl	8008658 <HAL_UART_Transmit>
        // Wait until sensor thread signals new data
        tx_event_flags_get(&event_flags, FLAG_SENSOR_UPDATE, TX_OR_CLEAR, &actual_flags, TX_NO_WAIT);
 8001388:	f107 030c 	add.w	r3, r7, #12
 800138c:	2200      	movs	r2, #0
 800138e:	9200      	str	r2, [sp, #0]
 8001390:	2201      	movs	r2, #1
 8001392:	2104      	movs	r1, #4
 8001394:	480e      	ldr	r0, [pc, #56]	@ (80013d0 <canTX+0x68>)
 8001396:	f00a fcfd 	bl	800bd94 <_txe_event_flags_get>

        // Read speed safely with mutex
        tx_mutex_get(&speed_data_mutex, TX_WAIT_FOREVER);
 800139a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800139e:	480d      	ldr	r0, [pc, #52]	@ (80013d4 <canTX+0x6c>)
 80013a0:	f00a fd7c 	bl	800be9c <_txe_mutex_get>
        float speed = g_vehicle_speed;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	@ (80013d8 <canTX+0x70>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	623b      	str	r3, [r7, #32]
        tx_mutex_put(&speed_data_mutex);
 80013aa:	480a      	ldr	r0, [pc, #40]	@ (80013d4 <canTX+0x6c>)
 80013ac:	f00a fdd0 	bl	800bf50 <_txe_mutex_put>

        // Build CAN message and send
        make_speed_status_msg(&msg, speed);
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	ed97 0a08 	vldr	s0, [r7, #32]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ffbd 	bl	8001338 <make_speed_status_msg>

        // Optional: send additional periodic messages
        tx_thread_sleep(50);
 80013be:	2032      	movs	r0, #50	@ 0x32
 80013c0:	f009 fe02 	bl	800afc8 <_tx_thread_sleep>
    {
 80013c4:	bf00      	nop
 80013c6:	e7d5      	b.n	8001374 <canTX+0xc>
 80013c8:	0800f1e4 	.word	0x0800f1e4
 80013cc:	20002418 	.word	0x20002418
 80013d0:	200022b8 	.word	0x200022b8
 80013d4:	200022dc 	.word	0x200022dc
 80013d8:	20002310 	.word	0x20002310

080013dc <dc_motor>:
#include "app_threadx.h"

VOID dc_motor(ULONG initial_input)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08a      	sub	sp, #40	@ 0x28
 80013e0:	af02      	add	r7, sp, #8
 80013e2:	6078      	str	r0, [r7, #4]
	t_can_message 	msg;
    ULONG			actual_flags;

	const char *msg_tick = "DCmotor\r\n";
 80013e4:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <dc_motor+0x54>)
 80013e6:	61fb      	str	r3, [r7, #28]


    while (1)
    {
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 80013e8:	69f8      	ldr	r0, [r7, #28]
 80013ea:	f7ff f863 	bl	80004b4 <strlen>
 80013ee:	4603      	mov	r3, r0
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013f6:	69f9      	ldr	r1, [r7, #28]
 80013f8:	480e      	ldr	r0, [pc, #56]	@ (8001434 <dc_motor+0x58>)
 80013fa:	f007 f92d 	bl	8008658 <HAL_UART_Transmit>
        // Wait until a speed command event is set
        tx_event_flags_get(&event_flags, FLAG_CAN_SPEED_CMD,
 80013fe:	f107 0308 	add.w	r3, r7, #8
 8001402:	2200      	movs	r2, #0
 8001404:	9200      	str	r2, [sp, #0]
 8001406:	2201      	movs	r2, #1
 8001408:	2101      	movs	r1, #1
 800140a:	480b      	ldr	r0, [pc, #44]	@ (8001438 <dc_motor+0x5c>)
 800140c:	f00a fcc2 	bl	800bd94 <_txe_event_flags_get>
        TX_OR_CLEAR, &actual_flags, TX_NO_WAIT);

        // Process queued messages
        while (tx_queue_receive(&queue_speed_cmd, &msg, TX_NO_WAIT) == TX_SUCCESS)
 8001410:	bf00      	nop
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	2200      	movs	r2, #0
 8001418:	4619      	mov	r1, r3
 800141a:	4808      	ldr	r0, [pc, #32]	@ (800143c <dc_motor+0x60>)
 800141c:	f00a fe82 	bl	800c124 <_txe_queue_receive>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d0f5      	beq.n	8001412 <dc_motor+0x36>
        {
			//CALL DC MOTOR SET!!
		}
        tx_thread_sleep(50);
 8001426:	2032      	movs	r0, #50	@ 0x32
 8001428:	f009 fdce 	bl	800afc8 <_tx_thread_sleep>
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 800142c:	e7dc      	b.n	80013e8 <dc_motor+0xc>
 800142e:	bf00      	nop
 8001430:	0800f1ec 	.word	0x0800f1ec
 8001434:	20002418 	.word	0x20002418
 8001438:	200022b8 	.word	0x200022b8
 800143c:	20002248 	.word	0x20002248

08001440 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001444:	f001 f9f6 	bl	8002834 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8001448:	f000 f86e 	bl	8001528 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 800144c:	f000 f810 	bl	8001470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001450:	f000 fa30 	bl	80018b4 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8001454:	f000 f974 	bl	8001740 <MX_ICACHE_Init>
  MX_FDCAN1_Init();
 8001458:	f000 f874 	bl	8001544 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 800145c:	f000 f930 	bl	80016c0 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001460:	f000 f9dc 	bl	800181c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001464:	f000 f980 	bl	8001768 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8001468:	f7ff fee4 	bl	8001234 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <main+0x2c>

08001470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b09e      	sub	sp, #120	@ 0x78
 8001474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001476:	f107 0318 	add.w	r3, r7, #24
 800147a:	2260      	movs	r2, #96	@ 0x60
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f00b fd8b 	bl	800cf9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001484:	463b      	mov	r3, r7
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	60da      	str	r2, [r3, #12]
 8001490:	611a      	str	r2, [r3, #16]
 8001492:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001494:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001498:	f002 fb76 	bl	8003b88 <HAL_PWREx_ControlVoltageScaling>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 80014a2:	f000 fc91 	bl	8001dc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80014a6:	2310      	movs	r3, #16
 80014a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014aa:	2301      	movs	r3, #1
 80014ac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80014ae:	2310      	movs	r3, #16
 80014b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b6:	2302      	movs	r3, #2
 80014b8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80014ba:	2301      	movs	r3, #1
 80014bc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 80014be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 80014c4:	2303      	movs	r3, #3
 80014c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 9;
 80014c8:	2309      	movs	r3, #9
 80014ca:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80014cc:	2302      	movs	r3, #2
 80014ce:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014d0:	2304      	movs	r3, #4
 80014d2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014d4:	2302      	movs	r3, #2
 80014d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80014d8:	230c      	movs	r3, #12
 80014da:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e0:	f107 0318 	add.w	r3, r7, #24
 80014e4:	4618      	mov	r0, r3
 80014e6:	f002 fc3b 	bl	8003d60 <HAL_RCC_OscConfig>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80014f0:	f000 fc6a 	bl	8001dc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f4:	231f      	movs	r3, #31
 80014f6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014f8:	2303      	movs	r3, #3
 80014fa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001500:	2300      	movs	r3, #0
 8001502:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001504:	2300      	movs	r3, #0
 8001506:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800150c:	463b      	mov	r3, r7
 800150e:	2102      	movs	r1, #2
 8001510:	4618      	mov	r0, r3
 8001512:	f003 fb01 	bl	8004b18 <HAL_RCC_ClockConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800151c:	f000 fc54 	bl	8001dc8 <Error_Handler>
  }
}
 8001520:	bf00      	nop
 8001522:	3778      	adds	r7, #120	@ 0x78
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 800152c:	f002 fc08 	bl	8003d40 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8001530:	2002      	movs	r0, #2
 8001532:	f002 fbb5 	bl	8003ca0 <HAL_PWREx_ConfigSupply>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SystemPower_Config+0x18>
  {
    Error_Handler();
 800153c:	f000 fc44 	bl	8001dc8 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8001540:	bf00      	nop
 8001542:	bd80      	pop	{r7, pc}

08001544 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
    char *msg;

    FDCAN_FilterTypeDef sFilterConfig;

    hfdcan1.Instance = FDCAN1;
 800154a:	4b55      	ldr	r3, [pc, #340]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 800154c:	4a55      	ldr	r2, [pc, #340]	@ (80016a4 <MX_FDCAN1_Init+0x160>)
 800154e:	601a      	str	r2, [r3, #0]
    hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001550:	4b53      	ldr	r3, [pc, #332]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001552:	2200      	movs	r2, #0
 8001554:	605a      	str	r2, [r3, #4]
    hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001556:	4b52      	ldr	r3, [pc, #328]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
    hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800155c:	4b50      	ldr	r3, [pc, #320]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 800155e:	2200      	movs	r2, #0
 8001560:	60da      	str	r2, [r3, #12]
    hfdcan1.Init.AutoRetransmission = ENABLE;
 8001562:	4b4f      	ldr	r3, [pc, #316]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001564:	2201      	movs	r2, #1
 8001566:	741a      	strb	r2, [r3, #16]
    hfdcan1.Init.TransmitPause = DISABLE;
 8001568:	4b4d      	ldr	r3, [pc, #308]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 800156a:	2200      	movs	r2, #0
 800156c:	745a      	strb	r2, [r3, #17]
    hfdcan1.Init.ProtocolException = ENABLE;
 800156e:	4b4c      	ldr	r3, [pc, #304]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001570:	2201      	movs	r2, #1
 8001572:	749a      	strb	r2, [r3, #18]

    // Timing: 36 MHz CAN clock  ~500 kbps nominal bit rate
    hfdcan1.Init.NominalPrescaler = 4;
 8001574:	4b4a      	ldr	r3, [pc, #296]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001576:	2204      	movs	r2, #4
 8001578:	615a      	str	r2, [r3, #20]
    hfdcan1.Init.NominalSyncJumpWidth = 1;
 800157a:	4b49      	ldr	r3, [pc, #292]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 800157c:	2201      	movs	r2, #1
 800157e:	619a      	str	r2, [r3, #24]
    hfdcan1.Init.NominalTimeSeg1 = 15;
 8001580:	4b47      	ldr	r3, [pc, #284]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001582:	220f      	movs	r2, #15
 8001584:	61da      	str	r2, [r3, #28]
    hfdcan1.Init.NominalTimeSeg2 = 2;
 8001586:	4b46      	ldr	r3, [pc, #280]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001588:	2202      	movs	r2, #2
 800158a:	621a      	str	r2, [r3, #32]

    // Data phase (not used in classic CAN)
    hfdcan1.Init.DataPrescaler = 1;
 800158c:	4b44      	ldr	r3, [pc, #272]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 800158e:	2201      	movs	r2, #1
 8001590:	625a      	str	r2, [r3, #36]	@ 0x24
    hfdcan1.Init.DataSyncJumpWidth = 1;
 8001592:	4b43      	ldr	r3, [pc, #268]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001594:	2201      	movs	r2, #1
 8001596:	629a      	str	r2, [r3, #40]	@ 0x28
    hfdcan1.Init.DataTimeSeg1 = 1;
 8001598:	4b41      	ldr	r3, [pc, #260]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 800159a:	2201      	movs	r2, #1
 800159c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfdcan1.Init.DataTimeSeg2 = 1;
 800159e:	4b40      	ldr	r3, [pc, #256]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	631a      	str	r2, [r3, #48]	@ 0x30

    hfdcan1.Init.StdFiltersNbr = 1;
 80015a4:	4b3e      	ldr	r3, [pc, #248]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	635a      	str	r2, [r3, #52]	@ 0x34
    hfdcan1.Init.ExtFiltersNbr = 0;
 80015aa:	4b3d      	ldr	r3, [pc, #244]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	639a      	str	r2, [r3, #56]	@ 0x38
    hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_QUEUE_OPERATION;
 80015b0:	4b3b      	ldr	r3, [pc, #236]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 80015b2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80015b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Initialize FDCAN
    if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80015b8:	4839      	ldr	r0, [pc, #228]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 80015ba:	f001 fb55 	bl	8002c68 <HAL_FDCAN_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d00f      	beq.n	80015e4 <MX_FDCAN1_Init+0xa0>
    {
        msg = "FDCAN Init Failed\r\n";
 80015c4:	4b38      	ldr	r3, [pc, #224]	@ (80016a8 <MX_FDCAN1_Init+0x164>)
 80015c6:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80015c8:	69f8      	ldr	r0, [r7, #28]
 80015ca:	f7fe ff73 	bl	80004b4 <strlen>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b29a      	uxth	r2, r3
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015d6:	69f9      	ldr	r1, [r7, #28]
 80015d8:	4834      	ldr	r0, [pc, #208]	@ (80016ac <MX_FDCAN1_Init+0x168>)
 80015da:	f007 f83d 	bl	8008658 <HAL_UART_Transmit>
        Error_Handler();
 80015de:	f000 fbf3 	bl	8001dc8 <Error_Handler>
 80015e2:	e00c      	b.n	80015fe <MX_FDCAN1_Init+0xba>
    }
    else
    {
        msg = "FDCAN Init OK\r\n";
 80015e4:	4b32      	ldr	r3, [pc, #200]	@ (80016b0 <MX_FDCAN1_Init+0x16c>)
 80015e6:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80015e8:	69f8      	ldr	r0, [r7, #28]
 80015ea:	f7fe ff63 	bl	80004b4 <strlen>
 80015ee:	4603      	mov	r3, r0
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015f6:	69f9      	ldr	r1, [r7, #28]
 80015f8:	482c      	ldr	r0, [pc, #176]	@ (80016ac <MX_FDCAN1_Init+0x168>)
 80015fa:	f007 f82d 	bl	8008658 <HAL_UART_Transmit>
    }

    // Configure filter to accept all standard IDs into RX FIFO 0
    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterIndex = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800160a:	2301      	movs	r3, #1
 800160c:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID1 = 0x000;
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterID2 = 0x7FF;
 8001612:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001616:	61bb      	str	r3, [r7, #24]
    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001618:	1d3b      	adds	r3, r7, #4
 800161a:	4619      	mov	r1, r3
 800161c:	4820      	ldr	r0, [pc, #128]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 800161e:	f001 fc75 	bl	8002f0c <HAL_FDCAN_ConfigFilter>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d00e      	beq.n	8001646 <MX_FDCAN1_Init+0x102>
    {
        msg = "FDCAN Filter Config Failed\r\n";
 8001628:	4b22      	ldr	r3, [pc, #136]	@ (80016b4 <MX_FDCAN1_Init+0x170>)
 800162a:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800162c:	69f8      	ldr	r0, [r7, #28]
 800162e:	f7fe ff41 	bl	80004b4 <strlen>
 8001632:	4603      	mov	r3, r0
 8001634:	b29a      	uxth	r2, r3
 8001636:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800163a:	69f9      	ldr	r1, [r7, #28]
 800163c:	481b      	ldr	r0, [pc, #108]	@ (80016ac <MX_FDCAN1_Init+0x168>)
 800163e:	f007 f80b 	bl	8008658 <HAL_UART_Transmit>
        Error_Handler();
 8001642:	f000 fbc1 	bl	8001dc8 <Error_Handler>
    }

    // Activate notifications
    HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8001646:	2200      	movs	r2, #0
 8001648:	2101      	movs	r1, #1
 800164a:	4815      	ldr	r0, [pc, #84]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 800164c:	f001 fe06 	bl	800325c <HAL_FDCAN_ActivateNotification>

    // Start the CAN controller
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8001650:	4813      	ldr	r0, [pc, #76]	@ (80016a0 <MX_FDCAN1_Init+0x15c>)
 8001652:	f001 fcb5 	bl	8002fc0 <HAL_FDCAN_Start>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d00f      	beq.n	800167c <MX_FDCAN1_Init+0x138>
    {
        msg = "FDCAN Start Failed\r\n";
 800165c:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <MX_FDCAN1_Init+0x174>)
 800165e:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001660:	69f8      	ldr	r0, [r7, #28]
 8001662:	f7fe ff27 	bl	80004b4 <strlen>
 8001666:	4603      	mov	r3, r0
 8001668:	b29a      	uxth	r2, r3
 800166a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800166e:	69f9      	ldr	r1, [r7, #28]
 8001670:	480e      	ldr	r0, [pc, #56]	@ (80016ac <MX_FDCAN1_Init+0x168>)
 8001672:	f006 fff1 	bl	8008658 <HAL_UART_Transmit>
        Error_Handler();
 8001676:	f000 fba7 	bl	8001dc8 <Error_Handler>
    else
    {
        msg = "FDCAN Started OK\r\n";
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    }
}
 800167a:	e00c      	b.n	8001696 <MX_FDCAN1_Init+0x152>
        msg = "FDCAN Started OK\r\n";
 800167c:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <MX_FDCAN1_Init+0x178>)
 800167e:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001680:	69f8      	ldr	r0, [r7, #28]
 8001682:	f7fe ff17 	bl	80004b4 <strlen>
 8001686:	4603      	mov	r3, r0
 8001688:	b29a      	uxth	r2, r3
 800168a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800168e:	69f9      	ldr	r1, [r7, #28]
 8001690:	4806      	ldr	r0, [pc, #24]	@ (80016ac <MX_FDCAN1_Init+0x168>)
 8001692:	f006 ffe1 	bl	8008658 <HAL_UART_Transmit>
}
 8001696:	bf00      	nop
 8001698:	3720      	adds	r7, #32
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20002314 	.word	0x20002314
 80016a4:	4000a400 	.word	0x4000a400
 80016a8:	0800f1f8 	.word	0x0800f1f8
 80016ac:	20002418 	.word	0x20002418
 80016b0:	0800f20c 	.word	0x0800f20c
 80016b4:	0800f21c 	.word	0x0800f21c
 80016b8:	0800f23c 	.word	0x0800f23c
 80016bc:	0800f254 	.word	0x0800f254

080016c0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001738 <MX_I2C2_Init+0x78>)
 80016c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2050DBFF;
 80016ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016cc:	4a1b      	ldr	r2, [pc, #108]	@ (800173c <MX_I2C2_Init+0x7c>)
 80016ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80016d0:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d6:	4b17      	ldr	r3, [pc, #92]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016d8:	2201      	movs	r2, #1
 80016da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016dc:	4b15      	ldr	r3, [pc, #84]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016de:	2200      	movs	r2, #0
 80016e0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80016e2:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016e8:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016ee:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80016fa:	480e      	ldr	r0, [pc, #56]	@ (8001734 <MX_I2C2_Init+0x74>)
 80016fc:	f002 f8e2 	bl	80038c4 <HAL_I2C_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001706:	f000 fb5f 	bl	8001dc8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800170a:	2100      	movs	r1, #0
 800170c:	4809      	ldr	r0, [pc, #36]	@ (8001734 <MX_I2C2_Init+0x74>)
 800170e:	f002 f974 	bl	80039fa <HAL_I2CEx_ConfigAnalogFilter>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001718:	f000 fb56 	bl	8001dc8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800171c:	2100      	movs	r1, #0
 800171e:	4805      	ldr	r0, [pc, #20]	@ (8001734 <MX_I2C2_Init+0x74>)
 8001720:	f002 f9b6 	bl	8003a90 <HAL_I2CEx_ConfigDigitalFilter>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800172a:	f000 fb4d 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	20002378 	.word	0x20002378
 8001738:	40005800 	.word	0x40005800
 800173c:	2050dbff 	.word	0x2050dbff

08001740 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001744:	2000      	movs	r0, #0
 8001746:	f002 f9ef 	bl	8003b28 <HAL_ICACHE_ConfigAssociativityMode>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001750:	f000 fb3a 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001754:	f002 fa08 	bl	8003b68 <HAL_ICACHE_Enable>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800175e:	f000 fb33 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800176e:	f107 030c 	add.w	r3, r7, #12
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
 800177c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800177e:	463b      	mov	r3, r7
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001788:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <MX_TIM1_Init+0xac>)
 800178a:	4a23      	ldr	r2, [pc, #140]	@ (8001818 <MX_TIM1_Init+0xb0>)
 800178c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800178e:	4b21      	ldr	r3, [pc, #132]	@ (8001814 <MX_TIM1_Init+0xac>)
 8001790:	2200      	movs	r2, #0
 8001792:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001794:	4b1f      	ldr	r3, [pc, #124]	@ (8001814 <MX_TIM1_Init+0xac>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800179a:	4b1e      	ldr	r3, [pc, #120]	@ (8001814 <MX_TIM1_Init+0xac>)
 800179c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001814 <MX_TIM1_Init+0xac>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001814 <MX_TIM1_Init+0xac>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ae:	4b19      	ldr	r3, [pc, #100]	@ (8001814 <MX_TIM1_Init+0xac>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017b4:	4817      	ldr	r0, [pc, #92]	@ (8001814 <MX_TIM1_Init+0xac>)
 80017b6:	f006 fa5f 	bl	8007c78 <HAL_TIM_Base_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80017c0:	f000 fb02 	bl	8001dc8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80017c4:	2307      	movs	r3, #7
 80017c6:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80017c8:	2350      	movs	r3, #80	@ 0x50
 80017ca:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 15;
 80017d0:	230f      	movs	r3, #15
 80017d2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80017d4:	f107 030c 	add.w	r3, r7, #12
 80017d8:	4619      	mov	r1, r3
 80017da:	480e      	ldr	r0, [pc, #56]	@ (8001814 <MX_TIM1_Init+0xac>)
 80017dc:	f006 fb3c 	bl	8007e58 <HAL_TIM_SlaveConfigSynchro>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80017e6:	f000 faef 	bl	8001dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ea:	2300      	movs	r3, #0
 80017ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f2:	2300      	movs	r3, #0
 80017f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017f6:	463b      	mov	r3, r7
 80017f8:	4619      	mov	r1, r3
 80017fa:	4806      	ldr	r0, [pc, #24]	@ (8001814 <MX_TIM1_Init+0xac>)
 80017fc:	f006 fe1a 	bl	8008434 <HAL_TIMEx_MasterConfigSynchronization>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001806:	f000 fadf 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800180a:	bf00      	nop
 800180c:	3720      	adds	r7, #32
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	200023cc 	.word	0x200023cc
 8001818:	40012c00 	.word	0x40012c00

0800181c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001820:	4b22      	ldr	r3, [pc, #136]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001822:	4a23      	ldr	r2, [pc, #140]	@ (80018b0 <MX_USART1_UART_Init+0x94>)
 8001824:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001826:	4b21      	ldr	r3, [pc, #132]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001828:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800182c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800182e:	4b1f      	ldr	r3, [pc, #124]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001834:	4b1d      	ldr	r3, [pc, #116]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001836:	2200      	movs	r2, #0
 8001838:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800183a:	4b1c      	ldr	r3, [pc, #112]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 800183c:	2200      	movs	r2, #0
 800183e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001840:	4b1a      	ldr	r3, [pc, #104]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001842:	220c      	movs	r2, #12
 8001844:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001846:	4b19      	ldr	r3, [pc, #100]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001848:	2200      	movs	r2, #0
 800184a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800184c:	4b17      	ldr	r3, [pc, #92]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 800184e:	2200      	movs	r2, #0
 8001850:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001852:	4b16      	ldr	r3, [pc, #88]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001854:	2200      	movs	r2, #0
 8001856:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001858:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 800185a:	2200      	movs	r2, #0
 800185c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800185e:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001860:	2200      	movs	r2, #0
 8001862:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001864:	4811      	ldr	r0, [pc, #68]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001866:	f006 fea7 	bl	80085b8 <HAL_UART_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001870:	f000 faaa 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001874:	2100      	movs	r1, #0
 8001876:	480d      	ldr	r0, [pc, #52]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 8001878:	f007 fb86 	bl	8008f88 <HAL_UARTEx_SetTxFifoThreshold>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001882:	f000 faa1 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001886:	2100      	movs	r1, #0
 8001888:	4808      	ldr	r0, [pc, #32]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 800188a:	f007 fbbb 	bl	8009004 <HAL_UARTEx_SetRxFifoThreshold>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001894:	f000 fa98 	bl	8001dc8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001898:	4804      	ldr	r0, [pc, #16]	@ (80018ac <MX_USART1_UART_Init+0x90>)
 800189a:	f007 fb3c 	bl	8008f16 <HAL_UARTEx_DisableFifoMode>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80018a4:	f000 fa90 	bl	8001dc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20002418 	.word	0x20002418
 80018b0:	40013800 	.word	0x40013800

080018b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08e      	sub	sp, #56	@ 0x38
 80018b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
 80018c4:	609a      	str	r2, [r3, #8]
 80018c6:	60da      	str	r2, [r3, #12]
 80018c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018ca:	4bbe      	ldr	r3, [pc, #760]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80018cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018d0:	4abc      	ldr	r2, [pc, #752]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80018d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018da:	4bba      	ldr	r3, [pc, #744]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80018dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018e4:	623b      	str	r3, [r7, #32]
 80018e6:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e8:	4bb6      	ldr	r3, [pc, #728]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80018ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018ee:	4ab5      	ldr	r2, [pc, #724]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018f8:	4bb2      	ldr	r3, [pc, #712]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80018fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	61fb      	str	r3, [r7, #28]
 8001904:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001906:	4baf      	ldr	r3, [pc, #700]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001908:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800190c:	4aad      	ldr	r2, [pc, #692]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 800190e:	f043 0301 	orr.w	r3, r3, #1
 8001912:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001916:	4bab      	ldr	r3, [pc, #684]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001918:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	61bb      	str	r3, [r7, #24]
 8001922:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001924:	4ba7      	ldr	r3, [pc, #668]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001926:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800192a:	4aa6      	ldr	r2, [pc, #664]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 800192c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001930:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001934:	4ba3      	ldr	r3, [pc, #652]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001936:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800193a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001942:	4ba0      	ldr	r3, [pc, #640]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001944:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001948:	4a9e      	ldr	r2, [pc, #632]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 800194a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800194e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001952:	4b9c      	ldr	r3, [pc, #624]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001954:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001960:	4b98      	ldr	r3, [pc, #608]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001962:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001966:	4a97      	ldr	r2, [pc, #604]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001968:	f043 0302 	orr.w	r3, r3, #2
 800196c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001970:	4b94      	ldr	r3, [pc, #592]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001972:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800197e:	4b91      	ldr	r3, [pc, #580]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001980:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001984:	4a8f      	ldr	r2, [pc, #572]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001986:	f043 0308 	orr.w	r3, r3, #8
 800198a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800198e:	4b8d      	ldr	r3, [pc, #564]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 8001990:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001994:	f003 0308 	and.w	r3, r3, #8
 8001998:	60bb      	str	r3, [r7, #8]
 800199a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800199c:	4b89      	ldr	r3, [pc, #548]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 800199e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019a2:	4a88      	ldr	r2, [pc, #544]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80019a4:	f043 0310 	orr.w	r3, r3, #16
 80019a8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019ac:	4b85      	ldr	r3, [pc, #532]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80019ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019b2:	f003 0310 	and.w	r3, r3, #16
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019ba:	4b82      	ldr	r3, [pc, #520]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80019bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019c0:	4a80      	ldr	r2, [pc, #512]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80019c2:	f043 0320 	orr.w	r3, r3, #32
 80019c6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019ca:	4b7e      	ldr	r3, [pc, #504]	@ (8001bc4 <MX_GPIO_Init+0x310>)
 80019cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019d0:	f003 0320 	and.w	r3, r3, #32
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 80019d8:	2200      	movs	r2, #0
 80019da:	2120      	movs	r1, #32
 80019dc:	487a      	ldr	r0, [pc, #488]	@ (8001bc8 <MX_GPIO_Init+0x314>)
 80019de:	f001 ff59 	bl	8003894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 80019e2:	2200      	movs	r2, #0
 80019e4:	21c2      	movs	r1, #194	@ 0xc2
 80019e6:	4879      	ldr	r0, [pc, #484]	@ (8001bcc <MX_GPIO_Init+0x318>)
 80019e8:	f001 ff54 	bl	8003894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	2140      	movs	r1, #64	@ 0x40
 80019f0:	4877      	ldr	r0, [pc, #476]	@ (8001bd0 <MX_GPIO_Init+0x31c>)
 80019f2:	f001 ff4f 	bl	8003894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 80019f6:	2200      	movs	r2, #0
 80019f8:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 80019fc:	4875      	ldr	r0, [pc, #468]	@ (8001bd4 <MX_GPIO_Init+0x320>)
 80019fe:	f001 ff49 	bl	8003894 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8001a02:	f248 0324 	movw	r3, #32804	@ 0x8024
 8001a06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a14:	4619      	mov	r1, r3
 8001a16:	486e      	ldr	r0, [pc, #440]	@ (8001bd0 <MX_GPIO_Init+0x31c>)
 8001a18:	f001 fd5c 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_UART4_RX_Pin WRLS_UART4_TX_Pin */
  GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8001a1c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a22:	2302      	movs	r3, #2
 8001a24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001a2e:	2308      	movs	r3, #8
 8001a30:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a36:	4619      	mov	r1, r3
 8001a38:	4867      	ldr	r0, [pc, #412]	@ (8001bd8 <MX_GPIO_Init+0x324>)
 8001a3a:	f001 fd4b 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 8001a3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a44:	2303      	movs	r3, #3
 8001a46:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 8001a4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a50:	4619      	mov	r1, r3
 8001a52:	4862      	ldr	r0, [pc, #392]	@ (8001bdc <MX_GPIO_Init+0x328>)
 8001a54:	f001 fd3e 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_F_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 8001a58:	2320      	movs	r3, #32
 8001a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001a68:	2305      	movs	r3, #5
 8001a6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 8001a6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a70:	4619      	mov	r1, r3
 8001a72:	485b      	ldr	r0, [pc, #364]	@ (8001be0 <MX_GPIO_Init+0x32c>)
 8001a74:	f001 fd2e 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO5_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a84:	2303      	movs	r3, #3
 8001a86:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 8001a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a90:	4619      	mov	r1, r3
 8001a92:	4853      	ldr	r0, [pc, #332]	@ (8001be0 <MX_GPIO_Init+0x32c>)
 8001a94:	f001 fd1e 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO7_Pin OCTOSPI_F_IO5_Pin OCTOSPI_F_IO6_Pin OCTOSPI_F_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 8001a98:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8001a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001aaa:	2305      	movs	r3, #5
 8001aac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4845      	ldr	r0, [pc, #276]	@ (8001bcc <MX_GPIO_Init+0x318>)
 8001ab6:	f001 fd0d 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 8001aba:	2308      	movs	r3, #8
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 8001ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aca:	4619      	mov	r1, r3
 8001acc:	483f      	ldr	r0, [pc, #252]	@ (8001bcc <MX_GPIO_Init+0x318>)
 8001ace:	f001 fd01 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 8001ad2:	2320      	movs	r3, #32
 8001ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 8001ae2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4837      	ldr	r0, [pc, #220]	@ (8001bc8 <MX_GPIO_Init+0x314>)
 8001aea:	f001 fcf3 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_SPI2_MOSI_Pin WRLS_SPI2_MISO_Pin WRLS_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 8001aee:	231a      	movs	r3, #26
 8001af0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	2300      	movs	r3, #0
 8001afc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001afe:	2305      	movs	r3, #5
 8001b00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b06:	4619      	mov	r1, r3
 8001b08:	4836      	ldr	r0, [pc, #216]	@ (8001be4 <MX_GPIO_Init+0x330>)
 8001b0a:	f001 fce3 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 8001b0e:	2308      	movs	r3, #8
 8001b10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b12:	2302      	movs	r3, #2
 8001b14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8001b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b26:	4619      	mov	r1, r3
 8001b28:	482f      	ldr	r0, [pc, #188]	@ (8001be8 <MX_GPIO_Init+0x334>)
 8001b2a:	f001 fcd3 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO7_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8001b2e:	2380      	movs	r3, #128	@ 0x80
 8001b30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b32:	2302      	movs	r3, #2
 8001b34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001b3e:	230a      	movs	r3, #10
 8001b40:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8001b42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b46:	4619      	mov	r1, r3
 8001b48:	4826      	ldr	r0, [pc, #152]	@ (8001be4 <MX_GPIO_Init+0x330>)
 8001b4a:	f001 fcc3 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO0_Pin OCTOSPI_F_IO1_Pin OCTOSPI_F_IO2_Pin OCTOSPI_F_IO3_Pin
                           OCTOSPI_F_CLK_P_Pin OCTOSPI_F_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8001b4e:	f241 031f 	movw	r3, #4127	@ 0x101f
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OCTOSPI_F_CLK_P_Pin|OCTOSPI_F_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b54:	2302      	movs	r3, #2
 8001b56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001b60:	2305      	movs	r3, #5
 8001b62:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b68:	4619      	mov	r1, r3
 8001b6a:	481a      	ldr	r0, [pc, #104]	@ (8001bd4 <MX_GPIO_Init+0x320>)
 8001b6c:	f001 fcb2 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8001b70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b76:	2300      	movs	r3, #0
 8001b78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 8001b7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b82:	4619      	mov	r1, r3
 8001b84:	4814      	ldr	r0, [pc, #80]	@ (8001bd8 <MX_GPIO_Init+0x324>)
 8001b86:	f001 fca5 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 8001b8a:	23c2      	movs	r3, #194	@ 0xc2
 8001b8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b96:	2300      	movs	r3, #0
 8001b98:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	480a      	ldr	r0, [pc, #40]	@ (8001bcc <MX_GPIO_Init+0x318>)
 8001ba2:	f001 fc97 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_IO0_Pin OCTOSPI_R_IO2_Pin OCTOSPI_R_IO1_Pin OCTOSPI_R_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8001ba6:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001baa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bac:	2302      	movs	r3, #2
 8001bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001bb8:	230a      	movs	r3, #10
 8001bba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	e013      	b.n	8001bec <MX_GPIO_Init+0x338>
 8001bc4:	46020c00 	.word	0x46020c00
 8001bc8:	42020400 	.word	0x42020400
 8001bcc:	42021c00 	.word	0x42021c00
 8001bd0:	42021800 	.word	0x42021800
 8001bd4:	42021400 	.word	0x42021400
 8001bd8:	42020800 	.word	0x42020800
 8001bdc:	42020000 	.word	0x42020000
 8001be0:	42022000 	.word	0x42022000
 8001be4:	42020c00 	.word	0x42020c00
 8001be8:	42021000 	.word	0x42021000
 8001bec:	486e      	ldr	r0, [pc, #440]	@ (8001da8 <MX_GPIO_Init+0x4f4>)
 8001bee:	f001 fc71 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001c02:	2303      	movs	r3, #3
 8001c04:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8001c06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4867      	ldr	r0, [pc, #412]	@ (8001dac <MX_GPIO_Init+0x4f8>)
 8001c0e:	f001 fc61 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_C_P_Pin USB_C_PA11_Pin */
  GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8001c12:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001c16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c20:	2300      	movs	r3, #0
 8001c22:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001c24:	230a      	movs	r3, #10
 8001c26:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4860      	ldr	r0, [pc, #384]	@ (8001db0 <MX_GPIO_Init+0x4fc>)
 8001c30:	f001 fc50 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8001c34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2300      	movs	r3, #0
 8001c44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001c46:	2306      	movs	r3, #6
 8001c48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 8001c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4855      	ldr	r0, [pc, #340]	@ (8001da8 <MX_GPIO_Init+0x4f4>)
 8001c52:	f001 fc3f 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_SDINx_Pin MIC_CCK0_Pin */
  GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 8001c56:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c64:	2300      	movs	r3, #0
 8001c66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c70:	4619      	mov	r1, r3
 8001c72:	4850      	ldr	r0, [pc, #320]	@ (8001db4 <MX_GPIO_Init+0x500>)
 8001c74:	f001 fc2e 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 8001c78:	2340      	movs	r3, #64	@ 0x40
 8001c7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c84:	2300      	movs	r3, #0
 8001c86:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 8001c88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	484a      	ldr	r0, [pc, #296]	@ (8001db8 <MX_GPIO_Init+0x504>)
 8001c90:	f001 fc20 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin SPEED_SENSOR_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin|SPEED_SENSOR_Pin;
 8001c94:	f44f 43cc 	mov.w	r3, #26112	@ 0x6600
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ca2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4844      	ldr	r0, [pc, #272]	@ (8001dbc <MX_GPIO_Init+0x508>)
 8001caa:	f001 fc13 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO6_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8001cae:	2308      	movs	r3, #8
 8001cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001cbe:	230a      	movs	r3, #10
 8001cc0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 8001cc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	483d      	ldr	r0, [pc, #244]	@ (8001dc0 <MX_GPIO_Init+0x50c>)
 8001cca:	f001 fc03 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 8001cce:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8001cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4834      	ldr	r0, [pc, #208]	@ (8001db4 <MX_GPIO_Init+0x500>)
 8001ce4:	f001 fbf6 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_CLK_P_Pin OCTOSPI_R_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8001ce8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001cec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001cfa:	230a      	movs	r3, #10
 8001cfc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d02:	4619      	mov	r1, r3
 8001d04:	482f      	ldr	r0, [pc, #188]	@ (8001dc4 <MX_GPIO_Init+0x510>)
 8001d06:	f001 fbe5 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 8001d0a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d10:	2300      	movs	r3, #0
 8001d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001d18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4822      	ldr	r0, [pc, #136]	@ (8001da8 <MX_GPIO_Init+0x4f4>)
 8001d20:	f001 fbd8 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8001d24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d32:	2300      	movs	r3, #0
 8001d34:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d36:	2305      	movs	r3, #5
 8001d38:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8001d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4820      	ldr	r0, [pc, #128]	@ (8001dc4 <MX_GPIO_Init+0x510>)
 8001d42:	f001 fbc7 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC2_Pin;
 8001d46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC2_GPIO_Port, &GPIO_InitStruct);
 8001d54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d58:	4619      	mov	r1, r3
 8001d5a:	481a      	ldr	r0, [pc, #104]	@ (8001dc4 <MX_GPIO_Init+0x510>)
 8001d5c:	f001 fbba 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 8001d60:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8001d64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d66:	2301      	movs	r3, #1
 8001d68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d76:	4619      	mov	r1, r3
 8001d78:	480b      	ldr	r0, [pc, #44]	@ (8001da8 <MX_GPIO_Init+0x4f4>)
 8001d7a:	f001 fbab 	bl	80034d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d82:	2302      	movs	r3, #2
 8001d84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001d8e:	2306      	movs	r3, #6
 8001d90:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 8001d92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d96:	4619      	mov	r1, r3
 8001d98:	480a      	ldr	r0, [pc, #40]	@ (8001dc4 <MX_GPIO_Init+0x510>)
 8001d9a:	f001 fb9b 	bl	80034d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d9e:	bf00      	nop
 8001da0:	3738      	adds	r7, #56	@ 0x38
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	42021400 	.word	0x42021400
 8001dac:	42021c00 	.word	0x42021c00
 8001db0:	42020000 	.word	0x42020000
 8001db4:	42021000 	.word	0x42021000
 8001db8:	42021800 	.word	0x42021800
 8001dbc:	42020c00 	.word	0x42020c00
 8001dc0:	42020800 	.word	0x42020800
 8001dc4:	42020400 	.word	0x42020400

08001dc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dcc:	b672      	cpsid	i
}
 8001dce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dd0:	bf00      	nop
 8001dd2:	e7fd      	b.n	8001dd0 <Error_Handler+0x8>

08001dd4 <servo_motor>:
#include "app_threadx.h"

VOID servo_motor(ULONG initial_input)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	@ 0x28
 8001dd8:	af02      	add	r7, sp, #8
 8001dda:	6078      	str	r0, [r7, #4]
	t_can_message	msg;
    ULONG 			actual_flags;

	const char *msg_tick = "Smotor\r\n";
 8001ddc:	4b12      	ldr	r3, [pc, #72]	@ (8001e28 <servo_motor+0x54>)
 8001dde:	61fb      	str	r3, [r7, #28]

    while (1)
    {
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8001de0:	69f8      	ldr	r0, [r7, #28]
 8001de2:	f7fe fb67 	bl	80004b4 <strlen>
 8001de6:	4603      	mov	r3, r0
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dee:	69f9      	ldr	r1, [r7, #28]
 8001df0:	480e      	ldr	r0, [pc, #56]	@ (8001e2c <servo_motor+0x58>)
 8001df2:	f006 fc31 	bl	8008658 <HAL_UART_Transmit>
        // Wait until a steering command event is set
        tx_event_flags_get(&event_flags, FLAG_CAN_STEER_CMD,
 8001df6:	f107 0308 	add.w	r3, r7, #8
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	9200      	str	r2, [sp, #0]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	2102      	movs	r1, #2
 8001e02:	480b      	ldr	r0, [pc, #44]	@ (8001e30 <servo_motor+0x5c>)
 8001e04:	f009 ffc6 	bl	800bd94 <_txe_event_flags_get>
        TX_OR_CLEAR, &actual_flags, TX_NO_WAIT);

        while (tx_queue_receive(&queue_steer_cmd, &msg, TX_NO_WAIT) == TX_SUCCESS)
 8001e08:	bf00      	nop
 8001e0a:	f107 030c 	add.w	r3, r7, #12
 8001e0e:	2200      	movs	r2, #0
 8001e10:	4619      	mov	r1, r3
 8001e12:	4808      	ldr	r0, [pc, #32]	@ (8001e34 <servo_motor+0x60>)
 8001e14:	f00a f986 	bl	800c124 <_txe_queue_receive>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0f5      	beq.n	8001e0a <servo_motor+0x36>
        {
			//call steer function!!
        }
        tx_thread_sleep(50);
 8001e1e:	2032      	movs	r0, #50	@ 0x32
 8001e20:	f009 f8d2 	bl	800afc8 <_tx_thread_sleep>
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8001e24:	e7dc      	b.n	8001de0 <servo_motor+0xc>
 8001e26:	bf00      	nop
 8001e28:	0800f268 	.word	0x0800f268
 8001e2c:	20002418 	.word	0x20002418
 8001e30:	200022b8 	.word	0x200022b8
 8001e34:	20002280 	.word	0x20002280

08001e38 <speed_sensor>:
#ifndef TX_TIMER_TICKS_PER_SECOND
#define TX_TIMER_TICKS_PER_SECOND 1000 // Default to 1ms if unknown
#endif

VOID speed_sensor(ULONG initial_input)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b0a0      	sub	sp, #128	@ 0x80
 8001e3c:	af04      	add	r7, sp, #16
 8001e3e:	6078      	str	r0, [r7, #4]
    /* INIT SECTION: Runs once when thread starts                  */
    /* ----------------------------------------------------------- */

    // 1. CRITICAL: Start the Hardware Timer in External Clock Mode
    // Even if main() called it, we call it again to be safe.
    HAL_TIM_Base_Start(&htim1);
 8001e40:	4845      	ldr	r0, [pc, #276]	@ (8001f58 <speed_sensor+0x120>)
 8001e42:	f005 ff71 	bl	8007d28 <HAL_TIM_Base_Start>

    // 2. Initialize tracking variables
    uint32_t last_count = __HAL_TIM_GET_COUNTER(&htim1);
 8001e46:	4b44      	ldr	r3, [pc, #272]	@ (8001f58 <speed_sensor+0x120>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    ULONG last_time_ticks = tx_time_get();
 8001e4e:	f009 fc1b 	bl	800b688 <_tx_time_get>
 8001e52:	66b8      	str	r0, [r7, #104]	@ 0x68
    {
        /* * A. SLEEP: Instead of checking "if(time - last > 500)",
         * we simply sleep for 500ms. The OS handles the timing.
         * Assuming 1000Hz tick, 500 ticks = 500ms.
         */
        tx_thread_sleep(500);
 8001e54:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e58:	f009 f8b6 	bl	800afc8 <_tx_thread_sleep>

        /* B. WAKE UP & MEASURE */
        // 1. Get current states
        uint32_t current_count = __HAL_TIM_GET_COUNTER(&htim1);
 8001e5c:	4b3e      	ldr	r3, [pc, #248]	@ (8001f58 <speed_sensor+0x120>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e62:	65fb      	str	r3, [r7, #92]	@ 0x5c
        ULONG current_time_ticks = tx_time_get();
 8001e64:	f009 fc10 	bl	800b688 <_tx_time_get>
 8001e68:	65b8      	str	r0, [r7, #88]	@ 0x58

        // 2. Calculate Delta Time (in seconds)
        ULONG delta_ticks = current_time_ticks - last_time_ticks;
 8001e6a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	657b      	str	r3, [r7, #84]	@ 0x54
        float dt = (float)delta_ticks / TX_TIMER_TICKS_PER_SECOND;
 8001e72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e74:	ee07 3a90 	vmov	s15, r3
 8001e78:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e7c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001f5c <speed_sensor+0x124>
 8001e80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e84:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

        // 3. Calculate Pulses (Handle Overflow 65535 -> 0)
        uint32_t pulses = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	667b      	str	r3, [r7, #100]	@ 0x64
        if (current_count >= last_count) {
 8001e8c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001e8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d304      	bcc.n	8001e9e <speed_sensor+0x66>
            pulses = current_count - last_count;
 8001e94:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001e96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e9c:	e005      	b.n	8001eaa <speed_sensor+0x72>
        } else {
            pulses = (TIMER_PERIOD - last_count) + current_count + 1;
 8001e9e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001ea0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001ea8:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        // 4. Update "Last" variables for next loop
        last_count = current_count;
 8001eaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001eac:	66fb      	str	r3, [r7, #108]	@ 0x6c
        last_time_ticks = current_time_ticks;
 8001eae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001eb0:	66bb      	str	r3, [r7, #104]	@ 0x68

        // 5. Math
        float rotations = (float)pulses / PULSES_PER_REV;
 8001eb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001eb4:	ee07 3a90 	vmov	s15, r3
 8001eb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ebc:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8001ec0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ec4:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        float distance_m = rotations * WHEEL_PERIMETER_M;
 8001ec8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001ecc:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001f60 <speed_sensor+0x128>
 8001ed0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ed4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
        float speed_mps = 0.0f;
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	663b      	str	r3, [r7, #96]	@ 0x60

        if(dt > 0.0f) {
 8001ede:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001ee2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eea:	dd07      	ble.n	8001efc <speed_sensor+0xc4>
            speed_mps = distance_m / dt;
 8001eec:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8001ef0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001ef4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ef8:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
        }

        /* C. OUTPUT & SHARE DATA */

        // Update global variable with Mutex protection
        tx_mutex_get(&speed_data_mutex, TX_WAIT_FOREVER);
 8001efc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f00:	4818      	ldr	r0, [pc, #96]	@ (8001f64 <speed_sensor+0x12c>)
 8001f02:	f009 ffcb 	bl	800be9c <_txe_mutex_get>
        g_vehicle_speed = speed_mps;
 8001f06:	4a18      	ldr	r2, [pc, #96]	@ (8001f68 <speed_sensor+0x130>)
 8001f08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f0a:	6013      	str	r3, [r2, #0]
        tx_mutex_put(&speed_data_mutex);
 8001f0c:	4815      	ldr	r0, [pc, #84]	@ (8001f64 <speed_sensor+0x12c>)
 8001f0e:	f00a f81f 	bl	800bf50 <_txe_mutex_put>

        // Notify other threads
        tx_event_flags_set(&event_flags, FLAG_SENSOR_UPDATE, TX_OR);
 8001f12:	2200      	movs	r2, #0
 8001f14:	2104      	movs	r1, #4
 8001f16:	4815      	ldr	r0, [pc, #84]	@ (8001f6c <speed_sensor+0x134>)
 8001f18:	f009 ff92 	bl	800be40 <_txe_event_flags_set>

        // Print to UART (Using your working _write function logic via printf/snprintf)
        snprintf(msg, sizeof(msg), "CNT:%lu | Pulses:%lu | Speed: %.2f m/s\r\n", current_count, pulses, speed_mps);
 8001f1c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001f1e:	f7fe fc35 	bl	800078c <__aeabi_f2d>
 8001f22:	4602      	mov	r2, r0
 8001f24:	460b      	mov	r3, r1
 8001f26:	f107 0008 	add.w	r0, r7, #8
 8001f2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001f2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f34:	4a0e      	ldr	r2, [pc, #56]	@ (8001f70 <speed_sensor+0x138>)
 8001f36:	2140      	movs	r1, #64	@ 0x40
 8001f38:	f00a ff94 	bl	800ce64 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8001f3c:	f107 0308 	add.w	r3, r7, #8
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7fe fab7 	bl	80004b4 <strlen>
 8001f46:	4603      	mov	r3, r0
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	f107 0108 	add.w	r1, r7, #8
 8001f4e:	2364      	movs	r3, #100	@ 0x64
 8001f50:	4808      	ldr	r0, [pc, #32]	@ (8001f74 <speed_sensor+0x13c>)
 8001f52:	f006 fb81 	bl	8008658 <HAL_UART_Transmit>
    {
 8001f56:	e77d      	b.n	8001e54 <speed_sensor+0x1c>
 8001f58:	200023cc 	.word	0x200023cc
 8001f5c:	42c80000 	.word	0x42c80000
 8001f60:	3e591687 	.word	0x3e591687
 8001f64:	200022dc 	.word	0x200022dc
 8001f68:	20002310 	.word	0x20002310
 8001f6c:	200022b8 	.word	0x200022b8
 8001f70:	0800f274 	.word	0x0800f274
 8001f74:	20002418 	.word	0x20002418

08001f78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa8 <HAL_MspInit+0x30>)
 8001f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f84:	4a08      	ldr	r2, [pc, #32]	@ (8001fa8 <HAL_MspInit+0x30>)
 8001f86:	f043 0304 	orr.w	r3, r3, #4
 8001f8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001f8e:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <HAL_MspInit+0x30>)
 8001f90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	607b      	str	r3, [r7, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001f9c:	f001 fed0 	bl	8003d40 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa0:	bf00      	nop
 8001fa2:	3708      	adds	r7, #8
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	46020c00 	.word	0x46020c00

08001fac <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b0bc      	sub	sp, #240	@ 0xf0
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fc4:	f107 0310 	add.w	r3, r7, #16
 8001fc8:	22c8      	movs	r2, #200	@ 0xc8
 8001fca:	2100      	movs	r1, #0
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f00a ffe4 	bl	800cf9a <memset>
  if(hfdcan->Instance==FDCAN1)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a27      	ldr	r2, [pc, #156]	@ (8002074 <HAL_FDCAN_MspInit+0xc8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d147      	bne.n	800206c <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 8001fdc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001fe0:	f04f 0300 	mov.w	r3, #0
 8001fe4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 8001fe8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ff0:	f107 0310 	add.w	r3, r7, #16
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f003 f95f 	bl	80052b8 <HAL_RCCEx_PeriphCLKConfig>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002000:	f7ff fee2 	bl	8001dc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 8002004:	4b1c      	ldr	r3, [pc, #112]	@ (8002078 <HAL_FDCAN_MspInit+0xcc>)
 8002006:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800200a:	4a1b      	ldr	r2, [pc, #108]	@ (8002078 <HAL_FDCAN_MspInit+0xcc>)
 800200c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002010:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8002014:	4b18      	ldr	r3, [pc, #96]	@ (8002078 <HAL_FDCAN_MspInit+0xcc>)
 8002016:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800201a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002022:	4b15      	ldr	r3, [pc, #84]	@ (8002078 <HAL_FDCAN_MspInit+0xcc>)
 8002024:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002028:	4a13      	ldr	r2, [pc, #76]	@ (8002078 <HAL_FDCAN_MspInit+0xcc>)
 800202a:	f043 0302 	orr.w	r3, r3, #2
 800202e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002032:	4b11      	ldr	r3, [pc, #68]	@ (8002078 <HAL_FDCAN_MspInit+0xcc>)
 8002034:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	60bb      	str	r3, [r7, #8]
 800203e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8002040:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002044:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002054:	2300      	movs	r3, #0
 8002056:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800205a:	2309      	movs	r3, #9
 800205c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002060:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002064:	4619      	mov	r1, r3
 8002066:	4805      	ldr	r0, [pc, #20]	@ (800207c <HAL_FDCAN_MspInit+0xd0>)
 8002068:	f001 fa34 	bl	80034d4 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800206c:	bf00      	nop
 800206e:	37f0      	adds	r7, #240	@ 0xf0
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	4000a400 	.word	0x4000a400
 8002078:	46020c00 	.word	0x46020c00
 800207c:	42020400 	.word	0x42020400

08002080 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b0bc      	sub	sp, #240	@ 0xf0
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002098:	f107 0310 	add.w	r3, r7, #16
 800209c:	22c8      	movs	r2, #200	@ 0xc8
 800209e:	2100      	movs	r1, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f00a ff7a 	bl	800cf9a <memset>
  if(hi2c->Instance==I2C2)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a26      	ldr	r2, [pc, #152]	@ (8002144 <HAL_I2C_MspInit+0xc4>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d144      	bne.n	800213a <HAL_I2C_MspInit+0xba>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80020b0:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80020bc:	2300      	movs	r3, #0
 80020be:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020c0:	f107 0310 	add.w	r3, r7, #16
 80020c4:	4618      	mov	r0, r3
 80020c6:	f003 f8f7 	bl	80052b8 <HAL_RCCEx_PeriphCLKConfig>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80020d0:	f7ff fe7a 	bl	8001dc8 <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80020d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002148 <HAL_I2C_MspInit+0xc8>)
 80020d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020da:	4a1b      	ldr	r2, [pc, #108]	@ (8002148 <HAL_I2C_MspInit+0xc8>)
 80020dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020e4:	4b18      	ldr	r3, [pc, #96]	@ (8002148 <HAL_I2C_MspInit+0xc8>)
 80020e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80020f2:	2330      	movs	r3, #48	@ 0x30
 80020f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f8:	2312      	movs	r3, #18
 80020fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002104:	2300      	movs	r3, #0
 8002106:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800210a:	2304      	movs	r3, #4
 800210c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002110:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002114:	4619      	mov	r1, r3
 8002116:	480d      	ldr	r0, [pc, #52]	@ (800214c <HAL_I2C_MspInit+0xcc>)
 8002118:	f001 f9dc 	bl	80034d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800211c:	4b0a      	ldr	r3, [pc, #40]	@ (8002148 <HAL_I2C_MspInit+0xc8>)
 800211e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002122:	4a09      	ldr	r2, [pc, #36]	@ (8002148 <HAL_I2C_MspInit+0xc8>)
 8002124:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002128:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800212c:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <HAL_I2C_MspInit+0xc8>)
 800212e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002136:	60bb      	str	r3, [r7, #8]
 8002138:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800213a:	bf00      	nop
 800213c:	37f0      	adds	r7, #240	@ 0xf0
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40005800 	.word	0x40005800
 8002148:	46020c00 	.word	0x46020c00
 800214c:	42021c00 	.word	0x42021c00

08002150 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	@ 0x28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a1a      	ldr	r2, [pc, #104]	@ (80021d8 <HAL_TIM_Base_MspInit+0x88>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d12e      	bne.n	80021d0 <HAL_TIM_Base_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002172:	4b1a      	ldr	r3, [pc, #104]	@ (80021dc <HAL_TIM_Base_MspInit+0x8c>)
 8002174:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002178:	4a18      	ldr	r2, [pc, #96]	@ (80021dc <HAL_TIM_Base_MspInit+0x8c>)
 800217a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800217e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002182:	4b16      	ldr	r3, [pc, #88]	@ (80021dc <HAL_TIM_Base_MspInit+0x8c>)
 8002184:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002188:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002190:	4b12      	ldr	r3, [pc, #72]	@ (80021dc <HAL_TIM_Base_MspInit+0x8c>)
 8002192:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002196:	4a11      	ldr	r2, [pc, #68]	@ (80021dc <HAL_TIM_Base_MspInit+0x8c>)
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80021a0:	4b0e      	ldr	r3, [pc, #56]	@ (80021dc <HAL_TIM_Base_MspInit+0x8c>)
 80021a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
 80021b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021bc:	2300      	movs	r3, #0
 80021be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021c0:	2301      	movs	r3, #1
 80021c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	4619      	mov	r1, r3
 80021ca:	4805      	ldr	r0, [pc, #20]	@ (80021e0 <HAL_TIM_Base_MspInit+0x90>)
 80021cc:	f001 f982 	bl	80034d4 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80021d0:	bf00      	nop
 80021d2:	3728      	adds	r7, #40	@ 0x28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40012c00 	.word	0x40012c00
 80021dc:	46020c00 	.word	0x46020c00
 80021e0:	42020000 	.word	0x42020000

080021e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b0bc      	sub	sp, #240	@ 0xf0
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021fc:	f107 0310 	add.w	r3, r7, #16
 8002200:	22c8      	movs	r2, #200	@ 0xc8
 8002202:	2100      	movs	r1, #0
 8002204:	4618      	mov	r0, r3
 8002206:	f00a fec8 	bl	800cf9a <memset>
  if(huart->Instance==USART1)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a26      	ldr	r2, [pc, #152]	@ (80022a8 <HAL_UART_MspInit+0xc4>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d145      	bne.n	80022a0 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002214:	f04f 0201 	mov.w	r2, #1
 8002218:	f04f 0300 	mov.w	r3, #0
 800221c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002220:	2300      	movs	r3, #0
 8002222:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	4618      	mov	r0, r3
 800222a:	f003 f845 	bl	80052b8 <HAL_RCCEx_PeriphCLKConfig>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8002234:	f7ff fdc8 	bl	8001dc8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002238:	4b1c      	ldr	r3, [pc, #112]	@ (80022ac <HAL_UART_MspInit+0xc8>)
 800223a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800223e:	4a1b      	ldr	r2, [pc, #108]	@ (80022ac <HAL_UART_MspInit+0xc8>)
 8002240:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002244:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002248:	4b18      	ldr	r3, [pc, #96]	@ (80022ac <HAL_UART_MspInit+0xc8>)
 800224a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800224e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002256:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <HAL_UART_MspInit+0xc8>)
 8002258:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800225c:	4a13      	ldr	r2, [pc, #76]	@ (80022ac <HAL_UART_MspInit+0xc8>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002266:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <HAL_UART_MspInit+0xc8>)
 8002268:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	60bb      	str	r3, [r7, #8]
 8002272:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8002274:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002278:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227c:	2302      	movs	r3, #2
 800227e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002288:	2300      	movs	r3, #0
 800228a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800228e:	2307      	movs	r3, #7
 8002290:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002294:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002298:	4619      	mov	r1, r3
 800229a:	4805      	ldr	r0, [pc, #20]	@ (80022b0 <HAL_UART_MspInit+0xcc>)
 800229c:	f001 f91a 	bl	80034d4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80022a0:	bf00      	nop
 80022a2:	37f0      	adds	r7, #240	@ 0xf0
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40013800 	.word	0x40013800
 80022ac:	46020c00 	.word	0x46020c00
 80022b0:	42020000 	.word	0x42020000

080022b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022b8:	bf00      	nop
 80022ba:	e7fd      	b.n	80022b8 <NMI_Handler+0x4>

080022bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022c0:	bf00      	nop
 80022c2:	e7fd      	b.n	80022c0 <HardFault_Handler+0x4>

080022c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022c8:	bf00      	nop
 80022ca:	e7fd      	b.n	80022c8 <MemManage_Handler+0x4>

080022cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022d0:	bf00      	nop
 80022d2:	e7fd      	b.n	80022d0 <BusFault_Handler+0x4>

080022d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022d8:	bf00      	nop
 80022da:	e7fd      	b.n	80022d8 <UsageFault_Handler+0x4>

080022dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
	...

080022ec <ld1_thread_entry>:

#include "app_threadx.h"

VOID ld1_thread_entry(ULONG initial_input)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "Super\r\n";
 80022f4:	4b08      	ldr	r3, [pc, #32]	@ (8002318 <ld1_thread_entry+0x2c>)
 80022f6:	60fb      	str	r3, [r7, #12]

		while (1){
			HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 80022f8:	68f8      	ldr	r0, [r7, #12]
 80022fa:	f7fe f8db 	bl	80004b4 <strlen>
 80022fe:	4603      	mov	r3, r0
 8002300:	b29a      	uxth	r2, r3
 8002302:	230a      	movs	r3, #10
 8002304:	68f9      	ldr	r1, [r7, #12]
 8002306:	4805      	ldr	r0, [pc, #20]	@ (800231c <ld1_thread_entry+0x30>)
 8002308:	f006 f9a6 	bl	8008658 <HAL_UART_Transmit>
			tx_thread_sleep(50);
 800230c:	2032      	movs	r0, #50	@ 0x32
 800230e:	f008 fe5b 	bl	800afc8 <_tx_thread_sleep>
			HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 8002312:	bf00      	nop
 8002314:	e7f0      	b.n	80022f8 <ld1_thread_entry+0xc>
 8002316:	bf00      	nop
 8002318:	0800f2a0 	.word	0x0800f2a0
 800231c:	20002418 	.word	0x20002418

08002320 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return 1;
 8002324:	2301      	movs	r3, #1
}
 8002326:	4618      	mov	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_kill>:

int _kill(int pid, int sig)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800233a:	f00a fe81 	bl	800d040 <__errno>
 800233e:	4603      	mov	r3, r0
 8002340:	2216      	movs	r2, #22
 8002342:	601a      	str	r2, [r3, #0]
  return -1;
 8002344:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002348:	4618      	mov	r0, r3
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <_exit>:

void _exit (int status)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002358:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff ffe7 	bl	8002330 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002362:	bf00      	nop
 8002364:	e7fd      	b.n	8002362 <_exit+0x12>

08002366 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b086      	sub	sp, #24
 800236a:	af00      	add	r7, sp, #0
 800236c:	60f8      	str	r0, [r7, #12]
 800236e:	60b9      	str	r1, [r7, #8]
 8002370:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
 8002376:	e00a      	b.n	800238e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002378:	f3af 8000 	nop.w
 800237c:	4601      	mov	r1, r0
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	1c5a      	adds	r2, r3, #1
 8002382:	60ba      	str	r2, [r7, #8]
 8002384:	b2ca      	uxtb	r2, r1
 8002386:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	3301      	adds	r3, #1
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	697a      	ldr	r2, [r7, #20]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	429a      	cmp	r2, r3
 8002394:	dbf0      	blt.n	8002378 <_read+0x12>
  }

  return len;
 8002396:	687b      	ldr	r3, [r7, #4]
}
 8002398:	4618      	mov	r0, r3
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ac:	2300      	movs	r3, #0
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	e009      	b.n	80023c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	60ba      	str	r2, [r7, #8]
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	3301      	adds	r3, #1
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	dbf1      	blt.n	80023b2 <_write+0x12>
  }
  return len;
 80023ce:	687b      	ldr	r3, [r7, #4]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <_close>:

int _close(int file)
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002400:	605a      	str	r2, [r3, #4]
  return 0;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <_isatty>:

int _isatty(int file)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002418:	2301      	movs	r3, #1
}
 800241a:	4618      	mov	r0, r3
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr

08002426 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002426:	b480      	push	{r7}
 8002428:	b085      	sub	sp, #20
 800242a:	af00      	add	r7, sp, #0
 800242c:	60f8      	str	r0, [r7, #12]
 800242e:	60b9      	str	r1, [r7, #8]
 8002430:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b086      	sub	sp, #24
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002448:	4a14      	ldr	r2, [pc, #80]	@ (800249c <_sbrk+0x5c>)
 800244a:	4b15      	ldr	r3, [pc, #84]	@ (80024a0 <_sbrk+0x60>)
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002454:	4b13      	ldr	r3, [pc, #76]	@ (80024a4 <_sbrk+0x64>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d102      	bne.n	8002462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800245c:	4b11      	ldr	r3, [pc, #68]	@ (80024a4 <_sbrk+0x64>)
 800245e:	4a12      	ldr	r2, [pc, #72]	@ (80024a8 <_sbrk+0x68>)
 8002460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002462:	4b10      	ldr	r3, [pc, #64]	@ (80024a4 <_sbrk+0x64>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	429a      	cmp	r2, r3
 800246e:	d207      	bcs.n	8002480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002470:	f00a fde6 	bl	800d040 <__errno>
 8002474:	4603      	mov	r3, r0
 8002476:	220c      	movs	r2, #12
 8002478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800247a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800247e:	e009      	b.n	8002494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002480:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <_sbrk+0x64>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002486:	4b07      	ldr	r3, [pc, #28]	@ (80024a4 <_sbrk+0x64>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4413      	add	r3, r2
 800248e:	4a05      	ldr	r2, [pc, #20]	@ (80024a4 <_sbrk+0x64>)
 8002490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002492:	68fb      	ldr	r3, [r7, #12]
}
 8002494:	4618      	mov	r0, r3
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	200c0000 	.word	0x200c0000
 80024a0:	00000400 	.word	0x00000400
 80024a4:	200024ac 	.word	0x200024ac
 80024a8:	20002c40 	.word	0x20002c40

080024ac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024b0:	4b18      	ldr	r3, [pc, #96]	@ (8002514 <SystemInit+0x68>)
 80024b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b6:	4a17      	ldr	r2, [pc, #92]	@ (8002514 <SystemInit+0x68>)
 80024b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80024c0:	4b15      	ldr	r3, [pc, #84]	@ (8002518 <SystemInit+0x6c>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80024c6:	4b14      	ldr	r3, [pc, #80]	@ (8002518 <SystemInit+0x6c>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80024cc:	4b12      	ldr	r3, [pc, #72]	@ (8002518 <SystemInit+0x6c>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80024d2:	4b11      	ldr	r3, [pc, #68]	@ (8002518 <SystemInit+0x6c>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80024d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002518 <SystemInit+0x6c>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0e      	ldr	r2, [pc, #56]	@ (8002518 <SystemInit+0x6c>)
 80024de:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80024e2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80024e6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80024e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002518 <SystemInit+0x6c>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80024ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002518 <SystemInit+0x6c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a09      	ldr	r2, [pc, #36]	@ (8002518 <SystemInit+0x6c>)
 80024f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80024fa:	4b07      	ldr	r3, [pc, #28]	@ (8002518 <SystemInit+0x6c>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002500:	4b04      	ldr	r3, [pc, #16]	@ (8002514 <SystemInit+0x68>)
 8002502:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002506:	609a      	str	r2, [r3, #8]
  #endif
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	e000ed00 	.word	0xe000ed00
 8002518:	46020c00 	.word	0x46020c00

0800251c <thread_init>:
#include "app_threadx.h"

void thread_init(void)
{	
 800251c:	b580      	push	{r7, lr}
 800251e:	b08e      	sub	sp, #56	@ 0x38
 8002520:	af08      	add	r7, sp, #32
    uint8_t status;
	status = 0;
 8002522:	2300      	movs	r3, #0
 8002524:	75fb      	strb	r3, [r7, #23]
	char err_msg[20] = "FailSP\r\n";
 8002526:	4a8f      	ldr	r2, [pc, #572]	@ (8002764 <thread_init+0x248>)
 8002528:	463b      	mov	r3, r7
 800252a:	ca07      	ldmia	r2, {r0, r1, r2}
 800252c:	c303      	stmia	r3!, {r0, r1}
 800252e:	701a      	strb	r2, [r3, #0]
 8002530:	f107 0309 	add.w	r3, r7, #9
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	f8c3 2007 	str.w	r2, [r3, #7]

										//SUPERVISOR THREAD
	if (tx_thread_create(&threads[supervisor_e].thread_ptr, "led_thread1", ld1_thread_entry, 0, threads[supervisor_e].thread_Stack, THREAD_STACK_SIZE,
 800253e:	23b0      	movs	r3, #176	@ 0xb0
 8002540:	9306      	str	r3, [sp, #24]
 8002542:	2301      	movs	r3, #1
 8002544:	9305      	str	r3, [sp, #20]
 8002546:	2300      	movs	r3, #0
 8002548:	9304      	str	r3, [sp, #16]
 800254a:	230a      	movs	r3, #10
 800254c:	9303      	str	r3, [sp, #12]
 800254e:	230a      	movs	r3, #10
 8002550:	9302      	str	r3, [sp, #8]
 8002552:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	4b83      	ldr	r3, [pc, #524]	@ (8002768 <thread_init+0x24c>)
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	2300      	movs	r3, #0
 800255e:	4a83      	ldr	r2, [pc, #524]	@ (800276c <thread_init+0x250>)
 8002560:	4983      	ldr	r1, [pc, #524]	@ (8002770 <thread_init+0x254>)
 8002562:	4884      	ldr	r0, [pc, #528]	@ (8002774 <thread_init+0x258>)
 8002564:	f009 fe72 	bl	800c24c <_txe_thread_create>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <thread_init+0x56>
	10, 10, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 800256e:	230e      	movs	r3, #14
 8002570:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8002572:	7dfb      	ldrb	r3, [r7, #23]
 8002574:	2b0e      	cmp	r3, #14
 8002576:	d10b      	bne.n	8002590 <thread_init+0x74>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8002578:	463b      	mov	r3, r7
 800257a:	4618      	mov	r0, r3
 800257c:	f7fd ff9a 	bl	80004b4 <strlen>
 8002580:	4603      	mov	r3, r0
 8002582:	b29a      	uxth	r2, r3
 8002584:	4639      	mov	r1, r7
 8002586:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800258a:	487b      	ldr	r0, [pc, #492]	@ (8002778 <thread_init+0x25c>)
 800258c:	f006 f864 	bl	8008658 <HAL_UART_Transmit>

										//DC MOTOR THREAD
	if (tx_thread_create(&threads[dc_motor_e].thread_ptr, "motor_thread", dc_motor, 0, threads[dc_motor_e].thread_Stack, THREAD_STACK_SIZE,
 8002590:	23b0      	movs	r3, #176	@ 0xb0
 8002592:	9306      	str	r3, [sp, #24]
 8002594:	2301      	movs	r3, #1
 8002596:	9305      	str	r3, [sp, #20]
 8002598:	2300      	movs	r3, #0
 800259a:	9304      	str	r3, [sp, #16]
 800259c:	2304      	movs	r3, #4
 800259e:	9303      	str	r3, [sp, #12]
 80025a0:	2304      	movs	r3, #4
 80025a2:	9302      	str	r3, [sp, #8]
 80025a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025a8:	9301      	str	r3, [sp, #4]
 80025aa:	4b74      	ldr	r3, [pc, #464]	@ (800277c <thread_init+0x260>)
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	2300      	movs	r3, #0
 80025b0:	4a73      	ldr	r2, [pc, #460]	@ (8002780 <thread_init+0x264>)
 80025b2:	4974      	ldr	r1, [pc, #464]	@ (8002784 <thread_init+0x268>)
 80025b4:	4874      	ldr	r0, [pc, #464]	@ (8002788 <thread_init+0x26c>)
 80025b6:	f009 fe49 	bl	800c24c <_txe_thread_create>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <thread_init+0xa8>
	4, 4, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 80025c0:	230e      	movs	r3, #14
 80025c2:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 80025c4:	7dfb      	ldrb	r3, [r7, #23]
 80025c6:	2b0e      	cmp	r3, #14
 80025c8:	d110      	bne.n	80025ec <thread_init+0xd0>
	{
		sprintf(err_msg, "FailDCmt\r\n");
 80025ca:	463b      	mov	r3, r7
 80025cc:	496f      	ldr	r1, [pc, #444]	@ (800278c <thread_init+0x270>)
 80025ce:	4618      	mov	r0, r3
 80025d0:	f00a fc7e 	bl	800ced0 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 80025d4:	463b      	mov	r3, r7
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7fd ff6c 	bl	80004b4 <strlen>
 80025dc:	4603      	mov	r3, r0
 80025de:	b29a      	uxth	r2, r3
 80025e0:	4639      	mov	r1, r7
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025e6:	4864      	ldr	r0, [pc, #400]	@ (8002778 <thread_init+0x25c>)
 80025e8:	f006 f836 	bl	8008658 <HAL_UART_Transmit>
	}

										//SERVO MOTOR THREAD
	if (tx_thread_create(&threads[servo_motor_e].thread_ptr, "servo_thread", servo_motor, 0, threads[servo_motor_e].thread_Stack, THREAD_STACK_SIZE,
 80025ec:	23b0      	movs	r3, #176	@ 0xb0
 80025ee:	9306      	str	r3, [sp, #24]
 80025f0:	2301      	movs	r3, #1
 80025f2:	9305      	str	r3, [sp, #20]
 80025f4:	2300      	movs	r3, #0
 80025f6:	9304      	str	r3, [sp, #16]
 80025f8:	2305      	movs	r3, #5
 80025fa:	9303      	str	r3, [sp, #12]
 80025fc:	2305      	movs	r3, #5
 80025fe:	9302      	str	r3, [sp, #8]
 8002600:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002604:	9301      	str	r3, [sp, #4]
 8002606:	4b62      	ldr	r3, [pc, #392]	@ (8002790 <thread_init+0x274>)
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	2300      	movs	r3, #0
 800260c:	4a61      	ldr	r2, [pc, #388]	@ (8002794 <thread_init+0x278>)
 800260e:	4962      	ldr	r1, [pc, #392]	@ (8002798 <thread_init+0x27c>)
 8002610:	4862      	ldr	r0, [pc, #392]	@ (800279c <thread_init+0x280>)
 8002612:	f009 fe1b 	bl	800c24c <_txe_thread_create>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <thread_init+0x104>
	5, 5, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 800261c:	230e      	movs	r3, #14
 800261e:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8002620:	7dfb      	ldrb	r3, [r7, #23]
 8002622:	2b0e      	cmp	r3, #14
 8002624:	d110      	bne.n	8002648 <thread_init+0x12c>
	{   
		sprintf(err_msg, "Failservmt\r\n");
 8002626:	463b      	mov	r3, r7
 8002628:	495d      	ldr	r1, [pc, #372]	@ (80027a0 <thread_init+0x284>)
 800262a:	4618      	mov	r0, r3
 800262c:	f00a fc50 	bl	800ced0 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8002630:	463b      	mov	r3, r7
 8002632:	4618      	mov	r0, r3
 8002634:	f7fd ff3e 	bl	80004b4 <strlen>
 8002638:	4603      	mov	r3, r0
 800263a:	b29a      	uxth	r2, r3
 800263c:	4639      	mov	r1, r7
 800263e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002642:	484d      	ldr	r0, [pc, #308]	@ (8002778 <thread_init+0x25c>)
 8002644:	f006 f808 	bl	8008658 <HAL_UART_Transmit>
	}

										//SPEED SENSOR THREAD
	if (tx_thread_create(&threads[speed_sensor_e].thread_ptr, "speedS_thread", speed_sensor, 0, threads[speed_sensor_e].thread_Stack, THREAD_STACK_SIZE,
 8002648:	23b0      	movs	r3, #176	@ 0xb0
 800264a:	9306      	str	r3, [sp, #24]
 800264c:	2301      	movs	r3, #1
 800264e:	9305      	str	r3, [sp, #20]
 8002650:	2300      	movs	r3, #0
 8002652:	9304      	str	r3, [sp, #16]
 8002654:	2306      	movs	r3, #6
 8002656:	9303      	str	r3, [sp, #12]
 8002658:	2306      	movs	r3, #6
 800265a:	9302      	str	r3, [sp, #8]
 800265c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002660:	9301      	str	r3, [sp, #4]
 8002662:	4b50      	ldr	r3, [pc, #320]	@ (80027a4 <thread_init+0x288>)
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	2300      	movs	r3, #0
 8002668:	4a4f      	ldr	r2, [pc, #316]	@ (80027a8 <thread_init+0x28c>)
 800266a:	4950      	ldr	r1, [pc, #320]	@ (80027ac <thread_init+0x290>)
 800266c:	4850      	ldr	r0, [pc, #320]	@ (80027b0 <thread_init+0x294>)
 800266e:	f009 fded 	bl	800c24c <_txe_thread_create>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <thread_init+0x160>
	6, 6, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8002678:	230e      	movs	r3, #14
 800267a:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 800267c:	7dfb      	ldrb	r3, [r7, #23]
 800267e:	2b0e      	cmp	r3, #14
 8002680:	d110      	bne.n	80026a4 <thread_init+0x188>
	{
		sprintf(err_msg, "FailSS\r\n");
 8002682:	463b      	mov	r3, r7
 8002684:	494b      	ldr	r1, [pc, #300]	@ (80027b4 <thread_init+0x298>)
 8002686:	4618      	mov	r0, r3
 8002688:	f00a fc22 	bl	800ced0 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 800268c:	463b      	mov	r3, r7
 800268e:	4618      	mov	r0, r3
 8002690:	f7fd ff10 	bl	80004b4 <strlen>
 8002694:	4603      	mov	r3, r0
 8002696:	b29a      	uxth	r2, r3
 8002698:	4639      	mov	r1, r7
 800269a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800269e:	4836      	ldr	r0, [pc, #216]	@ (8002778 <thread_init+0x25c>)
 80026a0:	f005 ffda 	bl	8008658 <HAL_UART_Transmit>
	}

										//CAN TX THREAD
	if (tx_thread_create(&threads[can_tx_e].thread_ptr, "Can TX", canTX, 0, threads[can_tx_e].thread_Stack, THREAD_STACK_SIZE,
 80026a4:	23b0      	movs	r3, #176	@ 0xb0
 80026a6:	9306      	str	r3, [sp, #24]
 80026a8:	2301      	movs	r3, #1
 80026aa:	9305      	str	r3, [sp, #20]
 80026ac:	2300      	movs	r3, #0
 80026ae:	9304      	str	r3, [sp, #16]
 80026b0:	2307      	movs	r3, #7
 80026b2:	9303      	str	r3, [sp, #12]
 80026b4:	2307      	movs	r3, #7
 80026b6:	9302      	str	r3, [sp, #8]
 80026b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	4b3e      	ldr	r3, [pc, #248]	@ (80027b8 <thread_init+0x29c>)
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	2300      	movs	r3, #0
 80026c4:	4a3d      	ldr	r2, [pc, #244]	@ (80027bc <thread_init+0x2a0>)
 80026c6:	493e      	ldr	r1, [pc, #248]	@ (80027c0 <thread_init+0x2a4>)
 80026c8:	483e      	ldr	r0, [pc, #248]	@ (80027c4 <thread_init+0x2a8>)
 80026ca:	f009 fdbf 	bl	800c24c <_txe_thread_create>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <thread_init+0x1bc>
	7, 7, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 80026d4:	230e      	movs	r3, #14
 80026d6:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 80026d8:	7dfb      	ldrb	r3, [r7, #23]
 80026da:	2b0e      	cmp	r3, #14
 80026dc:	d110      	bne.n	8002700 <thread_init+0x1e4>
	{
		sprintf(err_msg, "FailcanTX\r\n");
 80026de:	463b      	mov	r3, r7
 80026e0:	4939      	ldr	r1, [pc, #228]	@ (80027c8 <thread_init+0x2ac>)
 80026e2:	4618      	mov	r0, r3
 80026e4:	f00a fbf4 	bl	800ced0 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 80026e8:	463b      	mov	r3, r7
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7fd fee2 	bl	80004b4 <strlen>
 80026f0:	4603      	mov	r3, r0
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	4639      	mov	r1, r7
 80026f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026fa:	481f      	ldr	r0, [pc, #124]	@ (8002778 <thread_init+0x25c>)
 80026fc:	f005 ffac 	bl	8008658 <HAL_UART_Transmit>
	}

										//CAN RX THREAD
	if (tx_thread_create(&threads[can_rx_e].thread_ptr, "Can RX", canRX, 0, threads[can_rx_e].thread_Stack, THREAD_STACK_SIZE,
 8002700:	23b0      	movs	r3, #176	@ 0xb0
 8002702:	9306      	str	r3, [sp, #24]
 8002704:	2301      	movs	r3, #1
 8002706:	9305      	str	r3, [sp, #20]
 8002708:	2300      	movs	r3, #0
 800270a:	9304      	str	r3, [sp, #16]
 800270c:	2302      	movs	r3, #2
 800270e:	9303      	str	r3, [sp, #12]
 8002710:	2302      	movs	r3, #2
 8002712:	9302      	str	r3, [sp, #8]
 8002714:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002718:	9301      	str	r3, [sp, #4]
 800271a:	4b2c      	ldr	r3, [pc, #176]	@ (80027cc <thread_init+0x2b0>)
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	2300      	movs	r3, #0
 8002720:	4a2b      	ldr	r2, [pc, #172]	@ (80027d0 <thread_init+0x2b4>)
 8002722:	492c      	ldr	r1, [pc, #176]	@ (80027d4 <thread_init+0x2b8>)
 8002724:	482c      	ldr	r0, [pc, #176]	@ (80027d8 <thread_init+0x2bc>)
 8002726:	f009 fd91 	bl	800c24c <_txe_thread_create>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <thread_init+0x218>
	2, 2, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8002730:	230e      	movs	r3, #14
 8002732:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8002734:	7dfb      	ldrb	r3, [r7, #23]
 8002736:	2b0e      	cmp	r3, #14
 8002738:	d110      	bne.n	800275c <thread_init+0x240>
	{
		sprintf(err_msg, "FailcanRX\r\n");
 800273a:	463b      	mov	r3, r7
 800273c:	4927      	ldr	r1, [pc, #156]	@ (80027dc <thread_init+0x2c0>)
 800273e:	4618      	mov	r0, r3
 8002740:	f00a fbc6 	bl	800ced0 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8002744:	463b      	mov	r3, r7
 8002746:	4618      	mov	r0, r3
 8002748:	f7fd feb4 	bl	80004b4 <strlen>
 800274c:	4603      	mov	r3, r0
 800274e:	b29a      	uxth	r2, r3
 8002750:	4639      	mov	r1, r7
 8002752:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002756:	4808      	ldr	r0, [pc, #32]	@ (8002778 <thread_init+0x25c>)
 8002758:	f005 ff7e 	bl	8008658 <HAL_UART_Transmit>
	}
}
 800275c:	bf00      	nop
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	0800f334 	.word	0x0800f334
 8002768:	20000628 	.word	0x20000628
 800276c:	080022ed 	.word	0x080022ed
 8002770:	0800f2a8 	.word	0x0800f2a8
 8002774:	20000a28 	.word	0x20000a28
 8002778:	20002418 	.word	0x20002418
 800277c:	20000ad8 	.word	0x20000ad8
 8002780:	080013dd 	.word	0x080013dd
 8002784:	0800f2b4 	.word	0x0800f2b4
 8002788:	20000ed8 	.word	0x20000ed8
 800278c:	0800f2c4 	.word	0x0800f2c4
 8002790:	20000f88 	.word	0x20000f88
 8002794:	08001dd5 	.word	0x08001dd5
 8002798:	0800f2d0 	.word	0x0800f2d0
 800279c:	20001388 	.word	0x20001388
 80027a0:	0800f2e0 	.word	0x0800f2e0
 80027a4:	20001438 	.word	0x20001438
 80027a8:	08001e39 	.word	0x08001e39
 80027ac:	0800f2f0 	.word	0x0800f2f0
 80027b0:	20001838 	.word	0x20001838
 80027b4:	0800f300 	.word	0x0800f300
 80027b8:	200018e8 	.word	0x200018e8
 80027bc:	08001369 	.word	0x08001369
 80027c0:	0800f30c 	.word	0x0800f30c
 80027c4:	20001ce8 	.word	0x20001ce8
 80027c8:	0800f314 	.word	0x0800f314
 80027cc:	20001d98 	.word	0x20001d98
 80027d0:	080012a9 	.word	0x080012a9
 80027d4:	0800f320 	.word	0x0800f320
 80027d8:	20002198 	.word	0x20002198
 80027dc:	0800f328 	.word	0x0800f328

080027e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80027e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002818 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80027e4:	f7ff fe62 	bl	80024ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80027e8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80027ea:	e003      	b.n	80027f4 <LoopCopyDataInit>

080027ec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80027ec:	4b0b      	ldr	r3, [pc, #44]	@ (800281c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80027ee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80027f0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80027f2:	3104      	adds	r1, #4

080027f4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80027f4:	480a      	ldr	r0, [pc, #40]	@ (8002820 <LoopForever+0xa>)
	ldr	r3, =_edata
 80027f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <LoopForever+0xe>)
	adds	r2, r0, r1
 80027f8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80027fa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80027fc:	d3f6      	bcc.n	80027ec <CopyDataInit>
	ldr	r2, =_sbss
 80027fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002828 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002800:	e002      	b.n	8002808 <LoopFillZerobss>

08002802 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002802:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002804:	f842 3b04 	str.w	r3, [r2], #4

08002808 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002808:	4b08      	ldr	r3, [pc, #32]	@ (800282c <LoopForever+0x16>)
	cmp	r2, r3
 800280a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800280c:	d3f9      	bcc.n	8002802 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800280e:	f00a fc1d 	bl	800d04c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002812:	f7fe fe15 	bl	8001440 <main>

08002816 <LoopForever>:

LoopForever:
    b LoopForever
 8002816:	e7fe      	b.n	8002816 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002818:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 800281c:	0800f7f4 	.word	0x0800f7f4
	ldr	r0, =_sdata
 8002820:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002824:	200001d8 	.word	0x200001d8
	ldr	r2, =_sbss
 8002828:	200001d8 	.word	0x200001d8
	ldr	r3, = _ebss
 800282c:	20002c40 	.word	0x20002c40

08002830 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002830:	e7fe      	b.n	8002830 <ADC1_IRQHandler>
	...

08002834 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002838:	4b12      	ldr	r3, [pc, #72]	@ (8002884 <HAL_Init+0x50>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a11      	ldr	r2, [pc, #68]	@ (8002884 <HAL_Init+0x50>)
 800283e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002842:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002844:	2003      	movs	r0, #3
 8002846:	f000 f936 	bl	8002ab6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800284a:	f002 fb57 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 800284e:	4602      	mov	r2, r0
 8002850:	4b0d      	ldr	r3, [pc, #52]	@ (8002888 <HAL_Init+0x54>)
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	f003 030f 	and.w	r3, r3, #15
 8002858:	490c      	ldr	r1, [pc, #48]	@ (800288c <HAL_Init+0x58>)
 800285a:	5ccb      	ldrb	r3, [r1, r3]
 800285c:	fa22 f303 	lsr.w	r3, r2, r3
 8002860:	4a0b      	ldr	r2, [pc, #44]	@ (8002890 <HAL_Init+0x5c>)
 8002862:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002864:	2004      	movs	r0, #4
 8002866:	f000 f96d 	bl	8002b44 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800286a:	200e      	movs	r0, #14
 800286c:	f000 f812 	bl	8002894 <HAL_InitTick>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e002      	b.n	8002880 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800287a:	f7ff fb7d 	bl	8001f78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40022000 	.word	0x40022000
 8002888:	46020c00 	.word	0x46020c00
 800288c:	0800f35c 	.word	0x0800f35c
 8002890:	20000000 	.word	0x20000000

08002894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80028a0:	4b33      	ldr	r3, [pc, #204]	@ (8002970 <HAL_InitTick+0xdc>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e05c      	b.n	8002966 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80028ac:	4b31      	ldr	r3, [pc, #196]	@ (8002974 <HAL_InitTick+0xe0>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d10c      	bne.n	80028d2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80028b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002978 <HAL_InitTick+0xe4>)
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002970 <HAL_InitTick+0xdc>)
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	4619      	mov	r1, r3
 80028c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	e037      	b.n	8002942 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80028d2:	f000 f98f 	bl	8002bf4 <HAL_SYSTICK_GetCLKSourceConfig>
 80028d6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d023      	beq.n	8002926 <HAL_InitTick+0x92>
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d82d      	bhi.n	8002940 <HAL_InitTick+0xac>
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <HAL_InitTick+0x5e>
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d00d      	beq.n	800290c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80028f0:	e026      	b.n	8002940 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80028f2:	4b21      	ldr	r3, [pc, #132]	@ (8002978 <HAL_InitTick+0xe4>)
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002970 <HAL_InitTick+0xdc>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	4619      	mov	r1, r3
 80028fc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002900:	fbb3 f3f1 	udiv	r3, r3, r1
 8002904:	fbb2 f3f3 	udiv	r3, r2, r3
 8002908:	60fb      	str	r3, [r7, #12]
        break;
 800290a:	e01a      	b.n	8002942 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800290c:	4b18      	ldr	r3, [pc, #96]	@ (8002970 <HAL_InitTick+0xdc>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002916:	fbb3 f3f2 	udiv	r3, r3, r2
 800291a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800291e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002922:	60fb      	str	r3, [r7, #12]
        break;
 8002924:	e00d      	b.n	8002942 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002926:	4b12      	ldr	r3, [pc, #72]	@ (8002970 <HAL_InitTick+0xdc>)
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	461a      	mov	r2, r3
 800292c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002930:	fbb3 f3f2 	udiv	r3, r3, r2
 8002934:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002938:	fbb2 f3f3 	udiv	r3, r2, r3
 800293c:	60fb      	str	r3, [r7, #12]
        break;
 800293e:	e000      	b.n	8002942 <HAL_InitTick+0xae>
        break;
 8002940:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 f8dc 	bl	8002b00 <HAL_SYSTICK_Config>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e009      	b.n	8002966 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002952:	2200      	movs	r2, #0
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800295a:	f000 f8b7 	bl	8002acc <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800295e:	4a07      	ldr	r2, [pc, #28]	@ (800297c <HAL_InitTick+0xe8>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	20000008 	.word	0x20000008
 8002974:	e000e010 	.word	0xe000e010
 8002978:	20000000 	.word	0x20000000
 800297c:	20000004 	.word	0x20000004

08002980 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  return uwTick;
 8002984:	4b03      	ldr	r3, [pc, #12]	@ (8002994 <HAL_GetTick+0x14>)
 8002986:	681b      	ldr	r3, [r3, #0]
}
 8002988:	4618      	mov	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	200024b0 	.word	0x200024b0

08002998 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002998:	b480      	push	{r7}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029a8:	4b0c      	ldr	r3, [pc, #48]	@ (80029dc <__NVIC_SetPriorityGrouping+0x44>)
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ae:	68ba      	ldr	r2, [r7, #8]
 80029b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029b4:	4013      	ands	r3, r2
 80029b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ca:	4a04      	ldr	r2, [pc, #16]	@ (80029dc <__NVIC_SetPriorityGrouping+0x44>)
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	60d3      	str	r3, [r2, #12]
}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029e4:	4b04      	ldr	r3, [pc, #16]	@ (80029f8 <__NVIC_GetPriorityGrouping+0x18>)
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	0a1b      	lsrs	r3, r3, #8
 80029ea:	f003 0307 	and.w	r3, r3, #7
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	e000ed00 	.word	0xe000ed00

080029fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	4603      	mov	r3, r0
 8002a04:	6039      	str	r1, [r7, #0]
 8002a06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	db0a      	blt.n	8002a26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	b2da      	uxtb	r2, r3
 8002a14:	490c      	ldr	r1, [pc, #48]	@ (8002a48 <__NVIC_SetPriority+0x4c>)
 8002a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1a:	0112      	lsls	r2, r2, #4
 8002a1c:	b2d2      	uxtb	r2, r2
 8002a1e:	440b      	add	r3, r1
 8002a20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a24:	e00a      	b.n	8002a3c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	4908      	ldr	r1, [pc, #32]	@ (8002a4c <__NVIC_SetPriority+0x50>)
 8002a2c:	79fb      	ldrb	r3, [r7, #7]
 8002a2e:	f003 030f 	and.w	r3, r3, #15
 8002a32:	3b04      	subs	r3, #4
 8002a34:	0112      	lsls	r2, r2, #4
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	440b      	add	r3, r1
 8002a3a:	761a      	strb	r2, [r3, #24]
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000e100 	.word	0xe000e100
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b089      	sub	sp, #36	@ 0x24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	f1c3 0307 	rsb	r3, r3, #7
 8002a6a:	2b04      	cmp	r3, #4
 8002a6c:	bf28      	it	cs
 8002a6e:	2304      	movcs	r3, #4
 8002a70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	3304      	adds	r3, #4
 8002a76:	2b06      	cmp	r3, #6
 8002a78:	d902      	bls.n	8002a80 <NVIC_EncodePriority+0x30>
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	3b03      	subs	r3, #3
 8002a7e:	e000      	b.n	8002a82 <NVIC_EncodePriority+0x32>
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	43da      	mvns	r2, r3
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	401a      	ands	r2, r3
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a98:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa2:	43d9      	mvns	r1, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa8:	4313      	orrs	r3, r2
         );
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3724      	adds	r7, #36	@ 0x24
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7ff ff6a 	bl	8002998 <__NVIC_SetPriorityGrouping>
}
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
 8002ad8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ada:	f7ff ff81 	bl	80029e0 <__NVIC_GetPriorityGrouping>
 8002ade:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	68b9      	ldr	r1, [r7, #8]
 8002ae4:	6978      	ldr	r0, [r7, #20]
 8002ae6:	f7ff ffb3 	bl	8002a50 <NVIC_EncodePriority>
 8002aea:	4602      	mov	r2, r0
 8002aec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af0:	4611      	mov	r1, r2
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff ff82 	bl	80029fc <__NVIC_SetPriority>
}
 8002af8:	bf00      	nop
 8002afa:	3718      	adds	r7, #24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b10:	d301      	bcc.n	8002b16 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002b12:	2301      	movs	r3, #1
 8002b14:	e00d      	b.n	8002b32 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002b16:	4a0a      	ldr	r2, [pc, #40]	@ (8002b40 <HAL_SYSTICK_Config+0x40>)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002b1e:	4b08      	ldr	r3, [pc, #32]	@ (8002b40 <HAL_SYSTICK_Config+0x40>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002b24:	4b06      	ldr	r3, [pc, #24]	@ (8002b40 <HAL_SYSTICK_Config+0x40>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a05      	ldr	r2, [pc, #20]	@ (8002b40 <HAL_SYSTICK_Config+0x40>)
 8002b2a:	f043 0303 	orr.w	r3, r3, #3
 8002b2e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	e000e010 	.word	0xe000e010

08002b44 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b04      	cmp	r3, #4
 8002b50:	d844      	bhi.n	8002bdc <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002b52:	a201      	add	r2, pc, #4	@ (adr r2, 8002b58 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b58:	08002b7b 	.word	0x08002b7b
 8002b5c:	08002b99 	.word	0x08002b99
 8002b60:	08002bbb 	.word	0x08002bbb
 8002b64:	08002bdd 	.word	0x08002bdd
 8002b68:	08002b6d 	.word	0x08002b6d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a1e      	ldr	r2, [pc, #120]	@ (8002bec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b72:	f043 0304 	orr.w	r3, r3, #4
 8002b76:	6013      	str	r3, [r2, #0]
      break;
 8002b78:	e031      	b.n	8002bde <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8002bec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a1b      	ldr	r2, [pc, #108]	@ (8002bec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b80:	f023 0304 	bic.w	r3, r3, #4
 8002b84:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002b86:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002b88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b8c:	4a18      	ldr	r2, [pc, #96]	@ (8002bf0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002b8e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002b92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002b96:	e022      	b.n	8002bde <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002b98:	4b14      	ldr	r3, [pc, #80]	@ (8002bec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a13      	ldr	r2, [pc, #76]	@ (8002bec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002b9e:	f023 0304 	bic.w	r3, r3, #4
 8002ba2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8002ba4:	4b12      	ldr	r3, [pc, #72]	@ (8002bf0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002baa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002bae:	4a10      	ldr	r2, [pc, #64]	@ (8002bf0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bb0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002bb8:	e011      	b.n	8002bde <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002bba:	4b0c      	ldr	r3, [pc, #48]	@ (8002bec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a0b      	ldr	r2, [pc, #44]	@ (8002bec <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bc0:	f023 0304 	bic.w	r3, r3, #4
 8002bc4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8002bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bcc:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002bd0:	4a07      	ldr	r2, [pc, #28]	@ (8002bf0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bd2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002bd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002bda:	e000      	b.n	8002bde <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002bdc:	bf00      	nop
  }
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	e000e010 	.word	0xe000e010
 8002bf0:	46020c00 	.word	0x46020c00

08002bf4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002bfa:	4b19      	ldr	r3, [pc, #100]	@ (8002c60 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d002      	beq.n	8002c0c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002c06:	2304      	movs	r3, #4
 8002c08:	607b      	str	r3, [r7, #4]
 8002c0a:	e021      	b.n	8002c50 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8002c0c:	4b15      	ldr	r3, [pc, #84]	@ (8002c64 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8002c0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c12:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002c16:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c1e:	d011      	beq.n	8002c44 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c26:	d810      	bhi.n	8002c4a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d004      	beq.n	8002c38 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c34:	d003      	beq.n	8002c3e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002c36:	e008      	b.n	8002c4a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	607b      	str	r3, [r7, #4]
        break;
 8002c3c:	e008      	b.n	8002c50 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	607b      	str	r3, [r7, #4]
        break;
 8002c42:	e005      	b.n	8002c50 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002c44:	2302      	movs	r3, #2
 8002c46:	607b      	str	r3, [r7, #4]
        break;
 8002c48:	e002      	b.n	8002c50 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	607b      	str	r3, [r7, #4]
        break;
 8002c4e:	bf00      	nop
    }
  }
  return systick_source;
 8002c50:	687b      	ldr	r3, [r7, #4]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	e000e010 	.word	0xe000e010
 8002c64:	46020c00 	.word	0x46020c00

08002c68 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e142      	b.n	8002f00 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d106      	bne.n	8002c94 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7ff f98c 	bl	8001fac <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699a      	ldr	r2, [r3, #24]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0210 	bic.w	r2, r2, #16
 8002ca2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ca4:	f7ff fe6c 	bl	8002980 <HAL_GetTick>
 8002ca8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002caa:	e012      	b.n	8002cd2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002cac:	f7ff fe68 	bl	8002980 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b0a      	cmp	r3, #10
 8002cb8:	d90b      	bls.n	8002cd2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cbe:	f043 0201 	orr.w	r2, r3, #1
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2203      	movs	r2, #3
 8002cca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e116      	b.n	8002f00 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0308 	and.w	r3, r3, #8
 8002cdc:	2b08      	cmp	r3, #8
 8002cde:	d0e5      	beq.n	8002cac <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699a      	ldr	r2, [r3, #24]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f042 0201 	orr.w	r2, r2, #1
 8002cee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cf0:	f7ff fe46 	bl	8002980 <HAL_GetTick>
 8002cf4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002cf6:	e012      	b.n	8002d1e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002cf8:	f7ff fe42 	bl	8002980 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b0a      	cmp	r3, #10
 8002d04:	d90b      	bls.n	8002d1e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d0a:	f043 0201 	orr.w	r2, r3, #1
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2203      	movs	r2, #3
 8002d16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e0f0      	b.n	8002f00 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d0e5      	beq.n	8002cf8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f042 0202 	orr.w	r2, r2, #2
 8002d3a:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002d3c:	4a72      	ldr	r2, [pc, #456]	@ (8002f08 <HAL_FDCAN_Init+0x2a0>)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	7c1b      	ldrb	r3, [r3, #16]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d108      	bne.n	8002d5e <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	699a      	ldr	r2, [r3, #24]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d5a:	619a      	str	r2, [r3, #24]
 8002d5c:	e007      	b.n	8002d6e <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	699a      	ldr	r2, [r3, #24]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d6c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	7c5b      	ldrb	r3, [r3, #17]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d108      	bne.n	8002d88 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	699a      	ldr	r2, [r3, #24]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d84:	619a      	str	r2, [r3, #24]
 8002d86:	e007      	b.n	8002d98 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	699a      	ldr	r2, [r3, #24]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d96:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	7c9b      	ldrb	r3, [r3, #18]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d108      	bne.n	8002db2 <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	699a      	ldr	r2, [r3, #24]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002dae:	619a      	str	r2, [r3, #24]
 8002db0:	e007      	b.n	8002dc2 <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	699a      	ldr	r2, [r3, #24]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002dc0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	699a      	ldr	r2, [r3, #24]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002de6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	691a      	ldr	r2, [r3, #16]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0210 	bic.w	r2, r2, #16
 8002df6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d108      	bne.n	8002e12 <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	699a      	ldr	r2, [r3, #24]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0204 	orr.w	r2, r2, #4
 8002e0e:	619a      	str	r2, [r3, #24]
 8002e10:	e02c      	b.n	8002e6c <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d028      	beq.n	8002e6c <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d01c      	beq.n	8002e5c <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	699a      	ldr	r2, [r3, #24]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002e30:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	691a      	ldr	r2, [r3, #16]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f042 0210 	orr.w	r2, r2, #16
 8002e40:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d110      	bne.n	8002e6c <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	699a      	ldr	r2, [r3, #24]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f042 0220 	orr.w	r2, r2, #32
 8002e58:	619a      	str	r2, [r3, #24]
 8002e5a:	e007      	b.n	8002e6c <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	699a      	ldr	r2, [r3, #24]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0220 	orr.w	r2, r2, #32
 8002e6a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	69db      	ldr	r3, [r3, #28]
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e7c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002e84:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002e94:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e96:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ea0:	d115      	bne.n	8002ece <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea6:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eac:	3b01      	subs	r3, #1
 8002eae:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002eb0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002eba:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002eca:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ecc:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 fa9f 	bl	8003428 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3710      	adds	r7, #16
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	4000a500 	.word	0x4000a500

08002f0c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b087      	sub	sp, #28
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f1c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002f1e:	7dfb      	ldrb	r3, [r7, #23]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d002      	beq.n	8002f2a <HAL_FDCAN_ConfigFilter+0x1e>
 8002f24:	7dfb      	ldrb	r3, [r7, #23]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d13d      	bne.n	8002fa6 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d119      	bne.n	8002f66 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f3e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8002f46:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	4413      	add	r3, r2
 8002f5c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	e01d      	b.n	8002fa2 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	075a      	lsls	r2, r3, #29
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	079a      	lsls	r2, r3, #30
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	4413      	add	r3, r2
 8002f8e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	3304      	adds	r3, #4
 8002f9a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	e006      	b.n	8002fb4 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002faa:	f043 0202 	orr.w	r2, r3, #2
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
  }
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	371c      	adds	r7, #28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d110      	bne.n	8002ff6 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	699a      	ldr	r2, [r3, #24]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	e006      	b.n	8003004 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ffa:	f043 0204 	orr.w	r2, r3, #4
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
  }
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003010:	b480      	push	{r7}
 8003012:	b08b      	sub	sp, #44	@ 0x2c
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800301e:	2300      	movs	r3, #0
 8003020:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003028:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800302a:	7efb      	ldrb	r3, [r7, #27]
 800302c:	2b02      	cmp	r3, #2
 800302e:	f040 80e8 	bne.w	8003202 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	2b40      	cmp	r3, #64	@ 0x40
 8003036:	d137      	bne.n	80030a8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003040:	f003 030f 	and.w	r3, r3, #15
 8003044:	2b00      	cmp	r3, #0
 8003046:	d107      	bne.n	8003058 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800304c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0db      	b.n	8003210 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003060:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003064:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003068:	d10a      	bne.n	8003080 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003072:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003076:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800307a:	d101      	bne.n	8003080 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800307c:	2301      	movs	r3, #1
 800307e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003088:	0a1b      	lsrs	r3, r3, #8
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	69fa      	ldr	r2, [r7, #28]
 8003090:	4413      	add	r3, r2
 8003092:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003098:	69fa      	ldr	r2, [r7, #28]
 800309a:	4613      	mov	r3, r2
 800309c:	00db      	lsls	r3, r3, #3
 800309e:	4413      	add	r3, r2
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	440b      	add	r3, r1
 80030a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80030a6:	e036      	b.n	8003116 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030b0:	f003 030f 	and.w	r3, r3, #15
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d107      	bne.n	80030c8 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e0a3      	b.n	8003210 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030d8:	d10a      	bne.n	80030f0 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030ea:	d101      	bne.n	80030f0 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80030ec:	2301      	movs	r3, #1
 80030ee:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030f8:	0a1b      	lsrs	r3, r3, #8
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	69fa      	ldr	r2, [r7, #28]
 8003100:	4413      	add	r3, r2
 8003102:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003108:	69fa      	ldr	r2, [r7, #28]
 800310a:	4613      	mov	r3, r2
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	4413      	add	r3, r2
 8003110:	00db      	lsls	r3, r3, #3
 8003112:	440b      	add	r3, r1
 8003114:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d107      	bne.n	800313a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800312a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	0c9b      	lsrs	r3, r3, #18
 8003130:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	e005      	b.n	8003146 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800313a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8003152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800315e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003160:	3304      	adds	r3, #4
 8003162:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8003164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	b29a      	uxth	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	0c1b      	lsrs	r3, r3, #16
 8003174:	f003 020f 	and.w	r2, r3, #15
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800317c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	0e1b      	lsrs	r3, r3, #24
 800319a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	0fda      	lsrs	r2, r3, #31
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80031ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ae:	3304      	adds	r3, #4
 80031b0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80031b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b4:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031b6:	2300      	movs	r3, #0
 80031b8:	623b      	str	r3, [r7, #32]
 80031ba:	e00a      	b.n	80031d2 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	6a3b      	ldr	r3, [r7, #32]
 80031c0:	441a      	add	r2, r3
 80031c2:	6839      	ldr	r1, [r7, #0]
 80031c4:	6a3b      	ldr	r3, [r7, #32]
 80031c6:	440b      	add	r3, r1
 80031c8:	7812      	ldrb	r2, [r2, #0]
 80031ca:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	3301      	adds	r3, #1
 80031d0:	623b      	str	r3, [r7, #32]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	4a11      	ldr	r2, [pc, #68]	@ (800321c <HAL_FDCAN_GetRxMessage+0x20c>)
 80031d8:	5cd3      	ldrb	r3, [r2, r3]
 80031da:	461a      	mov	r2, r3
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	4293      	cmp	r3, r2
 80031e0:	d3ec      	bcc.n	80031bc <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	2b40      	cmp	r3, #64	@ 0x40
 80031e6:	d105      	bne.n	80031f4 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	69fa      	ldr	r2, [r7, #28]
 80031ee:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80031f2:	e004      	b.n	80031fe <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	69fa      	ldr	r2, [r7, #28]
 80031fa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	e006      	b.n	8003210 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003206:	f043 0208 	orr.w	r2, r3, #8
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
  }
}
 8003210:	4618      	mov	r0, r3
 8003212:	372c      	adds	r7, #44	@ 0x2c
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	0800f3b4 	.word	0x0800f3b4

08003220 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8003220:	b480      	push	{r7}
 8003222:	b085      	sub	sp, #20
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	2b40      	cmp	r3, #64	@ 0x40
 800322e:	d107      	bne.n	8003240 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003238:	f003 030f 	and.w	r3, r3, #15
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	e006      	b.n	800324e <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003248:	f003 030f 	and.w	r3, r3, #15
 800324c:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 800324e:	68fb      	ldr	r3, [r7, #12]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800326e:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003270:	7dfb      	ldrb	r3, [r7, #23]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d003      	beq.n	800327e <HAL_FDCAN_ActivateNotification+0x22>
 8003276:	7dfb      	ldrb	r3, [r7, #23]
 8003278:	2b02      	cmp	r3, #2
 800327a:	f040 80c8 	bne.w	800340e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003284:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	2b00      	cmp	r3, #0
 800328e:	d004      	beq.n	800329a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d03b      	beq.n	8003312 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d004      	beq.n	80032ae <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d031      	beq.n	8003312 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d004      	beq.n	80032c2 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	f003 0304 	and.w	r3, r3, #4
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d027      	beq.n	8003312 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d004      	beq.n	80032d6 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d01d      	beq.n	8003312 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d004      	beq.n	80032ea <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d013      	beq.n	8003312 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d004      	beq.n	80032fe <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	f003 0320 	and.w	r3, r3, #32
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d009      	beq.n	8003312 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00c      	beq.n	8003322 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800330e:	2b00      	cmp	r3, #0
 8003310:	d107      	bne.n	8003322 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f042 0201 	orr.w	r2, r2, #1
 8003320:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	2b00      	cmp	r3, #0
 800332a:	d004      	beq.n	8003336 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d13b      	bne.n	80033ae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800333c:	2b00      	cmp	r3, #0
 800333e:	d004      	beq.n	800334a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	f003 0302 	and.w	r3, r3, #2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d131      	bne.n	80033ae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003350:	2b00      	cmp	r3, #0
 8003352:	d004      	beq.n	800335e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	f003 0304 	and.w	r3, r3, #4
 800335a:	2b00      	cmp	r3, #0
 800335c:	d127      	bne.n	80033ae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003364:	2b00      	cmp	r3, #0
 8003366:	d004      	beq.n	8003372 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	2b00      	cmp	r3, #0
 8003370:	d11d      	bne.n	80033ae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003378:	2b00      	cmp	r3, #0
 800337a:	d004      	beq.n	8003386 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	f003 0310 	and.w	r3, r3, #16
 8003382:	2b00      	cmp	r3, #0
 8003384:	d113      	bne.n	80033ae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800338c:	2b00      	cmp	r3, #0
 800338e:	d004      	beq.n	800339a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	f003 0320 	and.w	r3, r3, #32
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00c      	beq.n	80033be <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d007      	beq.n	80033be <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f042 0202 	orr.w	r2, r2, #2
 80033bc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d009      	beq.n	80033dc <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d009      	beq.n	80033fa <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68ba      	ldr	r2, [r7, #8]
 8003406:	430a      	orrs	r2, r1
 8003408:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	e006      	b.n	800341c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003412:	f043 0202 	orr.w	r2, r3, #2
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
  }
}
 800341c:	4618      	mov	r0, r3
 800341e:	371c      	adds	r7, #28
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003430:	4b27      	ldr	r3, [pc, #156]	@ (80034d0 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8003432:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003442:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800344a:	041a      	lsls	r2, r3, #16
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	430a      	orrs	r2, r1
 8003452:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003468:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	061a      	lsls	r2, r3, #24
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	e005      	b.n	80034b6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	3304      	adds	r3, #4
 80034b4:	60fb      	str	r3, [r7, #12]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d3f3      	bcc.n	80034aa <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80034c2:	bf00      	nop
 80034c4:	bf00      	nop
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	4000ac00 	.word	0x4000ac00

080034d4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b089      	sub	sp, #36	@ 0x24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80034e6:	e1c2      	b.n	800386e <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	2101      	movs	r1, #1
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	fa01 f303 	lsl.w	r3, r1, r3
 80034f4:	4013      	ands	r3, r2
 80034f6:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 81b2 	beq.w	8003868 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a55      	ldr	r2, [pc, #340]	@ (800365c <HAL_GPIO_Init+0x188>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d15d      	bne.n	80035c8 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8003512:	2201      	movs	r2, #1
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	43db      	mvns	r3, r3
 800351c:	69fa      	ldr	r2, [r7, #28]
 800351e:	4013      	ands	r3, r2
 8003520:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 0201 	and.w	r2, r3, #1
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	69fa      	ldr	r2, [r7, #28]
 8003532:	4313      	orrs	r3, r2
 8003534:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	69fa      	ldr	r2, [r7, #28]
 800353a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 800353c:	4a48      	ldr	r2, [pc, #288]	@ (8003660 <HAL_GPIO_Init+0x18c>)
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003544:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8003546:	4a46      	ldr	r2, [pc, #280]	@ (8003660 <HAL_GPIO_Init+0x18c>)
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	4413      	add	r3, r2
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	08da      	lsrs	r2, r3, #3
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	3208      	adds	r2, #8
 800355a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800355e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	220f      	movs	r2, #15
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	43db      	mvns	r3, r3
 8003570:	69fa      	ldr	r2, [r7, #28]
 8003572:	4013      	ands	r3, r2
 8003574:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	220b      	movs	r2, #11
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	4313      	orrs	r3, r2
 8003588:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	08da      	lsrs	r2, r3, #3
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	3208      	adds	r2, #8
 8003592:	69f9      	ldr	r1, [r7, #28]
 8003594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	2203      	movs	r2, #3
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	69fa      	ldr	r2, [r7, #28]
 80035ac:	4013      	ands	r3, r2
 80035ae:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	2202      	movs	r2, #2
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	69fa      	ldr	r2, [r7, #28]
 80035bc:	4313      	orrs	r3, r2
 80035be:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	69fa      	ldr	r2, [r7, #28]
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	e067      	b.n	8003698 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d003      	beq.n	80035d8 <HAL_GPIO_Init+0x104>
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2b12      	cmp	r3, #18
 80035d6:	d145      	bne.n	8003664 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	08da      	lsrs	r2, r3, #3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3208      	adds	r2, #8
 80035e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	220f      	movs	r2, #15
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	43db      	mvns	r3, r3
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	4013      	ands	r3, r2
 80035fa:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	f003 020f 	and.w	r2, r3, #15
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	69fa      	ldr	r2, [r7, #28]
 8003612:	4313      	orrs	r3, r2
 8003614:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	08da      	lsrs	r2, r3, #3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	3208      	adds	r2, #8
 800361e:	69f9      	ldr	r1, [r7, #28]
 8003620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	2203      	movs	r2, #3
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	69fa      	ldr	r2, [r7, #28]
 8003638:	4013      	ands	r3, r2
 800363a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f003 0203 	and.w	r2, r3, #3
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	69fa      	ldr	r2, [r7, #28]
 800364e:	4313      	orrs	r3, r2
 8003650:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	69fa      	ldr	r2, [r7, #28]
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	e01e      	b.n	8003698 <HAL_GPIO_Init+0x1c4>
 800365a:	bf00      	nop
 800365c:	46020000 	.word	0x46020000
 8003660:	0800f3c4 	.word	0x0800f3c4
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	2203      	movs	r2, #3
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	43db      	mvns	r3, r3
 8003676:	69fa      	ldr	r2, [r7, #28]
 8003678:	4013      	ands	r3, r2
 800367a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f003 0203 	and.w	r2, r3, #3
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	69fa      	ldr	r2, [r7, #28]
 800368e:	4313      	orrs	r3, r2
 8003690:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	69fa      	ldr	r2, [r7, #28]
 8003696:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d00b      	beq.n	80036b8 <HAL_GPIO_Init+0x1e4>
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d007      	beq.n	80036b8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036ac:	2b11      	cmp	r3, #17
 80036ae:	d003      	beq.n	80036b8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	2b12      	cmp	r3, #18
 80036b6:	d130      	bne.n	800371a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	2203      	movs	r2, #3
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69fa      	ldr	r2, [r7, #28]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	68da      	ldr	r2, [r3, #12]
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	69fa      	ldr	r2, [r7, #28]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	69fa      	ldr	r2, [r7, #28]
 80036e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80036ee:	2201      	movs	r2, #1
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	43db      	mvns	r3, r3
 80036f8:	69fa      	ldr	r2, [r7, #28]
 80036fa:	4013      	ands	r3, r2
 80036fc:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	091b      	lsrs	r3, r3, #4
 8003704:	f003 0201 	and.w	r2, r3, #1
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	fa02 f303 	lsl.w	r3, r2, r3
 800370e:	69fa      	ldr	r2, [r7, #28]
 8003710:	4313      	orrs	r3, r2
 8003712:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	69fa      	ldr	r2, [r7, #28]
 8003718:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b03      	cmp	r3, #3
 8003720:	d107      	bne.n	8003732 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8003726:	2b03      	cmp	r3, #3
 8003728:	d11b      	bne.n	8003762 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d017      	beq.n	8003762 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	2203      	movs	r2, #3
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	43db      	mvns	r3, r3
 8003744:	69fa      	ldr	r2, [r7, #28]
 8003746:	4013      	ands	r3, r2
 8003748:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	69fa      	ldr	r2, [r7, #28]
 8003758:	4313      	orrs	r3, r2
 800375a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	69fa      	ldr	r2, [r7, #28]
 8003760:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d07c      	beq.n	8003868 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800376e:	4a47      	ldr	r2, [pc, #284]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	089b      	lsrs	r3, r3, #2
 8003774:	3318      	adds	r3, #24
 8003776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800377a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f003 0303 	and.w	r3, r3, #3
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	220f      	movs	r2, #15
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43db      	mvns	r3, r3
 800378c:	69fa      	ldr	r2, [r7, #28]
 800378e:	4013      	ands	r3, r2
 8003790:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	0a9a      	lsrs	r2, r3, #10
 8003796:	4b3e      	ldr	r3, [pc, #248]	@ (8003890 <HAL_GPIO_Init+0x3bc>)
 8003798:	4013      	ands	r3, r2
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	f002 0203 	and.w	r2, r2, #3
 80037a0:	00d2      	lsls	r2, r2, #3
 80037a2:	4093      	lsls	r3, r2
 80037a4:	69fa      	ldr	r2, [r7, #28]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80037aa:	4938      	ldr	r1, [pc, #224]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	089b      	lsrs	r3, r3, #2
 80037b0:	3318      	adds	r3, #24
 80037b2:	69fa      	ldr	r2, [r7, #28]
 80037b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80037b8:	4b34      	ldr	r3, [pc, #208]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	43db      	mvns	r3, r3
 80037c2:	69fa      	ldr	r2, [r7, #28]
 80037c4:	4013      	ands	r3, r2
 80037c6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d003      	beq.n	80037dc <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80037d4:	69fa      	ldr	r2, [r7, #28]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	4313      	orrs	r3, r2
 80037da:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80037dc:	4a2b      	ldr	r2, [pc, #172]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80037e2:	4b2a      	ldr	r3, [pc, #168]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	43db      	mvns	r3, r3
 80037ec:	69fa      	ldr	r2, [r7, #28]
 80037ee:	4013      	ands	r3, r2
 80037f0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80037fe:	69fa      	ldr	r2, [r7, #28]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4313      	orrs	r3, r2
 8003804:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8003806:	4a21      	ldr	r2, [pc, #132]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800380c:	4b1f      	ldr	r3, [pc, #124]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 800380e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003812:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	43db      	mvns	r3, r3
 8003818:	69fa      	ldr	r2, [r7, #28]
 800381a:	4013      	ands	r3, r2
 800381c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 800382a:	69fa      	ldr	r2, [r7, #28]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4313      	orrs	r3, r2
 8003830:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8003832:	4a16      	ldr	r2, [pc, #88]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800383a:	4b14      	ldr	r3, [pc, #80]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 800383c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003840:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	43db      	mvns	r3, r3
 8003846:	69fa      	ldr	r2, [r7, #28]
 8003848:	4013      	ands	r3, r2
 800384a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d003      	beq.n	8003860 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8003858:	69fa      	ldr	r2, [r7, #28]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4313      	orrs	r3, r2
 800385e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8003860:	4a0a      	ldr	r2, [pc, #40]	@ (800388c <HAL_GPIO_Init+0x3b8>)
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	3301      	adds	r3, #1
 800386c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	f47f ae35 	bne.w	80034e8 <HAL_GPIO_Init+0x14>
  }
}
 800387e:	bf00      	nop
 8003880:	bf00      	nop
 8003882:	3724      	adds	r7, #36	@ 0x24
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	46022000 	.word	0x46022000
 8003890:	002f7f7f 	.word	0x002f7f7f

08003894 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	460b      	mov	r3, r1
 800389e:	807b      	strh	r3, [r7, #2]
 80038a0:	4613      	mov	r3, r2
 80038a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038a4:	787b      	ldrb	r3, [r7, #1]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038aa:	887a      	ldrh	r2, [r7, #2]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80038b0:	e002      	b.n	80038b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80038b2:	887a      	ldrh	r2, [r7, #2]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e08d      	b.n	80039f2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d106      	bne.n	80038f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7fe fbc8 	bl	8002080 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2224      	movs	r2, #36	@ 0x24
 80038f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0201 	bic.w	r2, r2, #1
 8003906:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003914:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003924:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d107      	bne.n	800393e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	689a      	ldr	r2, [r3, #8]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800393a:	609a      	str	r2, [r3, #8]
 800393c:	e006      	b.n	800394c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689a      	ldr	r2, [r3, #8]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800394a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	2b02      	cmp	r3, #2
 8003952:	d108      	bne.n	8003966 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003962:	605a      	str	r2, [r3, #4]
 8003964:	e007      	b.n	8003976 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003974:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	6812      	ldr	r2, [r2, #0]
 8003980:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003984:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003988:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68da      	ldr	r2, [r3, #12]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003998:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	691a      	ldr	r2, [r3, #16]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	69d9      	ldr	r1, [r3, #28]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6a1a      	ldr	r2, [r3, #32]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f042 0201 	orr.w	r2, r2, #1
 80039d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2220      	movs	r2, #32
 80039de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039fa:	b480      	push	{r7}
 80039fc:	b083      	sub	sp, #12
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
 8003a02:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b20      	cmp	r3, #32
 8003a0e:	d138      	bne.n	8003a82 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d101      	bne.n	8003a1e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	e032      	b.n	8003a84 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2224      	movs	r2, #36	@ 0x24
 8003a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 0201 	bic.w	r2, r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a4c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6819      	ldr	r1, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f042 0201 	orr.w	r2, r2, #1
 8003a6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2220      	movs	r2, #32
 8003a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	e000      	b.n	8003a84 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a82:	2302      	movs	r3, #2
  }
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	d139      	bne.n	8003b1a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e033      	b.n	8003b1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2224      	movs	r2, #36	@ 0x24
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0201 	bic.w	r2, r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003ae2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	021b      	lsls	r3, r3, #8
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f042 0201 	orr.w	r2, r2, #1
 8003b04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2220      	movs	r2, #32
 8003b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b16:	2300      	movs	r3, #0
 8003b18:	e000      	b.n	8003b1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b1a:	2302      	movs	r3, #2
  }
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3714      	adds	r7, #20
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b085      	sub	sp, #20
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b30:	2300      	movs	r3, #0
 8003b32:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8003b34:	4b0b      	ldr	r3, [pc, #44]	@ (8003b64 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d002      	beq.n	8003b46 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	73fb      	strb	r3, [r7, #15]
 8003b44:	e007      	b.n	8003b56 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8003b46:	4b07      	ldr	r3, [pc, #28]	@ (8003b64 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f023 0204 	bic.w	r2, r3, #4
 8003b4e:	4905      	ldr	r1, [pc, #20]	@ (8003b64 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	600b      	str	r3, [r1, #0]
  }

  return status;
 8003b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3714      	adds	r7, #20
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	40030400 	.word	0x40030400

08003b68 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003b6c:	4b05      	ldr	r3, [pc, #20]	@ (8003b84 <HAL_ICACHE_Enable+0x1c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a04      	ldr	r2, [pc, #16]	@ (8003b84 <HAL_ICACHE_Enable+0x1c>)
 8003b72:	f043 0301 	orr.w	r3, r3, #1
 8003b76:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	40030400 	.word	0x40030400

08003b88 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8003b90:	4b39      	ldr	r3, [pc, #228]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b98:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8003b9a:	68ba      	ldr	r2, [r7, #8]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d10b      	bne.n	8003bba <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ba8:	d905      	bls.n	8003bb6 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003baa:	4b33      	ldr	r3, [pc, #204]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	4a32      	ldr	r2, [pc, #200]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003bb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bb4:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	e057      	b.n	8003c6a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bc0:	d90a      	bls.n	8003bd8 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8003bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	4a2a      	ldr	r2, [pc, #168]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003bd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bd4:	60d3      	str	r3, [r2, #12]
 8003bd6:	e007      	b.n	8003be8 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003bd8:	4b27      	ldr	r3, [pc, #156]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003be0:	4925      	ldr	r1, [pc, #148]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003be8:	4b24      	ldr	r3, [pc, #144]	@ (8003c7c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a24      	ldr	r2, [pc, #144]	@ (8003c80 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003bee:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf2:	099b      	lsrs	r3, r3, #6
 8003bf4:	2232      	movs	r2, #50	@ 0x32
 8003bf6:	fb02 f303 	mul.w	r3, r2, r3
 8003bfa:	4a21      	ldr	r2, [pc, #132]	@ (8003c80 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8003c00:	099b      	lsrs	r3, r3, #6
 8003c02:	3301      	adds	r3, #1
 8003c04:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003c06:	e002      	b.n	8003c0e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d102      	bne.n	8003c20 <HAL_PWREx_ControlVoltageScaling+0x98>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1f3      	bne.n	8003c08 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d01b      	beq.n	8003c5e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003c26:	4b15      	ldr	r3, [pc, #84]	@ (8003c7c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a15      	ldr	r2, [pc, #84]	@ (8003c80 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c30:	099b      	lsrs	r3, r3, #6
 8003c32:	2232      	movs	r2, #50	@ 0x32
 8003c34:	fb02 f303 	mul.w	r3, r2, r3
 8003c38:	4a11      	ldr	r2, [pc, #68]	@ (8003c80 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3e:	099b      	lsrs	r3, r3, #6
 8003c40:	3301      	adds	r3, #1
 8003c42:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003c44:	e002      	b.n	8003c4c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c78 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d102      	bne.n	8003c5e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f3      	bne.n	8003c46 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e000      	b.n	8003c6a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8003c68:	2300      	movs	r3, #0
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3714      	adds	r7, #20
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	46020800 	.word	0x46020800
 8003c7c:	20000000 	.word	0x20000000
 8003c80:	10624dd3 	.word	0x10624dd3

08003c84 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8003c88:	4b04      	ldr	r3, [pc, #16]	@ (8003c9c <HAL_PWREx_GetVoltageRange+0x18>)
 8003c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	46020800 	.word	0x46020800

08003ca0 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003ca8:	4b22      	ldr	r3, [pc, #136]	@ (8003d34 <HAL_PWREx_ConfigSupply+0x94>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a22      	ldr	r2, [pc, #136]	@ (8003d38 <HAL_PWREx_ConfigSupply+0x98>)
 8003cae:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb2:	099b      	lsrs	r3, r3, #6
 8003cb4:	2232      	movs	r2, #50	@ 0x32
 8003cb6:	fb02 f303 	mul.w	r3, r2, r3
 8003cba:	4a1f      	ldr	r2, [pc, #124]	@ (8003d38 <HAL_PWREx_ConfigSupply+0x98>)
 8003cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc0:	099b      	lsrs	r3, r3, #6
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d113      	bne.n	8003cf4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8003d3c <HAL_PWREx_ConfigSupply+0x9c>)
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	4a1a      	ldr	r2, [pc, #104]	@ (8003d3c <HAL_PWREx_ConfigSupply+0x9c>)
 8003cd2:	f023 0302 	bic.w	r3, r3, #2
 8003cd6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003cd8:	e002      	b.n	8003ce0 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003ce0:	4b16      	ldr	r3, [pc, #88]	@ (8003d3c <HAL_PWREx_ConfigSupply+0x9c>)
 8003ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d116      	bne.n	8003d1a <HAL_PWREx_ConfigSupply+0x7a>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f3      	bne.n	8003cda <HAL_PWREx_ConfigSupply+0x3a>
 8003cf2:	e012      	b.n	8003d1a <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003cf4:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <HAL_PWREx_ConfigSupply+0x9c>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	4a10      	ldr	r2, [pc, #64]	@ (8003d3c <HAL_PWREx_ConfigSupply+0x9c>)
 8003cfa:	f043 0302 	orr.w	r3, r3, #2
 8003cfe:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003d00:	e002      	b.n	8003d08 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	3b01      	subs	r3, #1
 8003d06:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003d08:	4b0c      	ldr	r3, [pc, #48]	@ (8003d3c <HAL_PWREx_ConfigSupply+0x9c>)
 8003d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d102      	bne.n	8003d1a <HAL_PWREx_ConfigSupply+0x7a>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f3      	bne.n	8003d02 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d101      	bne.n	8003d24 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e000      	b.n	8003d26 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3714      	adds	r7, #20
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000000 	.word	0x20000000
 8003d38:	10624dd3 	.word	0x10624dd3
 8003d3c:	46020800 	.word	0x46020800

08003d40 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8003d44:	4b05      	ldr	r3, [pc, #20]	@ (8003d5c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	4a04      	ldr	r2, [pc, #16]	@ (8003d5c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003d4a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003d4e:	6113      	str	r3, [r2, #16]
}
 8003d50:	bf00      	nop
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	46020800 	.word	0x46020800

08003d60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b08e      	sub	sp, #56	@ 0x38
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d102      	bne.n	8003d7a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	f000 bec8 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d7a:	4b99      	ldr	r3, [pc, #612]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	f003 030c 	and.w	r3, r3, #12
 8003d82:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d84:	4b96      	ldr	r3, [pc, #600]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d88:	f003 0303 	and.w	r3, r3, #3
 8003d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0310 	and.w	r3, r3, #16
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f000 816c 	beq.w	8004074 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d007      	beq.n	8003db2 <HAL_RCC_OscConfig+0x52>
 8003da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da4:	2b0c      	cmp	r3, #12
 8003da6:	f040 80de 	bne.w	8003f66 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	f040 80da 	bne.w	8003f66 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	69db      	ldr	r3, [r3, #28]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d102      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	f000 bea5 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003dc4:	4b86      	ldr	r3, [pc, #536]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d004      	beq.n	8003dda <HAL_RCC_OscConfig+0x7a>
 8003dd0:	4b83      	ldr	r3, [pc, #524]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003dd8:	e005      	b.n	8003de6 <HAL_RCC_OscConfig+0x86>
 8003dda:	4b81      	ldr	r3, [pc, #516]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003ddc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003de0:	041b      	lsls	r3, r3, #16
 8003de2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d255      	bcs.n	8003e96 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10a      	bne.n	8003e06 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df4:	4618      	mov	r0, r3
 8003df6:	f001 f9d9 	bl	80051ac <RCC_SetFlashLatencyFromMSIRange>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	f000 be82 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003e06:	4b76      	ldr	r3, [pc, #472]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	4a75      	ldr	r2, [pc, #468]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e10:	6093      	str	r3, [r2, #8]
 8003e12:	4b73      	ldr	r3, [pc, #460]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1e:	4970      	ldr	r1, [pc, #448]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e20:	4313      	orrs	r3, r2
 8003e22:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003e2c:	d309      	bcc.n	8003e42 <HAL_RCC_OscConfig+0xe2>
 8003e2e:	4b6c      	ldr	r3, [pc, #432]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	f023 021f 	bic.w	r2, r3, #31
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	4969      	ldr	r1, [pc, #420]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	60cb      	str	r3, [r1, #12]
 8003e40:	e07e      	b.n	8003f40 <HAL_RCC_OscConfig+0x1e0>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	da0a      	bge.n	8003e60 <HAL_RCC_OscConfig+0x100>
 8003e4a:	4b65      	ldr	r3, [pc, #404]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a1b      	ldr	r3, [r3, #32]
 8003e56:	015b      	lsls	r3, r3, #5
 8003e58:	4961      	ldr	r1, [pc, #388]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	60cb      	str	r3, [r1, #12]
 8003e5e:	e06f      	b.n	8003f40 <HAL_RCC_OscConfig+0x1e0>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e68:	d30a      	bcc.n	8003e80 <HAL_RCC_OscConfig+0x120>
 8003e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	029b      	lsls	r3, r3, #10
 8003e78:	4959      	ldr	r1, [pc, #356]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	60cb      	str	r3, [r1, #12]
 8003e7e:	e05f      	b.n	8003f40 <HAL_RCC_OscConfig+0x1e0>
 8003e80:	4b57      	ldr	r3, [pc, #348]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	03db      	lsls	r3, r3, #15
 8003e8e:	4954      	ldr	r1, [pc, #336]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60cb      	str	r3, [r1, #12]
 8003e94:	e054      	b.n	8003f40 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003e96:	4b52      	ldr	r3, [pc, #328]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	4a51      	ldr	r2, [pc, #324]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003e9c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ea0:	6093      	str	r3, [r2, #8]
 8003ea2:	4b4f      	ldr	r3, [pc, #316]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	494c      	ldr	r1, [pc, #304]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003ebc:	d309      	bcc.n	8003ed2 <HAL_RCC_OscConfig+0x172>
 8003ebe:	4b48      	ldr	r3, [pc, #288]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	f023 021f 	bic.w	r2, r3, #31
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	4945      	ldr	r1, [pc, #276]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	60cb      	str	r3, [r1, #12]
 8003ed0:	e028      	b.n	8003f24 <HAL_RCC_OscConfig+0x1c4>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	da0a      	bge.n	8003ef0 <HAL_RCC_OscConfig+0x190>
 8003eda:	4b41      	ldr	r3, [pc, #260]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	015b      	lsls	r3, r3, #5
 8003ee8:	493d      	ldr	r1, [pc, #244]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	60cb      	str	r3, [r1, #12]
 8003eee:	e019      	b.n	8003f24 <HAL_RCC_OscConfig+0x1c4>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ef8:	d30a      	bcc.n	8003f10 <HAL_RCC_OscConfig+0x1b0>
 8003efa:	4b39      	ldr	r3, [pc, #228]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	029b      	lsls	r3, r3, #10
 8003f08:	4935      	ldr	r1, [pc, #212]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	60cb      	str	r3, [r1, #12]
 8003f0e:	e009      	b.n	8003f24 <HAL_RCC_OscConfig+0x1c4>
 8003f10:	4b33      	ldr	r3, [pc, #204]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	03db      	lsls	r3, r3, #15
 8003f1e:	4930      	ldr	r1, [pc, #192]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10a      	bne.n	8003f40 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f001 f93c 	bl	80051ac <RCC_SetFlashLatencyFromMSIRange>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	f000 bde5 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003f40:	f001 f8de 	bl	8005100 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f44:	4b27      	ldr	r3, [pc, #156]	@ (8003fe4 <HAL_RCC_OscConfig+0x284>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7fe fca3 	bl	8002894 <HAL_InitTick>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8003f54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f000 808a 	beq.w	8004072 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8003f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f62:	f000 bdd2 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d066      	beq.n	800403c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a1b      	ldr	r2, [pc, #108]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003f74:	f043 0301 	orr.w	r3, r3, #1
 8003f78:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003f7a:	f7fe fd01 	bl	8002980 <HAL_GetTick>
 8003f7e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003f80:	e009      	b.n	8003f96 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f82:	f7fe fcfd 	bl	8002980 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d902      	bls.n	8003f96 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	f000 bdba 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003f96:	4b12      	ldr	r3, [pc, #72]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0ef      	beq.n	8003f82 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003fa8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003fac:	6093      	str	r3, [r2, #8]
 8003fae:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fba:	4909      	ldr	r1, [pc, #36]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003fc8:	d30e      	bcc.n	8003fe8 <HAL_RCC_OscConfig+0x288>
 8003fca:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f023 021f 	bic.w	r2, r3, #31
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a1b      	ldr	r3, [r3, #32]
 8003fd6:	4902      	ldr	r1, [pc, #8]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	60cb      	str	r3, [r1, #12]
 8003fdc:	e04a      	b.n	8004074 <HAL_RCC_OscConfig+0x314>
 8003fde:	bf00      	nop
 8003fe0:	46020c00 	.word	0x46020c00
 8003fe4:	20000004 	.word	0x20000004
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	da0a      	bge.n	8004006 <HAL_RCC_OscConfig+0x2a6>
 8003ff0:	4b98      	ldr	r3, [pc, #608]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	015b      	lsls	r3, r3, #5
 8003ffe:	4995      	ldr	r1, [pc, #596]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004000:	4313      	orrs	r3, r2
 8004002:	60cb      	str	r3, [r1, #12]
 8004004:	e036      	b.n	8004074 <HAL_RCC_OscConfig+0x314>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800400e:	d30a      	bcc.n	8004026 <HAL_RCC_OscConfig+0x2c6>
 8004010:	4b90      	ldr	r3, [pc, #576]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	029b      	lsls	r3, r3, #10
 800401e:	498d      	ldr	r1, [pc, #564]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004020:	4313      	orrs	r3, r2
 8004022:	60cb      	str	r3, [r1, #12]
 8004024:	e026      	b.n	8004074 <HAL_RCC_OscConfig+0x314>
 8004026:	4b8b      	ldr	r3, [pc, #556]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	03db      	lsls	r3, r3, #15
 8004034:	4987      	ldr	r1, [pc, #540]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004036:	4313      	orrs	r3, r2
 8004038:	60cb      	str	r3, [r1, #12]
 800403a:	e01b      	b.n	8004074 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800403c:	4b85      	ldr	r3, [pc, #532]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a84      	ldr	r2, [pc, #528]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004042:	f023 0301 	bic.w	r3, r3, #1
 8004046:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004048:	f7fe fc9a 	bl	8002980 <HAL_GetTick>
 800404c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800404e:	e009      	b.n	8004064 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004050:	f7fe fc96 	bl	8002980 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d902      	bls.n	8004064 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	f000 bd53 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004064:	4b7b      	ldr	r3, [pc, #492]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1ef      	bne.n	8004050 <HAL_RCC_OscConfig+0x2f0>
 8004070:	e000      	b.n	8004074 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004072:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	f000 808b 	beq.w	8004198 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004084:	2b08      	cmp	r3, #8
 8004086:	d005      	beq.n	8004094 <HAL_RCC_OscConfig+0x334>
 8004088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800408a:	2b0c      	cmp	r3, #12
 800408c:	d109      	bne.n	80040a2 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800408e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004090:	2b03      	cmp	r3, #3
 8004092:	d106      	bne.n	80040a2 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d17d      	bne.n	8004198 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	f000 bd34 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040aa:	d106      	bne.n	80040ba <HAL_RCC_OscConfig+0x35a>
 80040ac:	4b69      	ldr	r3, [pc, #420]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a68      	ldr	r2, [pc, #416]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b6:	6013      	str	r3, [r2, #0]
 80040b8:	e041      	b.n	800413e <HAL_RCC_OscConfig+0x3de>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040c2:	d112      	bne.n	80040ea <HAL_RCC_OscConfig+0x38a>
 80040c4:	4b63      	ldr	r3, [pc, #396]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a62      	ldr	r2, [pc, #392]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040ce:	6013      	str	r3, [r2, #0]
 80040d0:	4b60      	ldr	r3, [pc, #384]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a5f      	ldr	r2, [pc, #380]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040d6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80040da:	6013      	str	r3, [r2, #0]
 80040dc:	4b5d      	ldr	r3, [pc, #372]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a5c      	ldr	r2, [pc, #368]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e6:	6013      	str	r3, [r2, #0]
 80040e8:	e029      	b.n	800413e <HAL_RCC_OscConfig+0x3de>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80040f2:	d112      	bne.n	800411a <HAL_RCC_OscConfig+0x3ba>
 80040f4:	4b57      	ldr	r3, [pc, #348]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a56      	ldr	r2, [pc, #344]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80040fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040fe:	6013      	str	r3, [r2, #0]
 8004100:	4b54      	ldr	r3, [pc, #336]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a53      	ldr	r2, [pc, #332]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004106:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800410a:	6013      	str	r3, [r2, #0]
 800410c:	4b51      	ldr	r3, [pc, #324]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a50      	ldr	r2, [pc, #320]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004116:	6013      	str	r3, [r2, #0]
 8004118:	e011      	b.n	800413e <HAL_RCC_OscConfig+0x3de>
 800411a:	4b4e      	ldr	r3, [pc, #312]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a4d      	ldr	r2, [pc, #308]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004120:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	4b4b      	ldr	r3, [pc, #300]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a4a      	ldr	r2, [pc, #296]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 800412c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004130:	6013      	str	r3, [r2, #0]
 8004132:	4b48      	ldr	r3, [pc, #288]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a47      	ldr	r2, [pc, #284]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004138:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800413c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d014      	beq.n	8004170 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8004146:	f7fe fc1b 	bl	8002980 <HAL_GetTick>
 800414a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800414c:	e009      	b.n	8004162 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800414e:	f7fe fc17 	bl	8002980 <HAL_GetTick>
 8004152:	4602      	mov	r2, r0
 8004154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	2b64      	cmp	r3, #100	@ 0x64
 800415a:	d902      	bls.n	8004162 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	f000 bcd4 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004162:	4b3c      	ldr	r3, [pc, #240]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0ef      	beq.n	800414e <HAL_RCC_OscConfig+0x3ee>
 800416e:	e013      	b.n	8004198 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8004170:	f7fe fc06 	bl	8002980 <HAL_GetTick>
 8004174:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004176:	e009      	b.n	800418c <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004178:	f7fe fc02 	bl	8002980 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b64      	cmp	r3, #100	@ 0x64
 8004184:	d902      	bls.n	800418c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	f000 bcbf 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800418c:	4b31      	ldr	r3, [pc, #196]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1ef      	bne.n	8004178 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d05f      	beq.n	8004264 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80041a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a6:	2b04      	cmp	r3, #4
 80041a8:	d005      	beq.n	80041b6 <HAL_RCC_OscConfig+0x456>
 80041aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ac:	2b0c      	cmp	r3, #12
 80041ae:	d114      	bne.n	80041da <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80041b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d111      	bne.n	80041da <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d102      	bne.n	80041c4 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	f000 bca3 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80041c4:	4b23      	ldr	r3, [pc, #140]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	041b      	lsls	r3, r3, #16
 80041d2:	4920      	ldr	r1, [pc, #128]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80041d8:	e044      	b.n	8004264 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d024      	beq.n	800422c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80041e2:	4b1c      	ldr	r3, [pc, #112]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a1b      	ldr	r2, [pc, #108]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 80041e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041ec:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80041ee:	f7fe fbc7 	bl	8002980 <HAL_GetTick>
 80041f2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041f4:	e009      	b.n	800420a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041f6:	f7fe fbc3 	bl	8002980 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	2b02      	cmp	r3, #2
 8004202:	d902      	bls.n	800420a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	f000 bc80 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800420a:	4b12      	ldr	r3, [pc, #72]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0ef      	beq.n	80041f6 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8004216:	4b0f      	ldr	r3, [pc, #60]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	041b      	lsls	r3, r3, #16
 8004224:	490b      	ldr	r1, [pc, #44]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004226:	4313      	orrs	r3, r2
 8004228:	610b      	str	r3, [r1, #16]
 800422a:	e01b      	b.n	8004264 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800422c:	4b09      	ldr	r3, [pc, #36]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a08      	ldr	r2, [pc, #32]	@ (8004254 <HAL_RCC_OscConfig+0x4f4>)
 8004232:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004236:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004238:	f7fe fba2 	bl	8002980 <HAL_GetTick>
 800423c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800423e:	e00b      	b.n	8004258 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004240:	f7fe fb9e 	bl	8002980 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d904      	bls.n	8004258 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	f000 bc5b 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
 8004254:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004258:	4baf      	ldr	r3, [pc, #700]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1ed      	bne.n	8004240 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0308 	and.w	r3, r3, #8
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 80c8 	beq.w	8004402 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8004272:	2300      	movs	r3, #0
 8004274:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004278:	4ba7      	ldr	r3, [pc, #668]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 800427a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800427e:	f003 0304 	and.w	r3, r3, #4
 8004282:	2b00      	cmp	r3, #0
 8004284:	d111      	bne.n	80042aa <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004286:	4ba4      	ldr	r3, [pc, #656]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004288:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800428c:	4aa2      	ldr	r2, [pc, #648]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 800428e:	f043 0304 	orr.w	r3, r3, #4
 8004292:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004296:	4ba0      	ldr	r3, [pc, #640]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004298:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800429c:	f003 0304 	and.w	r3, r3, #4
 80042a0:	617b      	str	r3, [r7, #20]
 80042a2:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80042a4:	2301      	movs	r3, #1
 80042a6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80042aa:	4b9c      	ldr	r3, [pc, #624]	@ (800451c <HAL_RCC_OscConfig+0x7bc>)
 80042ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d119      	bne.n	80042ea <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80042b6:	4b99      	ldr	r3, [pc, #612]	@ (800451c <HAL_RCC_OscConfig+0x7bc>)
 80042b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ba:	4a98      	ldr	r2, [pc, #608]	@ (800451c <HAL_RCC_OscConfig+0x7bc>)
 80042bc:	f043 0301 	orr.w	r3, r3, #1
 80042c0:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c2:	f7fe fb5d 	bl	8002980 <HAL_GetTick>
 80042c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80042c8:	e009      	b.n	80042de <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ca:	f7fe fb59 	bl	8002980 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d902      	bls.n	80042de <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	f000 bc16 	b.w	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80042de:	4b8f      	ldr	r3, [pc, #572]	@ (800451c <HAL_RCC_OscConfig+0x7bc>)
 80042e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d0ef      	beq.n	80042ca <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d05f      	beq.n	80043b2 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80042f2:	4b89      	ldr	r3, [pc, #548]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80042f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042f8:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	699a      	ldr	r2, [r3, #24]
 80042fe:	6a3b      	ldr	r3, [r7, #32]
 8004300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004304:	429a      	cmp	r2, r3
 8004306:	d037      	beq.n	8004378 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8004318:	2b00      	cmp	r3, #0
 800431a:	d101      	bne.n	8004320 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e3f4      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d01b      	beq.n	8004362 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800432a:	4b7b      	ldr	r3, [pc, #492]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 800432c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004330:	4a79      	ldr	r2, [pc, #484]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004332:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004336:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800433a:	f7fe fb21 	bl	8002980 <HAL_GetTick>
 800433e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004340:	e008      	b.n	8004354 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004342:	f7fe fb1d 	bl	8002980 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b05      	cmp	r3, #5
 800434e:	d901      	bls.n	8004354 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e3da      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004354:	4b70      	ldr	r3, [pc, #448]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004356:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800435a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1ef      	bne.n	8004342 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8004362:	4b6d      	ldr	r3, [pc, #436]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004364:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004368:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	4969      	ldr	r1, [pc, #420]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004372:	4313      	orrs	r3, r2
 8004374:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8004378:	4b67      	ldr	r3, [pc, #412]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 800437a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800437e:	4a66      	ldr	r2, [pc, #408]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004380:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004384:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004388:	f7fe fafa 	bl	8002980 <HAL_GetTick>
 800438c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800438e:	e008      	b.n	80043a2 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004390:	f7fe faf6 	bl	8002980 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b05      	cmp	r3, #5
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e3b3      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80043a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80043a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0ef      	beq.n	8004390 <HAL_RCC_OscConfig+0x630>
 80043b0:	e01b      	b.n	80043ea <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80043b2:	4b59      	ldr	r3, [pc, #356]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80043b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043b8:	4a57      	ldr	r2, [pc, #348]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80043ba:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80043be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80043c2:	f7fe fadd 	bl	8002980 <HAL_GetTick>
 80043c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80043c8:	e008      	b.n	80043dc <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ca:	f7fe fad9 	bl	8002980 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b05      	cmp	r3, #5
 80043d6:	d901      	bls.n	80043dc <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e396      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80043dc:	4b4e      	ldr	r3, [pc, #312]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80043de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1ef      	bne.n	80043ca <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043ea:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d107      	bne.n	8004402 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f2:	4b49      	ldr	r3, [pc, #292]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80043f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043f8:	4a47      	ldr	r2, [pc, #284]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80043fa:	f023 0304 	bic.w	r3, r3, #4
 80043fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0304 	and.w	r3, r3, #4
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 8111 	beq.w	8004632 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8004410:	2300      	movs	r3, #0
 8004412:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004416:	4b40      	ldr	r3, [pc, #256]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004418:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800441c:	f003 0304 	and.w	r3, r3, #4
 8004420:	2b00      	cmp	r3, #0
 8004422:	d111      	bne.n	8004448 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004424:	4b3c      	ldr	r3, [pc, #240]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004426:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800442a:	4a3b      	ldr	r2, [pc, #236]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 800442c:	f043 0304 	orr.w	r3, r3, #4
 8004430:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004434:	4b38      	ldr	r3, [pc, #224]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 8004436:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800443a:	f003 0304 	and.w	r3, r3, #4
 800443e:	613b      	str	r3, [r7, #16]
 8004440:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8004442:	2301      	movs	r3, #1
 8004444:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004448:	4b34      	ldr	r3, [pc, #208]	@ (800451c <HAL_RCC_OscConfig+0x7bc>)
 800444a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b00      	cmp	r3, #0
 8004452:	d118      	bne.n	8004486 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004454:	4b31      	ldr	r3, [pc, #196]	@ (800451c <HAL_RCC_OscConfig+0x7bc>)
 8004456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004458:	4a30      	ldr	r2, [pc, #192]	@ (800451c <HAL_RCC_OscConfig+0x7bc>)
 800445a:	f043 0301 	orr.w	r3, r3, #1
 800445e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004460:	f7fe fa8e 	bl	8002980 <HAL_GetTick>
 8004464:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004468:	f7fe fa8a 	bl	8002980 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e347      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800447a:	4b28      	ldr	r3, [pc, #160]	@ (800451c <HAL_RCC_OscConfig+0x7bc>)
 800447c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d0f0      	beq.n	8004468 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d01f      	beq.n	80044d2 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	2b00      	cmp	r3, #0
 800449c:	d010      	beq.n	80044c0 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800449e:	4b1e      	ldr	r3, [pc, #120]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044a6:	f043 0304 	orr.w	r3, r3, #4
 80044aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80044ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044b4:	4a18      	ldr	r2, [pc, #96]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044b6:	f043 0301 	orr.w	r3, r3, #1
 80044ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044be:	e018      	b.n	80044f2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80044c0:	4b15      	ldr	r3, [pc, #84]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044c6:	4a14      	ldr	r2, [pc, #80]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044d0:	e00f      	b.n	80044f2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80044d2:	4b11      	ldr	r3, [pc, #68]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044d8:	4a0f      	ldr	r2, [pc, #60]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044da:	f023 0301 	bic.w	r3, r3, #1
 80044de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80044e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004518 <HAL_RCC_OscConfig+0x7b8>)
 80044ea:	f023 0304 	bic.w	r3, r3, #4
 80044ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d057      	beq.n	80045aa <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80044fa:	f7fe fa41 	bl	8002980 <HAL_GetTick>
 80044fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004500:	e00e      	b.n	8004520 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004502:	f7fe fa3d 	bl	8002980 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004510:	4293      	cmp	r3, r2
 8004512:	d905      	bls.n	8004520 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e2f8      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
 8004518:	46020c00 	.word	0x46020c00
 800451c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004520:	4b9c      	ldr	r3, [pc, #624]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004522:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0e9      	beq.n	8004502 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004536:	2b00      	cmp	r3, #0
 8004538:	d01b      	beq.n	8004572 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800453a:	4b96      	ldr	r3, [pc, #600]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800453c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004540:	4a94      	ldr	r2, [pc, #592]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004546:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800454a:	e00a      	b.n	8004562 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800454c:	f7fe fa18 	bl	8002980 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800455a:	4293      	cmp	r3, r2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e2d3      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004562:	4b8c      	ldr	r3, [pc, #560]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004564:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004568:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800456c:	2b00      	cmp	r3, #0
 800456e:	d0ed      	beq.n	800454c <HAL_RCC_OscConfig+0x7ec>
 8004570:	e053      	b.n	800461a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8004572:	4b88      	ldr	r3, [pc, #544]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004574:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004578:	4a86      	ldr	r2, [pc, #536]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800457a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800457e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004582:	e00a      	b.n	800459a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004584:	f7fe f9fc 	bl	8002980 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004592:	4293      	cmp	r3, r2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e2b7      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800459a:	4b7e      	ldr	r3, [pc, #504]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800459c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1ed      	bne.n	8004584 <HAL_RCC_OscConfig+0x824>
 80045a8:	e037      	b.n	800461a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80045aa:	f7fe f9e9 	bl	8002980 <HAL_GetTick>
 80045ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045b0:	e00a      	b.n	80045c8 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b2:	f7fe f9e5 	bl	8002980 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d901      	bls.n	80045c8 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e2a0      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045c8:	4b72      	ldr	r3, [pc, #456]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80045ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1ed      	bne.n	80045b2 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80045d6:	4b6f      	ldr	r3, [pc, #444]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80045d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d01a      	beq.n	800461a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80045e4:	4b6b      	ldr	r3, [pc, #428]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80045e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045ea:	4a6a      	ldr	r2, [pc, #424]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80045ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80045f4:	e00a      	b.n	800460c <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045f6:	f7fe f9c3 	bl	8002980 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004604:	4293      	cmp	r3, r2
 8004606:	d901      	bls.n	800460c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e27e      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800460c:	4b61      	ldr	r3, [pc, #388]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800460e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004612:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1ed      	bne.n	80045f6 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800461a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800461e:	2b01      	cmp	r3, #1
 8004620:	d107      	bne.n	8004632 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004622:	4b5c      	ldr	r3, [pc, #368]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004624:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004628:	4a5a      	ldr	r2, [pc, #360]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800462a:	f023 0304 	bic.w	r3, r3, #4
 800462e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0320 	and.w	r3, r3, #32
 800463a:	2b00      	cmp	r3, #0
 800463c:	d036      	beq.n	80046ac <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004642:	2b00      	cmp	r3, #0
 8004644:	d019      	beq.n	800467a <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8004646:	4b53      	ldr	r3, [pc, #332]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a52      	ldr	r2, [pc, #328]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800464c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004650:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004652:	f7fe f995 	bl	8002980 <HAL_GetTick>
 8004656:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004658:	e008      	b.n	800466c <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800465a:	f7fe f991 	bl	8002980 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d901      	bls.n	800466c <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e24e      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800466c:	4b49      	ldr	r3, [pc, #292]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0f0      	beq.n	800465a <HAL_RCC_OscConfig+0x8fa>
 8004678:	e018      	b.n	80046ac <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800467a:	4b46      	ldr	r3, [pc, #280]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a45      	ldr	r2, [pc, #276]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004680:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004684:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004686:	f7fe f97b 	bl	8002980 <HAL_GetTick>
 800468a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800468e:	f7fe f977 	bl	8002980 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b02      	cmp	r3, #2
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e234      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80046a0:	4b3c      	ldr	r3, [pc, #240]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1f0      	bne.n	800468e <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d036      	beq.n	8004726 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d019      	beq.n	80046f4 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80046c0:	4b34      	ldr	r3, [pc, #208]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a33      	ldr	r2, [pc, #204]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80046c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046ca:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80046cc:	f7fe f958 	bl	8002980 <HAL_GetTick>
 80046d0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80046d2:	e008      	b.n	80046e6 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80046d4:	f7fe f954 	bl	8002980 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d901      	bls.n	80046e6 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e211      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80046e6:	4b2b      	ldr	r3, [pc, #172]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f0      	beq.n	80046d4 <HAL_RCC_OscConfig+0x974>
 80046f2:	e018      	b.n	8004726 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80046f4:	4b27      	ldr	r3, [pc, #156]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a26      	ldr	r2, [pc, #152]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 80046fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046fe:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004700:	f7fe f93e 	bl	8002980 <HAL_GetTick>
 8004704:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8004706:	e008      	b.n	800471a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8004708:	f7fe f93a 	bl	8002980 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b02      	cmp	r3, #2
 8004714:	d901      	bls.n	800471a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e1f7      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800471a:	4b1e      	ldr	r3, [pc, #120]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1f0      	bne.n	8004708 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800472e:	2b00      	cmp	r3, #0
 8004730:	d07f      	beq.n	8004832 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004736:	2b00      	cmp	r3, #0
 8004738:	d062      	beq.n	8004800 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800473a:	4b16      	ldr	r3, [pc, #88]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	4a15      	ldr	r2, [pc, #84]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004740:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004744:	6093      	str	r3, [r2, #8]
 8004746:	4b13      	ldr	r3, [pc, #76]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004752:	4910      	ldr	r1, [pc, #64]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004754:	4313      	orrs	r3, r2
 8004756:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004760:	d309      	bcc.n	8004776 <HAL_RCC_OscConfig+0xa16>
 8004762:	4b0c      	ldr	r3, [pc, #48]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	f023 021f 	bic.w	r2, r3, #31
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	4909      	ldr	r1, [pc, #36]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004770:	4313      	orrs	r3, r2
 8004772:	60cb      	str	r3, [r1, #12]
 8004774:	e02a      	b.n	80047cc <HAL_RCC_OscConfig+0xa6c>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477a:	2b00      	cmp	r3, #0
 800477c:	da0c      	bge.n	8004798 <HAL_RCC_OscConfig+0xa38>
 800477e:	4b05      	ldr	r3, [pc, #20]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	015b      	lsls	r3, r3, #5
 800478c:	4901      	ldr	r1, [pc, #4]	@ (8004794 <HAL_RCC_OscConfig+0xa34>)
 800478e:	4313      	orrs	r3, r2
 8004790:	60cb      	str	r3, [r1, #12]
 8004792:	e01b      	b.n	80047cc <HAL_RCC_OscConfig+0xa6c>
 8004794:	46020c00 	.word	0x46020c00
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a0:	d30a      	bcc.n	80047b8 <HAL_RCC_OscConfig+0xa58>
 80047a2:	4ba1      	ldr	r3, [pc, #644]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	029b      	lsls	r3, r3, #10
 80047b0:	499d      	ldr	r1, [pc, #628]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	60cb      	str	r3, [r1, #12]
 80047b6:	e009      	b.n	80047cc <HAL_RCC_OscConfig+0xa6c>
 80047b8:	4b9b      	ldr	r3, [pc, #620]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	03db      	lsls	r3, r3, #15
 80047c6:	4998      	ldr	r1, [pc, #608]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80047cc:	4b96      	ldr	r3, [pc, #600]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a95      	ldr	r2, [pc, #596]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80047d2:	f043 0310 	orr.w	r3, r3, #16
 80047d6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80047d8:	f7fe f8d2 	bl	8002980 <HAL_GetTick>
 80047dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80047de:	e008      	b.n	80047f2 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80047e0:	f7fe f8ce 	bl	8002980 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e18b      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80047f2:	4b8d      	ldr	r3, [pc, #564]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0320 	and.w	r3, r3, #32
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0f0      	beq.n	80047e0 <HAL_RCC_OscConfig+0xa80>
 80047fe:	e018      	b.n	8004832 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8004800:	4b89      	ldr	r3, [pc, #548]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a88      	ldr	r2, [pc, #544]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004806:	f023 0310 	bic.w	r3, r3, #16
 800480a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800480c:	f7fe f8b8 	bl	8002980 <HAL_GetTick>
 8004810:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004814:	f7fe f8b4 	bl	8002980 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e171      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8004826:	4b80      	ldr	r3, [pc, #512]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 8166 	beq.w	8004b08 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 800483c:	2300      	movs	r3, #0
 800483e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004842:	4b79      	ldr	r3, [pc, #484]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004844:	69db      	ldr	r3, [r3, #28]
 8004846:	f003 030c 	and.w	r3, r3, #12
 800484a:	2b0c      	cmp	r3, #12
 800484c:	f000 80f2 	beq.w	8004a34 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004854:	2b02      	cmp	r3, #2
 8004856:	f040 80c5 	bne.w	80049e4 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800485a:	4b73      	ldr	r3, [pc, #460]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a72      	ldr	r2, [pc, #456]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004860:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004864:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004866:	f7fe f88b 	bl	8002980 <HAL_GetTick>
 800486a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800486c:	e008      	b.n	8004880 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800486e:	f7fe f887 	bl	8002980 <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b02      	cmp	r3, #2
 800487a:	d901      	bls.n	8004880 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e144      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004880:	4b69      	ldr	r3, [pc, #420]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1f0      	bne.n	800486e <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800488c:	4b66      	ldr	r3, [pc, #408]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 800488e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004892:	f003 0304 	and.w	r3, r3, #4
 8004896:	2b00      	cmp	r3, #0
 8004898:	d111      	bne.n	80048be <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800489a:	4b63      	ldr	r3, [pc, #396]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 800489c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048a0:	4a61      	ldr	r2, [pc, #388]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80048a2:	f043 0304 	orr.w	r3, r3, #4
 80048a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80048aa:	4b5f      	ldr	r3, [pc, #380]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80048ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80048b8:	2301      	movs	r3, #1
 80048ba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80048be:	4b5b      	ldr	r3, [pc, #364]	@ (8004a2c <HAL_RCC_OscConfig+0xccc>)
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80048ca:	d102      	bne.n	80048d2 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80048cc:	2301      	movs	r3, #1
 80048ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80048d2:	4b56      	ldr	r3, [pc, #344]	@ (8004a2c <HAL_RCC_OscConfig+0xccc>)
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	4a55      	ldr	r2, [pc, #340]	@ (8004a2c <HAL_RCC_OscConfig+0xccc>)
 80048d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048dc:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80048de:	4b52      	ldr	r3, [pc, #328]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80048e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048e6:	f023 0303 	bic.w	r3, r3, #3
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80048f2:	3a01      	subs	r2, #1
 80048f4:	0212      	lsls	r2, r2, #8
 80048f6:	4311      	orrs	r1, r2
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80048fc:	430a      	orrs	r2, r1
 80048fe:	494a      	ldr	r1, [pc, #296]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004900:	4313      	orrs	r3, r2
 8004902:	628b      	str	r3, [r1, #40]	@ 0x28
 8004904:	4b48      	ldr	r3, [pc, #288]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004906:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004908:	4b49      	ldr	r3, [pc, #292]	@ (8004a30 <HAL_RCC_OscConfig+0xcd0>)
 800490a:	4013      	ands	r3, r2
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004910:	3a01      	subs	r2, #1
 8004912:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800491a:	3a01      	subs	r2, #1
 800491c:	0252      	lsls	r2, r2, #9
 800491e:	b292      	uxth	r2, r2
 8004920:	4311      	orrs	r1, r2
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004926:	3a01      	subs	r2, #1
 8004928:	0412      	lsls	r2, r2, #16
 800492a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800492e:	4311      	orrs	r1, r2
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004934:	3a01      	subs	r2, #1
 8004936:	0612      	lsls	r2, r2, #24
 8004938:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800493c:	430a      	orrs	r2, r1
 800493e:	493a      	ldr	r1, [pc, #232]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004940:	4313      	orrs	r3, r2
 8004942:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004944:	4b38      	ldr	r3, [pc, #224]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004948:	4a37      	ldr	r2, [pc, #220]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 800494a:	f023 0310 	bic.w	r3, r3, #16
 800494e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004954:	4a34      	ldr	r2, [pc, #208]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800495a:	4b33      	ldr	r3, [pc, #204]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 800495c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495e:	4a32      	ldr	r2, [pc, #200]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004960:	f043 0310 	orr.w	r3, r3, #16
 8004964:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8004966:	4b30      	ldr	r3, [pc, #192]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	f023 020c 	bic.w	r2, r3, #12
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004972:	492d      	ldr	r1, [pc, #180]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004974:	4313      	orrs	r3, r2
 8004976:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8004978:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800497c:	2b01      	cmp	r3, #1
 800497e:	d105      	bne.n	800498c <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004980:	4b2a      	ldr	r3, [pc, #168]	@ (8004a2c <HAL_RCC_OscConfig+0xccc>)
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	4a29      	ldr	r2, [pc, #164]	@ (8004a2c <HAL_RCC_OscConfig+0xccc>)
 8004986:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800498a:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 800498c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004990:	2b01      	cmp	r3, #1
 8004992:	d107      	bne.n	80049a4 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8004994:	4b24      	ldr	r3, [pc, #144]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004996:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800499a:	4a23      	ldr	r2, [pc, #140]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 800499c:	f023 0304 	bic.w	r3, r3, #4
 80049a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80049a4:	4b20      	ldr	r3, [pc, #128]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a1f      	ldr	r2, [pc, #124]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80049aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049ae:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80049b0:	f7fd ffe6 	bl	8002980 <HAL_GetTick>
 80049b4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b8:	f7fd ffe2 	bl	8002980 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e09f      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80049ca:	4b17      	ldr	r3, [pc, #92]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0f0      	beq.n	80049b8 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80049d6:	4b14      	ldr	r3, [pc, #80]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80049d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049da:	4a13      	ldr	r2, [pc, #76]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80049dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049e0:	6293      	str	r3, [r2, #40]	@ 0x28
 80049e2:	e091      	b.n	8004b08 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80049e4:	4b10      	ldr	r3, [pc, #64]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a0f      	ldr	r2, [pc, #60]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 80049ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049ee:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80049f0:	f7fd ffc6 	bl	8002980 <HAL_GetTick>
 80049f4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f8:	f7fd ffc2 	bl	8002980 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e07f      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004a0a:	4b07      	ldr	r3, [pc, #28]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1f0      	bne.n	80049f8 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004a16:	4b04      	ldr	r3, [pc, #16]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a1a:	4a03      	ldr	r2, [pc, #12]	@ (8004a28 <HAL_RCC_OscConfig+0xcc8>)
 8004a1c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004a20:	f023 0303 	bic.w	r3, r3, #3
 8004a24:	6293      	str	r3, [r2, #40]	@ 0x28
 8004a26:	e06f      	b.n	8004b08 <HAL_RCC_OscConfig+0xda8>
 8004a28:	46020c00 	.word	0x46020c00
 8004a2c:	46020800 	.word	0x46020800
 8004a30:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004a34:	4b37      	ldr	r3, [pc, #220]	@ (8004b14 <HAL_RCC_OscConfig+0xdb4>)
 8004a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a38:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004a3a:	4b36      	ldr	r3, [pc, #216]	@ (8004b14 <HAL_RCC_OscConfig+0xdb4>)
 8004a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a3e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d039      	beq.n	8004abc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	f003 0203 	and.w	r2, r3, #3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d132      	bne.n	8004abc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	0a1b      	lsrs	r3, r3, #8
 8004a5a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a62:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d129      	bne.n	8004abc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d122      	bne.n	8004abc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a80:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d11a      	bne.n	8004abc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	0a5b      	lsrs	r3, r3, #9
 8004a8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a92:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d111      	bne.n	8004abc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	0c1b      	lsrs	r3, r3, #16
 8004a9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aa4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d108      	bne.n	8004abc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	0e1b      	lsrs	r3, r3, #24
 8004aae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d001      	beq.n	8004ac0 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e024      	b.n	8004b0a <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004ac0:	4b14      	ldr	r3, [pc, #80]	@ (8004b14 <HAL_RCC_OscConfig+0xdb4>)
 8004ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac4:	08db      	lsrs	r3, r3, #3
 8004ac6:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d01a      	beq.n	8004b08 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004ad2:	4b10      	ldr	r3, [pc, #64]	@ (8004b14 <HAL_RCC_OscConfig+0xdb4>)
 8004ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad6:	4a0f      	ldr	r2, [pc, #60]	@ (8004b14 <HAL_RCC_OscConfig+0xdb4>)
 8004ad8:	f023 0310 	bic.w	r3, r3, #16
 8004adc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ade:	f7fd ff4f 	bl	8002980 <HAL_GetTick>
 8004ae2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8004ae4:	bf00      	nop
 8004ae6:	f7fd ff4b 	bl	8002980 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d0f9      	beq.n	8004ae6 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af6:	4a07      	ldr	r2, [pc, #28]	@ (8004b14 <HAL_RCC_OscConfig+0xdb4>)
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004afc:	4b05      	ldr	r3, [pc, #20]	@ (8004b14 <HAL_RCC_OscConfig+0xdb4>)
 8004afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b00:	4a04      	ldr	r2, [pc, #16]	@ (8004b14 <HAL_RCC_OscConfig+0xdb4>)
 8004b02:	f043 0310 	orr.w	r3, r3, #16
 8004b06:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3738      	adds	r7, #56	@ 0x38
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	46020c00 	.word	0x46020c00

08004b18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b086      	sub	sp, #24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e1d9      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b2c:	4b9b      	ldr	r3, [pc, #620]	@ (8004d9c <HAL_RCC_ClockConfig+0x284>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 030f 	and.w	r3, r3, #15
 8004b34:	683a      	ldr	r2, [r7, #0]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d910      	bls.n	8004b5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b3a:	4b98      	ldr	r3, [pc, #608]	@ (8004d9c <HAL_RCC_ClockConfig+0x284>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f023 020f 	bic.w	r2, r3, #15
 8004b42:	4996      	ldr	r1, [pc, #600]	@ (8004d9c <HAL_RCC_ClockConfig+0x284>)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b4a:	4b94      	ldr	r3, [pc, #592]	@ (8004d9c <HAL_RCC_ClockConfig+0x284>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	683a      	ldr	r2, [r7, #0]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d001      	beq.n	8004b5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e1c1      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0310 	and.w	r3, r3, #16
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d010      	beq.n	8004b8a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	695a      	ldr	r2, [r3, #20]
 8004b6c:	4b8c      	ldr	r3, [pc, #560]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d908      	bls.n	8004b8a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8004b78:	4b89      	ldr	r3, [pc, #548]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	4986      	ldr	r1, [pc, #536]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 0308 	and.w	r3, r3, #8
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d012      	beq.n	8004bbc <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	691a      	ldr	r2, [r3, #16]
 8004b9a:	4b81      	ldr	r3, [pc, #516]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	091b      	lsrs	r3, r3, #4
 8004ba0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d909      	bls.n	8004bbc <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004ba8:	4b7d      	ldr	r3, [pc, #500]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	497a      	ldr	r1, [pc, #488]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d010      	beq.n	8004bea <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	68da      	ldr	r2, [r3, #12]
 8004bcc:	4b74      	ldr	r3, [pc, #464]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004bce:	6a1b      	ldr	r3, [r3, #32]
 8004bd0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d908      	bls.n	8004bea <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004bd8:	4b71      	ldr	r3, [pc, #452]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	496e      	ldr	r1, [pc, #440]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d010      	beq.n	8004c18 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	689a      	ldr	r2, [r3, #8]
 8004bfa:	4b69      	ldr	r3, [pc, #420]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	f003 030f 	and.w	r3, r3, #15
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d908      	bls.n	8004c18 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004c06:	4b66      	ldr	r3, [pc, #408]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	f023 020f 	bic.w	r2, r3, #15
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	4963      	ldr	r1, [pc, #396]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f000 80d2 	beq.w	8004dca <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004c26:	2300      	movs	r3, #0
 8004c28:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	2b03      	cmp	r3, #3
 8004c30:	d143      	bne.n	8004cba <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c32:	4b5b      	ldr	r3, [pc, #364]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004c34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d110      	bne.n	8004c62 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004c40:	4b57      	ldr	r3, [pc, #348]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004c42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c46:	4a56      	ldr	r2, [pc, #344]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004c48:	f043 0304 	orr.w	r3, r3, #4
 8004c4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004c50:	4b53      	ldr	r3, [pc, #332]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c56:	f003 0304 	and.w	r3, r3, #4
 8004c5a:	60bb      	str	r3, [r7, #8]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004c62:	f7fd fe8d 	bl	8002980 <HAL_GetTick>
 8004c66:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004c68:	4b4e      	ldr	r3, [pc, #312]	@ (8004da4 <HAL_RCC_ClockConfig+0x28c>)
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d00f      	beq.n	8004c94 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004c76:	f7fd fe83 	bl	8002980 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e12b      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004c88:	4b46      	ldr	r3, [pc, #280]	@ (8004da4 <HAL_RCC_ClockConfig+0x28c>)
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0f0      	beq.n	8004c76 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004c94:	7dfb      	ldrb	r3, [r7, #23]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d107      	bne.n	8004caa <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004c9a:	4b41      	ldr	r3, [pc, #260]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ca0:	4a3f      	ldr	r2, [pc, #252]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004ca2:	f023 0304 	bic.w	r3, r3, #4
 8004ca6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004caa:	4b3d      	ldr	r3, [pc, #244]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d121      	bne.n	8004cfa <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e112      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d107      	bne.n	8004cd2 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cc2:	4b37      	ldr	r3, [pc, #220]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d115      	bne.n	8004cfa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e106      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d107      	bne.n	8004cea <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004cda:	4b31      	ldr	r3, [pc, #196]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0304 	and.w	r3, r3, #4
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d109      	bne.n	8004cfa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e0fa      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cea:	4b2d      	ldr	r3, [pc, #180]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e0f2      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004cfa:	4b29      	ldr	r3, [pc, #164]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	f023 0203 	bic.w	r2, r3, #3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	4926      	ldr	r1, [pc, #152]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004d0c:	f7fd fe38 	bl	8002980 <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b03      	cmp	r3, #3
 8004d18:	d112      	bne.n	8004d40 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d1a:	e00a      	b.n	8004d32 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d1c:	f7fd fe30 	bl	8002980 <HAL_GetTick>
 8004d20:	4602      	mov	r2, r0
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d901      	bls.n	8004d32 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e0d6      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d32:	4b1b      	ldr	r3, [pc, #108]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	f003 030c 	and.w	r3, r3, #12
 8004d3a:	2b0c      	cmp	r3, #12
 8004d3c:	d1ee      	bne.n	8004d1c <HAL_RCC_ClockConfig+0x204>
 8004d3e:	e044      	b.n	8004dca <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d112      	bne.n	8004d6e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d48:	e00a      	b.n	8004d60 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d4a:	f7fd fe19 	bl	8002980 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e0bf      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d60:	4b0f      	ldr	r3, [pc, #60]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004d62:	69db      	ldr	r3, [r3, #28]
 8004d64:	f003 030c 	and.w	r3, r3, #12
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	d1ee      	bne.n	8004d4a <HAL_RCC_ClockConfig+0x232>
 8004d6c:	e02d      	b.n	8004dca <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d123      	bne.n	8004dbe <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004d76:	e00a      	b.n	8004d8e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d78:	f7fd fe02 	bl	8002980 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e0a8      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004d8e:	4b04      	ldr	r3, [pc, #16]	@ (8004da0 <HAL_RCC_ClockConfig+0x288>)
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	f003 030c 	and.w	r3, r3, #12
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1ee      	bne.n	8004d78 <HAL_RCC_ClockConfig+0x260>
 8004d9a:	e016      	b.n	8004dca <HAL_RCC_ClockConfig+0x2b2>
 8004d9c:	40022000 	.word	0x40022000
 8004da0:	46020c00 	.word	0x46020c00
 8004da4:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da8:	f7fd fdea 	bl	8002980 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e090      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004dc0:	69db      	ldr	r3, [r3, #28]
 8004dc2:	f003 030c 	and.w	r3, r3, #12
 8004dc6:	2b04      	cmp	r3, #4
 8004dc8:	d1ee      	bne.n	8004da8 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d010      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	4b43      	ldr	r3, [pc, #268]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	f003 030f 	and.w	r3, r3, #15
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d208      	bcs.n	8004df8 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004de6:	4b40      	ldr	r3, [pc, #256]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	f023 020f 	bic.w	r2, r3, #15
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	493d      	ldr	r1, [pc, #244]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004df8:	4b3c      	ldr	r3, [pc, #240]	@ (8004eec <HAL_RCC_ClockConfig+0x3d4>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 030f 	and.w	r3, r3, #15
 8004e00:	683a      	ldr	r2, [r7, #0]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d210      	bcs.n	8004e28 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e06:	4b39      	ldr	r3, [pc, #228]	@ (8004eec <HAL_RCC_ClockConfig+0x3d4>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f023 020f 	bic.w	r2, r3, #15
 8004e0e:	4937      	ldr	r1, [pc, #220]	@ (8004eec <HAL_RCC_ClockConfig+0x3d4>)
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e16:	4b35      	ldr	r3, [pc, #212]	@ (8004eec <HAL_RCC_ClockConfig+0x3d4>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 030f 	and.w	r3, r3, #15
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d001      	beq.n	8004e28 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e05b      	b.n	8004ee0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0304 	and.w	r3, r3, #4
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d010      	beq.n	8004e56 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68da      	ldr	r2, [r3, #12]
 8004e38:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004e3a:	6a1b      	ldr	r3, [r3, #32]
 8004e3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d208      	bcs.n	8004e56 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004e44:	4b28      	ldr	r3, [pc, #160]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	4925      	ldr	r1, [pc, #148]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0308 	and.w	r3, r3, #8
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d012      	beq.n	8004e88 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691a      	ldr	r2, [r3, #16]
 8004e66:	4b20      	ldr	r3, [pc, #128]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	091b      	lsrs	r3, r3, #4
 8004e6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d209      	bcs.n	8004e88 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004e74:	4b1c      	ldr	r3, [pc, #112]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	011b      	lsls	r3, r3, #4
 8004e82:	4919      	ldr	r1, [pc, #100]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0310 	and.w	r3, r3, #16
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d010      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	695a      	ldr	r2, [r3, #20]
 8004e98:	4b13      	ldr	r3, [pc, #76]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d208      	bcs.n	8004eb6 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004ea4:	4b10      	ldr	r3, [pc, #64]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	490d      	ldr	r1, [pc, #52]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004eb6:	f000 f821 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee8 <HAL_RCC_ClockConfig+0x3d0>)
 8004ebe:	6a1b      	ldr	r3, [r3, #32]
 8004ec0:	f003 030f 	and.w	r3, r3, #15
 8004ec4:	490a      	ldr	r1, [pc, #40]	@ (8004ef0 <HAL_RCC_ClockConfig+0x3d8>)
 8004ec6:	5ccb      	ldrb	r3, [r1, r3]
 8004ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ecc:	4a09      	ldr	r2, [pc, #36]	@ (8004ef4 <HAL_RCC_ClockConfig+0x3dc>)
 8004ece:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004ed0:	4b09      	ldr	r3, [pc, #36]	@ (8004ef8 <HAL_RCC_ClockConfig+0x3e0>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f7fd fcdd 	bl	8002894 <HAL_InitTick>
 8004eda:	4603      	mov	r3, r0
 8004edc:	73fb      	strb	r3, [r7, #15]

  return status;
 8004ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3718      	adds	r7, #24
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	46020c00 	.word	0x46020c00
 8004eec:	40022000 	.word	0x40022000
 8004ef0:	0800f35c 	.word	0x0800f35c
 8004ef4:	20000000 	.word	0x20000000
 8004ef8:	20000004 	.word	0x20000004

08004efc <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b08b      	sub	sp, #44	@ 0x2c
 8004f00:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004f06:	2300      	movs	r3, #0
 8004f08:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f0a:	4b78      	ldr	r3, [pc, #480]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	f003 030c 	and.w	r3, r3, #12
 8004f12:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f14:	4b75      	ldr	r3, [pc, #468]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f18:	f003 0303 	and.w	r3, r3, #3
 8004f1c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d005      	beq.n	8004f30 <HAL_RCC_GetSysClockFreq+0x34>
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	2b0c      	cmp	r3, #12
 8004f28:	d121      	bne.n	8004f6e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d11e      	bne.n	8004f6e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004f30:	4b6e      	ldr	r3, [pc, #440]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d107      	bne.n	8004f4c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004f3c:	4b6b      	ldr	r3, [pc, #428]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f42:	0b1b      	lsrs	r3, r3, #12
 8004f44:	f003 030f 	and.w	r3, r3, #15
 8004f48:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f4a:	e005      	b.n	8004f58 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8004f4c:	4b67      	ldr	r3, [pc, #412]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	0f1b      	lsrs	r3, r3, #28
 8004f52:	f003 030f 	and.w	r3, r3, #15
 8004f56:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f58:	4a65      	ldr	r2, [pc, #404]	@ (80050f0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8004f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f60:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d110      	bne.n	8004f8a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f6c:	e00d      	b.n	8004f8a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f6e:	4b5f      	ldr	r3, [pc, #380]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f70:	69db      	ldr	r3, [r3, #28]
 8004f72:	f003 030c 	and.w	r3, r3, #12
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d102      	bne.n	8004f80 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f7a:	4b5e      	ldr	r3, [pc, #376]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004f7c:	623b      	str	r3, [r7, #32]
 8004f7e:	e004      	b.n	8004f8a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f80:	69bb      	ldr	r3, [r7, #24]
 8004f82:	2b08      	cmp	r3, #8
 8004f84:	d101      	bne.n	8004f8a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f86:	4b5b      	ldr	r3, [pc, #364]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004f88:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	2b0c      	cmp	r3, #12
 8004f8e:	f040 80a5 	bne.w	80050dc <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004f92:	4b56      	ldr	r3, [pc, #344]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004f9c:	4b53      	ldr	r3, [pc, #332]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa0:	0a1b      	lsrs	r3, r3, #8
 8004fa2:	f003 030f 	and.w	r3, r3, #15
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004faa:	4b50      	ldr	r3, [pc, #320]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fae:	091b      	lsrs	r3, r3, #4
 8004fb0:	f003 0301 	and.w	r3, r3, #1
 8004fb4:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004fb6:	4b4d      	ldr	r3, [pc, #308]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fba:	08db      	lsrs	r3, r3, #3
 8004fbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	fb02 f303 	mul.w	r3, r2, r3
 8004fc6:	ee07 3a90 	vmov	s15, r3
 8004fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fce:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d003      	beq.n	8004fe0 <HAL_RCC_GetSysClockFreq+0xe4>
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	2b03      	cmp	r3, #3
 8004fdc:	d022      	beq.n	8005024 <HAL_RCC_GetSysClockFreq+0x128>
 8004fde:	e043      	b.n	8005068 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	ee07 3a90 	vmov	s15, r3
 8004fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fea:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80050f8 <HAL_RCC_GetSysClockFreq+0x1fc>
 8004fee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ff2:	4b3e      	ldr	r3, [pc, #248]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ffa:	ee07 3a90 	vmov	s15, r3
 8004ffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005002:	ed97 6a01 	vldr	s12, [r7, #4]
 8005006:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80050fc <HAL_RCC_GetSysClockFreq+0x200>
 800500a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800500e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005016:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800501a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800501e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005022:	e046      	b.n	80050b2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	ee07 3a90 	vmov	s15, r3
 800502a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800502e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80050f8 <HAL_RCC_GetSysClockFreq+0x1fc>
 8005032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005036:	4b2d      	ldr	r3, [pc, #180]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800503a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800503e:	ee07 3a90 	vmov	s15, r3
 8005042:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005046:	ed97 6a01 	vldr	s12, [r7, #4]
 800504a:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80050fc <HAL_RCC_GetSysClockFreq+0x200>
 800504e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005052:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800505a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800505e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005062:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005066:	e024      	b.n	80050b2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	ee07 3a90 	vmov	s15, r3
 800506e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	ee07 3a90 	vmov	s15, r3
 8005078:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800507c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005080:	4b1a      	ldr	r3, [pc, #104]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005088:	ee07 3a90 	vmov	s15, r3
 800508c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005090:	ed97 6a01 	vldr	s12, [r7, #4]
 8005094:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80050fc <HAL_RCC_GetSysClockFreq+0x200>
 8005098:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800509c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050b0:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80050b2:	4b0e      	ldr	r3, [pc, #56]	@ (80050ec <HAL_RCC_GetSysClockFreq+0x1f0>)
 80050b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050b6:	0e1b      	lsrs	r3, r3, #24
 80050b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050bc:	3301      	adds	r3, #1
 80050be:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	ee07 3a90 	vmov	s15, r3
 80050c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80050ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80050ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050d6:	ee17 3a90 	vmov	r3, s15
 80050da:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80050dc:	6a3b      	ldr	r3, [r7, #32]
}
 80050de:	4618      	mov	r0, r3
 80050e0:	372c      	adds	r7, #44	@ 0x2c
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	46020c00 	.word	0x46020c00
 80050f0:	0800f374 	.word	0x0800f374
 80050f4:	00f42400 	.word	0x00f42400
 80050f8:	4b742400 	.word	0x4b742400
 80050fc:	46000000 	.word	0x46000000

08005100 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005104:	f7ff fefa 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8005108:	4602      	mov	r2, r0
 800510a:	4b07      	ldr	r3, [pc, #28]	@ (8005128 <HAL_RCC_GetHCLKFreq+0x28>)
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	4906      	ldr	r1, [pc, #24]	@ (800512c <HAL_RCC_GetHCLKFreq+0x2c>)
 8005114:	5ccb      	ldrb	r3, [r1, r3]
 8005116:	fa22 f303 	lsr.w	r3, r2, r3
 800511a:	4a05      	ldr	r2, [pc, #20]	@ (8005130 <HAL_RCC_GetHCLKFreq+0x30>)
 800511c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800511e:	4b04      	ldr	r3, [pc, #16]	@ (8005130 <HAL_RCC_GetHCLKFreq+0x30>)
 8005120:	681b      	ldr	r3, [r3, #0]
}
 8005122:	4618      	mov	r0, r3
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	46020c00 	.word	0x46020c00
 800512c:	0800f35c 	.word	0x0800f35c
 8005130:	20000000 	.word	0x20000000

08005134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8005138:	f7ff ffe2 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 800513c:	4602      	mov	r2, r0
 800513e:	4b05      	ldr	r3, [pc, #20]	@ (8005154 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	091b      	lsrs	r3, r3, #4
 8005144:	f003 0307 	and.w	r3, r3, #7
 8005148:	4903      	ldr	r1, [pc, #12]	@ (8005158 <HAL_RCC_GetPCLK1Freq+0x24>)
 800514a:	5ccb      	ldrb	r3, [r1, r3]
 800514c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005150:	4618      	mov	r0, r3
 8005152:	bd80      	pop	{r7, pc}
 8005154:	46020c00 	.word	0x46020c00
 8005158:	0800f36c 	.word	0x0800f36c

0800515c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8005160:	f7ff ffce 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 8005164:	4602      	mov	r2, r0
 8005166:	4b05      	ldr	r3, [pc, #20]	@ (800517c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	0a1b      	lsrs	r3, r3, #8
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	4903      	ldr	r1, [pc, #12]	@ (8005180 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005172:	5ccb      	ldrb	r3, [r1, r3]
 8005174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005178:	4618      	mov	r0, r3
 800517a:	bd80      	pop	{r7, pc}
 800517c:	46020c00 	.word	0x46020c00
 8005180:	0800f36c 	.word	0x0800f36c

08005184 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8005188:	f7ff ffba 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 800518c:	4602      	mov	r2, r0
 800518e:	4b05      	ldr	r3, [pc, #20]	@ (80051a4 <HAL_RCC_GetPCLK3Freq+0x20>)
 8005190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005192:	091b      	lsrs	r3, r3, #4
 8005194:	f003 0307 	and.w	r3, r3, #7
 8005198:	4903      	ldr	r1, [pc, #12]	@ (80051a8 <HAL_RCC_GetPCLK3Freq+0x24>)
 800519a:	5ccb      	ldrb	r3, [r1, r3]
 800519c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	46020c00 	.word	0x46020c00
 80051a8:	0800f36c 	.word	0x0800f36c

080051ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80051b4:	4b3e      	ldr	r3, [pc, #248]	@ (80052b0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80051b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051ba:	f003 0304 	and.w	r3, r3, #4
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d003      	beq.n	80051ca <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80051c2:	f7fe fd5f 	bl	8003c84 <HAL_PWREx_GetVoltageRange>
 80051c6:	6178      	str	r0, [r7, #20]
 80051c8:	e019      	b.n	80051fe <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80051ca:	4b39      	ldr	r3, [pc, #228]	@ (80052b0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80051cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051d0:	4a37      	ldr	r2, [pc, #220]	@ (80052b0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80051d2:	f043 0304 	orr.w	r3, r3, #4
 80051d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80051da:	4b35      	ldr	r3, [pc, #212]	@ (80052b0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80051dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051e0:	f003 0304 	and.w	r3, r3, #4
 80051e4:	60fb      	str	r3, [r7, #12]
 80051e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80051e8:	f7fe fd4c 	bl	8003c84 <HAL_PWREx_GetVoltageRange>
 80051ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80051ee:	4b30      	ldr	r3, [pc, #192]	@ (80052b0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80051f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051f4:	4a2e      	ldr	r2, [pc, #184]	@ (80052b0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80051f6:	f023 0304 	bic.w	r3, r3, #4
 80051fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005204:	d003      	beq.n	800520e <RCC_SetFlashLatencyFromMSIRange+0x62>
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800520c:	d109      	bne.n	8005222 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005214:	d202      	bcs.n	800521c <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8005216:	2301      	movs	r3, #1
 8005218:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800521a:	e033      	b.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 800521c:	2300      	movs	r3, #0
 800521e:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8005220:	e030      	b.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005228:	d208      	bcs.n	800523c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005230:	d102      	bne.n	8005238 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8005232:	2303      	movs	r3, #3
 8005234:	613b      	str	r3, [r7, #16]
 8005236:	e025      	b.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e035      	b.n	80052a8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005242:	d90f      	bls.n	8005264 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d109      	bne.n	800525e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005250:	d902      	bls.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8005252:	2300      	movs	r3, #0
 8005254:	613b      	str	r3, [r7, #16]
 8005256:	e015      	b.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8005258:	2301      	movs	r3, #1
 800525a:	613b      	str	r3, [r7, #16]
 800525c:	e012      	b.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800525e:	2300      	movs	r3, #0
 8005260:	613b      	str	r3, [r7, #16]
 8005262:	e00f      	b.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800526a:	d109      	bne.n	8005280 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005272:	d102      	bne.n	800527a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8005274:	2301      	movs	r3, #1
 8005276:	613b      	str	r3, [r7, #16]
 8005278:	e004      	b.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800527a:	2302      	movs	r3, #2
 800527c:	613b      	str	r3, [r7, #16]
 800527e:	e001      	b.n	8005284 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8005280:	2301      	movs	r3, #1
 8005282:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005284:	4b0b      	ldr	r3, [pc, #44]	@ (80052b4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f023 020f 	bic.w	r2, r3, #15
 800528c:	4909      	ldr	r1, [pc, #36]	@ (80052b4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	4313      	orrs	r3, r2
 8005292:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8005294:	4b07      	ldr	r3, [pc, #28]	@ (80052b4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 030f 	and.w	r3, r3, #15
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d001      	beq.n	80052a6 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e000      	b.n	80052a8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3718      	adds	r7, #24
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	46020c00 	.word	0x46020c00
 80052b4:	40022000 	.word	0x40022000

080052b8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80052b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052bc:	b0ba      	sub	sp, #232	@ 0xe8
 80052be:	af00      	add	r7, sp, #0
 80052c0:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80052c4:	2300      	movs	r3, #0
 80052c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80052ca:	2300      	movs	r3, #0
 80052cc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d8:	f002 0401 	and.w	r4, r2, #1
 80052dc:	2500      	movs	r5, #0
 80052de:	ea54 0305 	orrs.w	r3, r4, r5
 80052e2:	d00b      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80052e4:	4bcb      	ldr	r3, [pc, #812]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80052e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052ea:	f023 0103 	bic.w	r1, r3, #3
 80052ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80052f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f4:	4ac7      	ldr	r2, [pc, #796]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80052f6:	430b      	orrs	r3, r1
 80052f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005304:	f002 0802 	and.w	r8, r2, #2
 8005308:	f04f 0900 	mov.w	r9, #0
 800530c:	ea58 0309 	orrs.w	r3, r8, r9
 8005310:	d00b      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8005312:	4bc0      	ldr	r3, [pc, #768]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005318:	f023 010c 	bic.w	r1, r3, #12
 800531c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005322:	4abc      	ldr	r2, [pc, #752]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005324:	430b      	orrs	r3, r1
 8005326:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800532a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800532e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005332:	f002 0a04 	and.w	sl, r2, #4
 8005336:	f04f 0b00 	mov.w	fp, #0
 800533a:	ea5a 030b 	orrs.w	r3, sl, fp
 800533e:	d00b      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005340:	4bb4      	ldr	r3, [pc, #720]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005346:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800534a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800534e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005350:	4ab0      	ldr	r2, [pc, #704]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005352:	430b      	orrs	r3, r1
 8005354:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005358:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800535c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005360:	f002 0308 	and.w	r3, r2, #8
 8005364:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005368:	2300      	movs	r3, #0
 800536a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800536e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005372:	460b      	mov	r3, r1
 8005374:	4313      	orrs	r3, r2
 8005376:	d00b      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005378:	4ba6      	ldr	r3, [pc, #664]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800537a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800537e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005382:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005388:	4aa2      	ldr	r2, [pc, #648]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800538a:	430b      	orrs	r3, r1
 800538c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005390:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005398:	f002 0310 	and.w	r3, r2, #16
 800539c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053a0:	2300      	movs	r3, #0
 80053a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80053a6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053aa:	460b      	mov	r3, r1
 80053ac:	4313      	orrs	r3, r2
 80053ae:	d00b      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80053b0:	4b98      	ldr	r3, [pc, #608]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80053b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80053ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053c0:	4a94      	ldr	r2, [pc, #592]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80053c2:	430b      	orrs	r3, r1
 80053c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80053c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d0:	f002 0320 	and.w	r3, r2, #32
 80053d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053d8:	2300      	movs	r3, #0
 80053da:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80053de:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80053e2:	460b      	mov	r3, r1
 80053e4:	4313      	orrs	r3, r2
 80053e6:	d00b      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80053e8:	4b8a      	ldr	r3, [pc, #552]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80053ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053ee:	f023 0107 	bic.w	r1, r3, #7
 80053f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053f8:	4a86      	ldr	r2, [pc, #536]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80053fa:	430b      	orrs	r3, r1
 80053fc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005400:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005408:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800540c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005410:	2300      	movs	r3, #0
 8005412:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005416:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800541a:	460b      	mov	r3, r1
 800541c:	4313      	orrs	r3, r2
 800541e:	d00b      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8005420:	4b7c      	ldr	r3, [pc, #496]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005426:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800542a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800542e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005430:	4a78      	ldr	r2, [pc, #480]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005432:	430b      	orrs	r3, r1
 8005434:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005438:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005444:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005448:	2300      	movs	r3, #0
 800544a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800544e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005452:	460b      	mov	r3, r1
 8005454:	4313      	orrs	r3, r2
 8005456:	d00b      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005458:	4b6e      	ldr	r3, [pc, #440]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800545a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800545e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005462:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005466:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005468:	4a6a      	ldr	r2, [pc, #424]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800546a:	430b      	orrs	r3, r1
 800546c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005470:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005478:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800547c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005480:	2300      	movs	r3, #0
 8005482:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005486:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800548a:	460b      	mov	r3, r1
 800548c:	4313      	orrs	r3, r2
 800548e:	d00b      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005490:	4b60      	ldr	r3, [pc, #384]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005492:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005496:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800549a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800549e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054a0:	4a5c      	ldr	r2, [pc, #368]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80054a2:	430b      	orrs	r3, r1
 80054a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80054a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80054b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80054b8:	2300      	movs	r3, #0
 80054ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054be:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80054c2:	460b      	mov	r3, r1
 80054c4:	4313      	orrs	r3, r2
 80054c6:	d00b      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80054c8:	4b52      	ldr	r3, [pc, #328]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80054ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054ce:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80054d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d8:	4a4e      	ldr	r2, [pc, #312]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80054da:	430b      	orrs	r3, r1
 80054dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80054e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80054ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80054f0:	2300      	movs	r3, #0
 80054f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054f6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80054fa:	460b      	mov	r3, r1
 80054fc:	4313      	orrs	r3, r2
 80054fe:	d00b      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005500:	4b44      	ldr	r3, [pc, #272]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005502:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005506:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800550a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800550e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005510:	4a40      	ldr	r2, [pc, #256]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005512:	430b      	orrs	r3, r1
 8005514:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005518:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800551c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005520:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005524:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005528:	2300      	movs	r3, #0
 800552a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800552e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005532:	460b      	mov	r3, r1
 8005534:	4313      	orrs	r3, r2
 8005536:	d00b      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005538:	4b36      	ldr	r3, [pc, #216]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800553a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800553e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005546:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005548:	4a32      	ldr	r2, [pc, #200]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800554a:	430b      	orrs	r3, r1
 800554c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005550:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005558:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800555c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005560:	2300      	movs	r3, #0
 8005562:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005566:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800556a:	460b      	mov	r3, r1
 800556c:	4313      	orrs	r3, r2
 800556e:	d00c      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005570:	4b28      	ldr	r3, [pc, #160]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005572:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005576:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800557a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800557e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005582:	4a24      	ldr	r2, [pc, #144]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005584:	430b      	orrs	r3, r1
 8005586:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800558a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005592:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005596:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005598:	2300      	movs	r3, #0
 800559a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800559c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80055a0:	460b      	mov	r3, r1
 80055a2:	4313      	orrs	r3, r2
 80055a4:	d04f      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80055a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ae:	2b80      	cmp	r3, #128	@ 0x80
 80055b0:	d02d      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x356>
 80055b2:	2b80      	cmp	r3, #128	@ 0x80
 80055b4:	d827      	bhi.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80055b6:	2b60      	cmp	r3, #96	@ 0x60
 80055b8:	d02e      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80055ba:	2b60      	cmp	r3, #96	@ 0x60
 80055bc:	d823      	bhi.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80055be:	2b40      	cmp	r3, #64	@ 0x40
 80055c0:	d006      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80055c2:	2b40      	cmp	r3, #64	@ 0x40
 80055c4:	d81f      	bhi.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d009      	beq.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x326>
 80055ca:	2b20      	cmp	r3, #32
 80055cc:	d011      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80055ce:	e01a      	b.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80055d0:	4b10      	ldr	r3, [pc, #64]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80055d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d4:	4a0f      	ldr	r2, [pc, #60]	@ (8005614 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80055d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055da:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80055dc:	e01d      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80055de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055e2:	3308      	adds	r3, #8
 80055e4:	4618      	mov	r0, r3
 80055e6:	f002 fa17 	bl	8007a18 <RCCEx_PLL2_Config>
 80055ea:	4603      	mov	r3, r0
 80055ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80055f0:	e013      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80055f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055f6:	332c      	adds	r3, #44	@ 0x2c
 80055f8:	4618      	mov	r0, r3
 80055fa:	f002 faa5 	bl	8007b48 <RCCEx_PLL3_Config>
 80055fe:	4603      	mov	r3, r0
 8005600:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005604:	e009      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800560c:	e005      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 800560e:	bf00      	nop
 8005610:	e003      	b.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x362>
 8005612:	bf00      	nop
 8005614:	46020c00 	.word	0x46020c00
        break;
 8005618:	bf00      	nop
    }

    if (ret == HAL_OK)
 800561a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10d      	bne.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8005622:	4bb6      	ldr	r3, [pc, #728]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005624:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005628:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 800562c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005634:	4ab1      	ldr	r2, [pc, #708]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005636:	430b      	orrs	r3, r1
 8005638:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800563c:	e003      	b.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800563e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005642:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005646:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800564a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005652:	673b      	str	r3, [r7, #112]	@ 0x70
 8005654:	2300      	movs	r3, #0
 8005656:	677b      	str	r3, [r7, #116]	@ 0x74
 8005658:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800565c:	460b      	mov	r3, r1
 800565e:	4313      	orrs	r3, r2
 8005660:	d053      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005662:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005666:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800566a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800566e:	d033      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005670:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005674:	d82c      	bhi.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8005676:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800567a:	d02f      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x424>
 800567c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005680:	d826      	bhi.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8005682:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005686:	d008      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8005688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800568c:	d820      	bhi.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00a      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8005692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005696:	d011      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005698:	e01a      	b.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800569a:	4b98      	ldr	r3, [pc, #608]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800569c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800569e:	4a97      	ldr	r2, [pc, #604]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80056a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056a4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80056a6:	e01a      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056ac:	3308      	adds	r3, #8
 80056ae:	4618      	mov	r0, r3
 80056b0:	f002 f9b2 	bl	8007a18 <RCCEx_PLL2_Config>
 80056b4:	4603      	mov	r3, r0
 80056b6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80056ba:	e010      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056c0:	332c      	adds	r3, #44	@ 0x2c
 80056c2:	4618      	mov	r0, r3
 80056c4:	f002 fa40 	bl	8007b48 <RCCEx_PLL3_Config>
 80056c8:	4603      	mov	r3, r0
 80056ca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80056ce:	e006      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80056d6:	e002      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80056d8:	bf00      	nop
 80056da:	e000      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80056dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d10d      	bne.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80056e6:	4b85      	ldr	r3, [pc, #532]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80056e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80056ec:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80056f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80056f8:	4a80      	ldr	r2, [pc, #512]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80056fa:	430b      	orrs	r3, r1
 80056fc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005700:	e003      	b.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005702:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005706:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800570a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800570e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005712:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005716:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005718:	2300      	movs	r3, #0
 800571a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800571c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005720:	460b      	mov	r3, r1
 8005722:	4313      	orrs	r3, r2
 8005724:	d046      	beq.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8005726:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800572a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800572e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005732:	d028      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8005734:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005738:	d821      	bhi.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800573a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800573e:	d022      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8005740:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005744:	d81b      	bhi.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8005746:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800574a:	d01c      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800574c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005750:	d815      	bhi.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8005752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005756:	d008      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8005758:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800575c:	d80f      	bhi.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800575e:	2b00      	cmp	r3, #0
 8005760:	d011      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8005762:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005766:	d00e      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8005768:	e009      	b.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800576a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800576e:	3308      	adds	r3, #8
 8005770:	4618      	mov	r0, r3
 8005772:	f002 f951 	bl	8007a18 <RCCEx_PLL2_Config>
 8005776:	4603      	mov	r3, r0
 8005778:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800577c:	e004      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005784:	e000      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8005786:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005788:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10d      	bne.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005790:	4b5a      	ldr	r3, [pc, #360]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005792:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005796:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800579a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800579e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80057a2:	4a56      	ldr	r2, [pc, #344]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80057a4:	430b      	orrs	r3, r1
 80057a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80057aa:	e003      	b.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80057b0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80057b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057bc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80057c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80057c2:	2300      	movs	r3, #0
 80057c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80057c6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80057ca:	460b      	mov	r3, r1
 80057cc:	4313      	orrs	r3, r2
 80057ce:	d03f      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80057d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d81e      	bhi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x562>
 80057dc:	a201      	add	r2, pc, #4	@ (adr r2, 80057e4 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80057de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e2:	bf00      	nop
 80057e4:	08005823 	.word	0x08005823
 80057e8:	080057f9 	.word	0x080057f9
 80057ec:	08005807 	.word	0x08005807
 80057f0:	08005823 	.word	0x08005823
 80057f4:	08005823 	.word	0x08005823
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80057f8:	4b40      	ldr	r3, [pc, #256]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80057fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fc:	4a3f      	ldr	r2, [pc, #252]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80057fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005802:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005804:	e00e      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005806:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800580a:	332c      	adds	r3, #44	@ 0x2c
 800580c:	4618      	mov	r0, r3
 800580e:	f002 f99b 	bl	8007b48 <RCCEx_PLL3_Config>
 8005812:	4603      	mov	r3, r0
 8005814:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005818:	e004      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005820:	e000      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8005822:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005824:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10d      	bne.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800582c:	4b33      	ldr	r3, [pc, #204]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800582e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005832:	f023 0107 	bic.w	r1, r3, #7
 8005836:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800583a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583e:	4a2f      	ldr	r2, [pc, #188]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8005840:	430b      	orrs	r3, r1
 8005842:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005846:	e003      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005848:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800584c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005850:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005858:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800585c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800585e:	2300      	movs	r3, #0
 8005860:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005862:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005866:	460b      	mov	r3, r1
 8005868:	4313      	orrs	r3, r2
 800586a:	d04d      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800586c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005870:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005874:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005878:	d028      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x614>
 800587a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800587e:	d821      	bhi.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8005880:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005884:	d024      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8005886:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800588a:	d81b      	bhi.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800588c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005890:	d00e      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8005892:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005896:	d815      	bhi.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8005898:	2b00      	cmp	r3, #0
 800589a:	d01b      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 800589c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058a0:	d110      	bne.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80058a2:	4b16      	ldr	r3, [pc, #88]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80058a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a6:	4a15      	ldr	r2, [pc, #84]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80058a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058ac:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80058ae:	e012      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058b4:	332c      	adds	r3, #44	@ 0x2c
 80058b6:	4618      	mov	r0, r3
 80058b8:	f002 f946 	bl	8007b48 <RCCEx_PLL3_Config>
 80058bc:	4603      	mov	r3, r0
 80058be:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80058c2:	e008      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80058ca:	e004      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80058cc:	bf00      	nop
 80058ce:	e002      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80058d0:	bf00      	nop
 80058d2:	e000      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80058d4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80058d6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d110      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80058de:	4b07      	ldr	r3, [pc, #28]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80058e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058e4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80058e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80058ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058f0:	4a02      	ldr	r2, [pc, #8]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80058f2:	430b      	orrs	r3, r1
 80058f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80058f8:	e006      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80058fa:	bf00      	nop
 80058fc:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005900:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005904:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005908:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800590c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005910:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005914:	653b      	str	r3, [r7, #80]	@ 0x50
 8005916:	2300      	movs	r3, #0
 8005918:	657b      	str	r3, [r7, #84]	@ 0x54
 800591a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800591e:	460b      	mov	r3, r1
 8005920:	4313      	orrs	r3, r2
 8005922:	f000 80b5 	beq.w	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005926:	2300      	movs	r3, #0
 8005928:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800592c:	4b9d      	ldr	r3, [pc, #628]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800592e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005932:	f003 0304 	and.w	r3, r3, #4
 8005936:	2b00      	cmp	r3, #0
 8005938:	d113      	bne.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800593a:	4b9a      	ldr	r3, [pc, #616]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800593c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005940:	4a98      	ldr	r2, [pc, #608]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005942:	f043 0304 	orr.w	r3, r3, #4
 8005946:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800594a:	4b96      	ldr	r3, [pc, #600]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800594c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005950:	f003 0304 	and.w	r3, r3, #4
 8005954:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005958:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 800595c:	2301      	movs	r3, #1
 800595e:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005962:	4b91      	ldr	r3, [pc, #580]	@ (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8005964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005966:	4a90      	ldr	r2, [pc, #576]	@ (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8005968:	f043 0301 	orr.w	r3, r3, #1
 800596c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800596e:	f7fd f807 	bl	8002980 <HAL_GetTick>
 8005972:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005976:	e00b      	b.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005978:	f7fd f802 	bl	8002980 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	2b02      	cmp	r3, #2
 8005986:	d903      	bls.n	8005990 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800598e:	e005      	b.n	800599c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005990:	4b85      	ldr	r3, [pc, #532]	@ (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8005992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d0ed      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 800599c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d165      	bne.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80059a4:	4b7f      	ldr	r3, [pc, #508]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80059a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80059b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d023      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 80059ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059be:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80059c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d01b      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059ca:	4b76      	ldr	r3, [pc, #472]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80059cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059d8:	4b72      	ldr	r3, [pc, #456]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80059da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059de:	4a71      	ldr	r2, [pc, #452]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80059e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80059e8:	4b6e      	ldr	r3, [pc, #440]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80059ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059ee:	4a6d      	ldr	r2, [pc, #436]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80059f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80059f8:	4a6a      	ldr	r2, [pc, #424]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80059fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d019      	beq.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a0e:	f7fc ffb7 	bl	8002980 <HAL_GetTick>
 8005a12:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a16:	e00d      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a18:	f7fc ffb2 	bl	8002980 <HAL_GetTick>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a22:	1ad2      	subs	r2, r2, r3
 8005a24:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d903      	bls.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8005a32:	e006      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a34:	4b5b      	ldr	r3, [pc, #364]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005a36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d0ea      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8005a42:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10d      	bne.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005a4a:	4b56      	ldr	r3, [pc, #344]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005a4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a50:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a58:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005a5c:	4a51      	ldr	r2, [pc, #324]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005a5e:	430b      	orrs	r3, r1
 8005a60:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a64:	e008      	b.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a66:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005a6a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8005a6e:	e003      	b.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a70:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005a74:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a78:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d107      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a80:	4b48      	ldr	r3, [pc, #288]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a86:	4a47      	ldr	r2, [pc, #284]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005a88:	f023 0304 	bic.w	r3, r3, #4
 8005a8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8005a90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a98:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005aa2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	d042      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005aac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ab0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ab4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005ab8:	d022      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8005aba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005abe:	d81b      	bhi.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005ac0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ac4:	d011      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x832>
 8005ac6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005aca:	d815      	bhi.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d019      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8005ad0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ad4:	d110      	bne.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005ad6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ada:	3308      	adds	r3, #8
 8005adc:	4618      	mov	r0, r3
 8005ade:	f001 ff9b 	bl	8007a18 <RCCEx_PLL2_Config>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005ae8:	e00d      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aea:	4b2e      	ldr	r3, [pc, #184]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aee:	4a2d      	ldr	r2, [pc, #180]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005af4:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005af6:	e006      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005afe:	e002      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8005b00:	bf00      	nop
 8005b02:	e000      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8005b04:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005b06:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10d      	bne.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8005b0e:	4b25      	ldr	r3, [pc, #148]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005b10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b14:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005b18:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b20:	4a20      	ldr	r2, [pc, #128]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005b22:	430b      	orrs	r3, r1
 8005b24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005b28:	e003      	b.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b2a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005b2e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005b32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b3a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005b3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b40:	2300      	movs	r3, #0
 8005b42:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b44:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005b48:	460b      	mov	r3, r1
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	d032      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005b4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b5a:	d00b      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8005b5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b60:	d804      	bhi.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d008      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8005b66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b6a:	d007      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005b72:	e004      	b.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005b74:	bf00      	nop
 8005b76:	e002      	b.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005b78:	bf00      	nop
 8005b7a:	e000      	b.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005b7c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005b7e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d112      	bne.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005b86:	4b07      	ldr	r3, [pc, #28]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005b88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005b8c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b98:	4a02      	ldr	r2, [pc, #8]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005b9a:	430b      	orrs	r3, r1
 8005b9c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005ba0:	e008      	b.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 8005ba2:	bf00      	nop
 8005ba4:	46020c00 	.word	0x46020c00
 8005ba8:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005bb0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8005bb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbc:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bc6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005bca:	460b      	mov	r3, r1
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	d00c      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8005bd0:	4b98      	ldr	r3, [pc, #608]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005bd2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005bd6:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8005bda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005be2:	4a94      	ldr	r2, [pc, #592]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005be4:	430b      	orrs	r3, r1
 8005be6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005bea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005bf6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bfc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005c00:	460b      	mov	r3, r1
 8005c02:	4313      	orrs	r3, r2
 8005c04:	d019      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8005c06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c12:	d105      	bne.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c14:	4b87      	ldr	r3, [pc, #540]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c18:	4a86      	ldr	r2, [pc, #536]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005c1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c1e:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005c20:	4b84      	ldr	r3, [pc, #528]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005c22:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c26:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005c2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c2e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c32:	4a80      	ldr	r2, [pc, #512]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005c34:	430b      	orrs	r3, r1
 8005c36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005c3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c42:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005c46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c48:	2300      	movs	r3, #0
 8005c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c4c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005c50:	460b      	mov	r3, r1
 8005c52:	4313      	orrs	r3, r2
 8005c54:	d00c      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005c56:	4b77      	ldr	r3, [pc, #476]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c5c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005c68:	4972      	ldr	r1, [pc, #456]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005c70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c78:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005c7c:	623b      	str	r3, [r7, #32]
 8005c7e:	2300      	movs	r3, #0
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c82:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005c86:	460b      	mov	r3, r1
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	d00c      	beq.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005c8c:	4b69      	ldr	r3, [pc, #420]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005c8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c92:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c9a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005c9e:	4965      	ldr	r1, [pc, #404]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005ca6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cae:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005cb2:	61bb      	str	r3, [r7, #24]
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	61fb      	str	r3, [r7, #28]
 8005cb8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	d00c      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005cc2:	4b5c      	ldr	r3, [pc, #368]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005cc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005cc8:	f023 0218 	bic.w	r2, r3, #24
 8005ccc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cd0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005cd4:	4957      	ldr	r1, [pc, #348]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005cdc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005ce8:	613b      	str	r3, [r7, #16]
 8005cea:	2300      	movs	r3, #0
 8005cec:	617b      	str	r3, [r7, #20]
 8005cee:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	d032      	beq.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005cf8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005cfc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005d00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d04:	d105      	bne.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d06:	4b4b      	ldr	r3, [pc, #300]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0a:	4a4a      	ldr	r2, [pc, #296]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005d0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d10:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005d12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d16:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005d1a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d1e:	d108      	bne.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d24:	3308      	adds	r3, #8
 8005d26:	4618      	mov	r0, r3
 8005d28:	f001 fe76 	bl	8007a18 <RCCEx_PLL2_Config>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 8005d32:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d10d      	bne.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005d3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005d40:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d48:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005d4c:	4939      	ldr	r1, [pc, #228]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005d54:	e003      	b.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d56:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005d5a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005d5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d66:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005d6a:	60bb      	str	r3, [r7, #8]
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60fb      	str	r3, [r7, #12]
 8005d70:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005d74:	460b      	mov	r3, r1
 8005d76:	4313      	orrs	r3, r2
 8005d78:	d03a      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8005d7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d86:	d00e      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8005d88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d8c:	d815      	bhi.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d017      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8005d92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d96:	d110      	bne.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d98:	4b26      	ldr	r3, [pc, #152]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9c:	4a25      	ldr	r2, [pc, #148]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005da2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005da4:	e00e      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005da6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005daa:	3308      	adds	r3, #8
 8005dac:	4618      	mov	r0, r3
 8005dae:	f001 fe33 	bl	8007a18 <RCCEx_PLL2_Config>
 8005db2:	4603      	mov	r3, r0
 8005db4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005db8:	e004      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8005dc0:	e000      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8005dc2:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005dc4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10d      	bne.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005dcc:	4b19      	ldr	r3, [pc, #100]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005dd2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005dd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005dda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dde:	4915      	ldr	r1, [pc, #84]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005de6:	e003      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8005dec:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8005df0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005dfc:	603b      	str	r3, [r7, #0]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	607b      	str	r3, [r7, #4]
 8005e02:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e06:	460b      	mov	r3, r1
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	d00c      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005e0c:	4b09      	ldr	r3, [pc, #36]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005e0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e12:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005e16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005e1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005e1e:	4905      	ldr	r1, [pc, #20]	@ (8005e34 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005e26:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	37e8      	adds	r7, #232	@ 0xe8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e34:	46020c00 	.word	0x46020c00

08005e38 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b089      	sub	sp, #36	@ 0x24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005e40:	4ba6      	ldr	r3, [pc, #664]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e48:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005e4a:	4ba4      	ldr	r3, [pc, #656]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e4e:	f003 0303 	and.w	r3, r3, #3
 8005e52:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005e54:	4ba1      	ldr	r3, [pc, #644]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e58:	0a1b      	lsrs	r3, r3, #8
 8005e5a:	f003 030f 	and.w	r3, r3, #15
 8005e5e:	3301      	adds	r3, #1
 8005e60:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005e62:	4b9e      	ldr	r3, [pc, #632]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e66:	091b      	lsrs	r3, r3, #4
 8005e68:	f003 0301 	and.w	r3, r3, #1
 8005e6c:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005e6e:	4b9b      	ldr	r3, [pc, #620]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e72:	08db      	lsrs	r3, r3, #3
 8005e74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	fb02 f303 	mul.w	r3, r2, r3
 8005e7e:	ee07 3a90 	vmov	s15, r3
 8005e82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e86:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	2b03      	cmp	r3, #3
 8005e8e:	d062      	beq.n	8005f56 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	2b03      	cmp	r3, #3
 8005e94:	f200 8081 	bhi.w	8005f9a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	2b01      	cmp	r3, #1
 8005e9c:	d024      	beq.n	8005ee8 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d17a      	bne.n	8005f9a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	ee07 3a90 	vmov	s15, r3
 8005eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eae:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80060e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005eb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eb6:	4b89      	ldr	r3, [pc, #548]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005eb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ebe:	ee07 3a90 	vmov	s15, r3
 8005ec2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ec6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005eca:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80060e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005ece:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ed2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ed6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005ede:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ee2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005ee6:	e08f      	b.n	8006008 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005ee8:	4b7c      	ldr	r3, [pc, #496]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d005      	beq.n	8005f00 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005ef4:	4b79      	ldr	r3, [pc, #484]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	0f1b      	lsrs	r3, r3, #28
 8005efa:	f003 030f 	and.w	r3, r3, #15
 8005efe:	e006      	b.n	8005f0e <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005f00:	4b76      	ldr	r3, [pc, #472]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f06:	041b      	lsls	r3, r3, #16
 8005f08:	0f1b      	lsrs	r3, r3, #28
 8005f0a:	f003 030f 	and.w	r3, r3, #15
 8005f0e:	4a76      	ldr	r2, [pc, #472]	@ (80060e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f14:	ee07 3a90 	vmov	s15, r3
 8005f18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	ee07 3a90 	vmov	s15, r3
 8005f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	ee07 3a90 	vmov	s15, r3
 8005f30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f34:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f38:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80060e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005f3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f48:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f50:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f54:	e058      	b.n	8006008 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	ee07 3a90 	vmov	s15, r3
 8005f5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f60:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80060e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005f64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f68:	4b5c      	ldr	r3, [pc, #368]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f70:	ee07 3a90 	vmov	s15, r3
 8005f74:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f78:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f7c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80060e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005f80:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005f84:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f94:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f98:	e036      	b.n	8006008 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005f9a:	4b50      	ldr	r3, [pc, #320]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d005      	beq.n	8005fb2 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8005fa6:	4b4d      	ldr	r3, [pc, #308]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	0f1b      	lsrs	r3, r3, #28
 8005fac:	f003 030f 	and.w	r3, r3, #15
 8005fb0:	e006      	b.n	8005fc0 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8005fb2:	4b4a      	ldr	r3, [pc, #296]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005fb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005fb8:	041b      	lsls	r3, r3, #16
 8005fba:	0f1b      	lsrs	r3, r3, #28
 8005fbc:	f003 030f 	and.w	r3, r3, #15
 8005fc0:	4a49      	ldr	r2, [pc, #292]	@ (80060e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fc6:	ee07 3a90 	vmov	s15, r3
 8005fca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	ee07 3a90 	vmov	s15, r3
 8005fd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	ee07 3a90 	vmov	s15, r3
 8005fe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fe6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fea:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80060e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005fee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ff2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ff6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ffa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006002:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006006:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006008:	4b34      	ldr	r3, [pc, #208]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800600a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800600c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d017      	beq.n	8006044 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006014:	4b31      	ldr	r3, [pc, #196]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006018:	0a5b      	lsrs	r3, r3, #9
 800601a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800601e:	ee07 3a90 	vmov	s15, r3
 8006022:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8006026:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800602a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800602e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006036:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800603a:	ee17 2a90 	vmov	r2, s15
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	601a      	str	r2, [r3, #0]
 8006042:	e002      	b.n	800604a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800604a:	4b24      	ldr	r3, [pc, #144]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800604c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800604e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d017      	beq.n	8006086 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006056:	4b21      	ldr	r3, [pc, #132]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800605a:	0c1b      	lsrs	r3, r3, #16
 800605c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006060:	ee07 3a90 	vmov	s15, r3
 8006064:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006068:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800606c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006070:	edd7 6a07 	vldr	s13, [r7, #28]
 8006074:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006078:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800607c:	ee17 2a90 	vmov	r2, s15
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	605a      	str	r2, [r3, #4]
 8006084:	e002      	b.n	800608c <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800608c:	4b13      	ldr	r3, [pc, #76]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800608e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006090:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d017      	beq.n	80060c8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006098:	4b10      	ldr	r3, [pc, #64]	@ (80060dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800609a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800609c:	0e1b      	lsrs	r3, r3, #24
 800609e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060a2:	ee07 3a90 	vmov	s15, r3
 80060a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 80060aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060ae:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80060b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80060b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060be:	ee17 2a90 	vmov	r2, s15
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80060c6:	e002      	b.n	80060ce <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	609a      	str	r2, [r3, #8]
}
 80060ce:	bf00      	nop
 80060d0:	3724      	adds	r7, #36	@ 0x24
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	46020c00 	.word	0x46020c00
 80060e0:	4b742400 	.word	0x4b742400
 80060e4:	46000000 	.word	0x46000000
 80060e8:	0800f374 	.word	0x0800f374

080060ec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b089      	sub	sp, #36	@ 0x24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80060f4:	4ba6      	ldr	r3, [pc, #664]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80060f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060fc:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80060fe:	4ba4      	ldr	r3, [pc, #656]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006102:	f003 0303 	and.w	r3, r3, #3
 8006106:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8006108:	4ba1      	ldr	r3, [pc, #644]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800610a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610c:	0a1b      	lsrs	r3, r3, #8
 800610e:	f003 030f 	and.w	r3, r3, #15
 8006112:	3301      	adds	r3, #1
 8006114:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006116:	4b9e      	ldr	r3, [pc, #632]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611a:	091b      	lsrs	r3, r3, #4
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006122:	4b9b      	ldr	r3, [pc, #620]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006126:	08db      	lsrs	r3, r3, #3
 8006128:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800612c:	68fa      	ldr	r2, [r7, #12]
 800612e:	fb02 f303 	mul.w	r3, r2, r3
 8006132:	ee07 3a90 	vmov	s15, r3
 8006136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	2b03      	cmp	r3, #3
 8006142:	d062      	beq.n	800620a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	2b03      	cmp	r3, #3
 8006148:	f200 8081 	bhi.w	800624e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d024      	beq.n	800619c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	2b02      	cmp	r3, #2
 8006156:	d17a      	bne.n	800624e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	ee07 3a90 	vmov	s15, r3
 800615e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006162:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006394 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006166:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800616a:	4b89      	ldr	r3, [pc, #548]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800616c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800616e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006172:	ee07 3a90 	vmov	s15, r3
 8006176:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800617a:	ed97 6a02 	vldr	s12, [r7, #8]
 800617e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006182:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006186:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800618a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800618e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006192:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006196:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800619a:	e08f      	b.n	80062bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800619c:	4b7c      	ldr	r3, [pc, #496]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d005      	beq.n	80061b4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80061a8:	4b79      	ldr	r3, [pc, #484]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	0f1b      	lsrs	r3, r3, #28
 80061ae:	f003 030f 	and.w	r3, r3, #15
 80061b2:	e006      	b.n	80061c2 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 80061b4:	4b76      	ldr	r3, [pc, #472]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80061ba:	041b      	lsls	r3, r3, #16
 80061bc:	0f1b      	lsrs	r3, r3, #28
 80061be:	f003 030f 	and.w	r3, r3, #15
 80061c2:	4a76      	ldr	r2, [pc, #472]	@ (800639c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80061c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061c8:	ee07 3a90 	vmov	s15, r3
 80061cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	ee07 3a90 	vmov	s15, r3
 80061d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	ee07 3a90 	vmov	s15, r3
 80061e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061e8:	ed97 6a02 	vldr	s12, [r7, #8]
 80061ec:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80061f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006204:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006208:	e058      	b.n	80062bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	ee07 3a90 	vmov	s15, r3
 8006210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006214:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006394 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006218:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800621c:	4b5c      	ldr	r3, [pc, #368]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800621e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006220:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006224:	ee07 3a90 	vmov	s15, r3
 8006228:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800622c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006230:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006234:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006238:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800623c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006240:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006244:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006248:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800624c:	e036      	b.n	80062bc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800624e:	4b50      	ldr	r3, [pc, #320]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006256:	2b00      	cmp	r3, #0
 8006258:	d005      	beq.n	8006266 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800625a:	4b4d      	ldr	r3, [pc, #308]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	0f1b      	lsrs	r3, r3, #28
 8006260:	f003 030f 	and.w	r3, r3, #15
 8006264:	e006      	b.n	8006274 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8006266:	4b4a      	ldr	r3, [pc, #296]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006268:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800626c:	041b      	lsls	r3, r3, #16
 800626e:	0f1b      	lsrs	r3, r3, #28
 8006270:	f003 030f 	and.w	r3, r3, #15
 8006274:	4a49      	ldr	r2, [pc, #292]	@ (800639c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800627a:	ee07 3a90 	vmov	s15, r3
 800627e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	ee07 3a90 	vmov	s15, r3
 8006288:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800628c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800629a:	ed97 6a02 	vldr	s12, [r7, #8]
 800629e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80062a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80062b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80062ba:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80062bc:	4b34      	ldr	r3, [pc, #208]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80062be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d017      	beq.n	80062f8 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80062c8:	4b31      	ldr	r3, [pc, #196]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80062ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062cc:	0a5b      	lsrs	r3, r3, #9
 80062ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062d2:	ee07 3a90 	vmov	s15, r3
 80062d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80062da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062de:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80062e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80062e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062ee:	ee17 2a90 	vmov	r2, s15
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	601a      	str	r2, [r3, #0]
 80062f6:	e002      	b.n	80062fe <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80062fe:	4b24      	ldr	r3, [pc, #144]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d017      	beq.n	800633a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800630a:	4b21      	ldr	r3, [pc, #132]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800630c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800630e:	0c1b      	lsrs	r3, r3, #16
 8006310:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006314:	ee07 3a90 	vmov	s15, r3
 8006318:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800631c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006320:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006324:	edd7 6a07 	vldr	s13, [r7, #28]
 8006328:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800632c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006330:	ee17 2a90 	vmov	r2, s15
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	605a      	str	r2, [r3, #4]
 8006338:	e002      	b.n	8006340 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8006340:	4b13      	ldr	r3, [pc, #76]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006344:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006348:	2b00      	cmp	r3, #0
 800634a:	d017      	beq.n	800637c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800634c:	4b10      	ldr	r3, [pc, #64]	@ (8006390 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800634e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006350:	0e1b      	lsrs	r3, r3, #24
 8006352:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006356:	ee07 3a90 	vmov	s15, r3
 800635a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800635e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006362:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006366:	edd7 6a07 	vldr	s13, [r7, #28]
 800636a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800636e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006372:	ee17 2a90 	vmov	r2, s15
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800637a:	e002      	b.n	8006382 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	609a      	str	r2, [r3, #8]
}
 8006382:	bf00      	nop
 8006384:	3724      	adds	r7, #36	@ 0x24
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	46020c00 	.word	0x46020c00
 8006394:	4b742400 	.word	0x4b742400
 8006398:	46000000 	.word	0x46000000
 800639c:	0800f374 	.word	0x0800f374

080063a0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b089      	sub	sp, #36	@ 0x24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80063a8:	4ba6      	ldr	r3, [pc, #664]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063b0:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80063b2:	4ba4      	ldr	r3, [pc, #656]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b6:	f003 0303 	and.w	r3, r3, #3
 80063ba:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80063bc:	4ba1      	ldr	r3, [pc, #644]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063c0:	0a1b      	lsrs	r3, r3, #8
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	3301      	adds	r3, #1
 80063c8:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80063ca:	4b9e      	ldr	r3, [pc, #632]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ce:	091b      	lsrs	r3, r3, #4
 80063d0:	f003 0301 	and.w	r3, r3, #1
 80063d4:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80063d6:	4b9b      	ldr	r3, [pc, #620]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80063d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063da:	08db      	lsrs	r3, r3, #3
 80063dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	fb02 f303 	mul.w	r3, r2, r3
 80063e6:	ee07 3a90 	vmov	s15, r3
 80063ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ee:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	2b03      	cmp	r3, #3
 80063f6:	d062      	beq.n	80064be <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	2b03      	cmp	r3, #3
 80063fc:	f200 8081 	bhi.w	8006502 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	2b01      	cmp	r3, #1
 8006404:	d024      	beq.n	8006450 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2b02      	cmp	r3, #2
 800640a:	d17a      	bne.n	8006502 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	ee07 3a90 	vmov	s15, r3
 8006412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006416:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006648 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800641a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800641e:	4b89      	ldr	r3, [pc, #548]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006426:	ee07 3a90 	vmov	s15, r3
 800642a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800642e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006432:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800664c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006436:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800643a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800643e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006442:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800644a:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800644e:	e08f      	b.n	8006570 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006450:	4b7c      	ldr	r3, [pc, #496]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006458:	2b00      	cmp	r3, #0
 800645a:	d005      	beq.n	8006468 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800645c:	4b79      	ldr	r3, [pc, #484]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	0f1b      	lsrs	r3, r3, #28
 8006462:	f003 030f 	and.w	r3, r3, #15
 8006466:	e006      	b.n	8006476 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8006468:	4b76      	ldr	r3, [pc, #472]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800646a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800646e:	041b      	lsls	r3, r3, #16
 8006470:	0f1b      	lsrs	r3, r3, #28
 8006472:	f003 030f 	and.w	r3, r3, #15
 8006476:	4a76      	ldr	r2, [pc, #472]	@ (8006650 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8006478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800647c:	ee07 3a90 	vmov	s15, r3
 8006480:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800648e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	ee07 3a90 	vmov	s15, r3
 8006498:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800649c:	ed97 6a02 	vldr	s12, [r7, #8]
 80064a0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800664c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80064a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80064b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064b8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80064bc:	e058      	b.n	8006570 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	ee07 3a90 	vmov	s15, r3
 80064c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064c8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006648 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80064cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064d0:	4b5c      	ldr	r3, [pc, #368]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80064d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064d8:	ee07 3a90 	vmov	s15, r3
 80064dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80064e0:	ed97 6a02 	vldr	s12, [r7, #8]
 80064e4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800664c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80064e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80064ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80064f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80064f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064fc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006500:	e036      	b.n	8006570 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006502:	4b50      	ldr	r3, [pc, #320]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d005      	beq.n	800651a <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800650e:	4b4d      	ldr	r3, [pc, #308]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	0f1b      	lsrs	r3, r3, #28
 8006514:	f003 030f 	and.w	r3, r3, #15
 8006518:	e006      	b.n	8006528 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800651a:	4b4a      	ldr	r3, [pc, #296]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800651c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006520:	041b      	lsls	r3, r3, #16
 8006522:	0f1b      	lsrs	r3, r3, #28
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	4a49      	ldr	r2, [pc, #292]	@ (8006650 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800652a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800652e:	ee07 3a90 	vmov	s15, r3
 8006532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	ee07 3a90 	vmov	s15, r3
 800653c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006540:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	ee07 3a90 	vmov	s15, r3
 800654a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800654e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006552:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800664c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006556:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800655a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800655e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006562:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800656a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800656e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8006570:	4b34      	ldr	r3, [pc, #208]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006574:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006578:	2b00      	cmp	r3, #0
 800657a:	d017      	beq.n	80065ac <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800657c:	4b31      	ldr	r3, [pc, #196]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800657e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006580:	0a5b      	lsrs	r3, r3, #9
 8006582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006586:	ee07 3a90 	vmov	s15, r3
 800658a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800658e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006592:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006596:	edd7 6a07 	vldr	s13, [r7, #28]
 800659a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800659e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065a2:	ee17 2a90 	vmov	r2, s15
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	601a      	str	r2, [r3, #0]
 80065aa:	e002      	b.n	80065b2 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80065b2:	4b24      	ldr	r3, [pc, #144]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80065b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d017      	beq.n	80065ee <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80065be:	4b21      	ldr	r3, [pc, #132]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80065c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065c2:	0c1b      	lsrs	r3, r3, #16
 80065c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065c8:	ee07 3a90 	vmov	s15, r3
 80065cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80065d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065d4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80065d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80065dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065e4:	ee17 2a90 	vmov	r2, s15
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	605a      	str	r2, [r3, #4]
 80065ec:	e002      	b.n	80065f4 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80065f4:	4b13      	ldr	r3, [pc, #76]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80065f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d017      	beq.n	8006630 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006600:	4b10      	ldr	r3, [pc, #64]	@ (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006604:	0e1b      	lsrs	r3, r3, #24
 8006606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800660a:	ee07 3a90 	vmov	s15, r3
 800660e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006612:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006616:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800661a:	edd7 6a07 	vldr	s13, [r7, #28]
 800661e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006626:	ee17 2a90 	vmov	r2, s15
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800662e:	e002      	b.n	8006636 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	609a      	str	r2, [r3, #8]
}
 8006636:	bf00      	nop
 8006638:	3724      	adds	r7, #36	@ 0x24
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	46020c00 	.word	0x46020c00
 8006648:	4b742400 	.word	0x4b742400
 800664c:	46000000 	.word	0x46000000
 8006650:	0800f374 	.word	0x0800f374

08006654 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b08e      	sub	sp, #56	@ 0x38
 8006658:	af00      	add	r7, sp, #0
 800665a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800665e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006662:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8006666:	430b      	orrs	r3, r1
 8006668:	d145      	bne.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800666a:	4ba7      	ldr	r3, [pc, #668]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800666c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006670:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006674:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8006676:	4ba4      	ldr	r3, [pc, #656]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006678:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800667c:	f003 0302 	and.w	r3, r3, #2
 8006680:	2b02      	cmp	r3, #2
 8006682:	d108      	bne.n	8006696 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800668a:	d104      	bne.n	8006696 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800668c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006690:	637b      	str	r3, [r7, #52]	@ 0x34
 8006692:	f001 b9b3 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006696:	4b9c      	ldr	r3, [pc, #624]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006698:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800669c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066a4:	d114      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80066a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066ac:	d110      	bne.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80066ae:	4b96      	ldr	r3, [pc, #600]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80066b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066bc:	d103      	bne.n	80066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80066be:	23fa      	movs	r3, #250	@ 0xfa
 80066c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80066c2:	f001 b99b 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80066c6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80066ca:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80066cc:	f001 b996 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80066d0:	4b8d      	ldr	r3, [pc, #564]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066dc:	d107      	bne.n	80066ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80066de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066e4:	d103      	bne.n	80066ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80066e6:	4b89      	ldr	r3, [pc, #548]	@ (800690c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80066e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80066ea:	f001 b987 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80066ee:	2300      	movs	r3, #0
 80066f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066f2:	f001 b983 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80066f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066fa:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80066fe:	430b      	orrs	r3, r1
 8006700:	d151      	bne.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006702:	4b81      	ldr	r3, [pc, #516]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006704:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006708:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800670c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800670e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006710:	2b80      	cmp	r3, #128	@ 0x80
 8006712:	d035      	beq.n	8006780 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006716:	2b80      	cmp	r3, #128	@ 0x80
 8006718:	d841      	bhi.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800671a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671c:	2b60      	cmp	r3, #96	@ 0x60
 800671e:	d02a      	beq.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8006720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006722:	2b60      	cmp	r3, #96	@ 0x60
 8006724:	d83b      	bhi.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006728:	2b40      	cmp	r3, #64	@ 0x40
 800672a:	d009      	beq.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800672c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672e:	2b40      	cmp	r3, #64	@ 0x40
 8006730:	d835      	bhi.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00c      	beq.n	8006752 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673a:	2b20      	cmp	r3, #32
 800673c:	d012      	beq.n	8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800673e:	e02e      	b.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006740:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006744:	4618      	mov	r0, r3
 8006746:	f7ff fb77 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800674e:	f001 b955 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006752:	f107 0318 	add.w	r3, r7, #24
 8006756:	4618      	mov	r0, r3
 8006758:	f7ff fcc8 	bl	80060ec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006760:	f001 b94c 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006764:	f107 030c 	add.w	r3, r7, #12
 8006768:	4618      	mov	r0, r3
 800676a:	f7ff fe19 	bl	80063a0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006772:	f001 b943 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006776:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800677a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800677c:	f001 b93e 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006780:	4b61      	ldr	r3, [pc, #388]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006788:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800678c:	d103      	bne.n	8006796 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800678e:	4b60      	ldr	r3, [pc, #384]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006790:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006792:	f001 b933 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006796:	2300      	movs	r3, #0
 8006798:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800679a:	f001 b92f 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 800679e:	2300      	movs	r3, #0
 80067a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067a2:	f001 b92b 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 80067a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067aa:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80067ae:	430b      	orrs	r3, r1
 80067b0:	d158      	bne.n	8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80067b2:	4b55      	ldr	r3, [pc, #340]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80067b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80067b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80067bc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80067be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067c4:	d03b      	beq.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80067c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067cc:	d846      	bhi.n	800685c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80067ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067d4:	d02e      	beq.n	8006834 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80067d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067dc:	d83e      	bhi.n	800685c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80067de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067e4:	d00b      	beq.n	80067fe <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80067e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067ec:	d836      	bhi.n	800685c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80067ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00d      	beq.n	8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80067f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067fa:	d012      	beq.n	8006822 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80067fc:	e02e      	b.n	800685c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006802:	4618      	mov	r0, r3
 8006804:	f7ff fb18 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800680c:	f001 b8f6 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006810:	f107 0318 	add.w	r3, r7, #24
 8006814:	4618      	mov	r0, r3
 8006816:	f7ff fc69 	bl	80060ec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800681e:	f001 b8ed 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006822:	f107 030c 	add.w	r3, r7, #12
 8006826:	4618      	mov	r0, r3
 8006828:	f7ff fdba 	bl	80063a0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006830:	f001 b8e4 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006834:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006838:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800683a:	f001 b8df 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800683e:	4b32      	ldr	r3, [pc, #200]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800684a:	d103      	bne.n	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800684c:	4b30      	ldr	r3, [pc, #192]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800684e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006850:	f001 b8d4 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006854:	2300      	movs	r3, #0
 8006856:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006858:	f001 b8d0 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 800685c:	2300      	movs	r3, #0
 800685e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006860:	f001 b8cc 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8006864:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006868:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800686c:	430b      	orrs	r3, r1
 800686e:	d126      	bne.n	80068be <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8006870:	4b25      	ldr	r3, [pc, #148]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006872:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800687a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 800687c:	4b22      	ldr	r3, [pc, #136]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006884:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006888:	d106      	bne.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800688a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688c:	2b00      	cmp	r3, #0
 800688e:	d103      	bne.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8006890:	4b1f      	ldr	r3, [pc, #124]	@ (8006910 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006892:	637b      	str	r3, [r7, #52]	@ 0x34
 8006894:	f001 b8b2 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8006898:	4b1b      	ldr	r3, [pc, #108]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068a4:	d107      	bne.n	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 80068a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068ac:	d103      	bne.n	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 80068ae:	4b19      	ldr	r3, [pc, #100]	@ (8006914 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80068b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80068b2:	f001 b8a3 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 80068b6:	2300      	movs	r3, #0
 80068b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80068ba:	f001 b89f 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80068be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068c2:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 80068c6:	430b      	orrs	r3, r1
 80068c8:	d16e      	bne.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80068ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80068cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068d0:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80068d4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80068d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80068dc:	d03d      	beq.n	800695a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80068de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80068e4:	d85c      	bhi.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80068e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068ec:	d014      	beq.n	8006918 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80068ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068f4:	d854      	bhi.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80068f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d01f      	beq.n	800693c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80068fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006902:	d012      	beq.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8006904:	e04c      	b.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8006906:	bf00      	nop
 8006908:	46020c00 	.word	0x46020c00
 800690c:	0007a120 	.word	0x0007a120
 8006910:	00f42400 	.word	0x00f42400
 8006914:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006918:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800691c:	4618      	mov	r0, r3
 800691e:	f7ff fa8b 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006924:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006926:	f001 b869 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800692a:	f107 0318 	add.w	r3, r7, #24
 800692e:	4618      	mov	r0, r3
 8006930:	f7ff fbdc 	bl	80060ec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006934:	69fb      	ldr	r3, [r7, #28]
 8006936:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006938:	f001 b860 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800693c:	4ba7      	ldr	r3, [pc, #668]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006944:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006948:	d103      	bne.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800694a:	4ba5      	ldr	r3, [pc, #660]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800694c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800694e:	f001 b855 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006952:	2300      	movs	r3, #0
 8006954:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006956:	f001 b851 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800695a:	4ba0      	ldr	r3, [pc, #640]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 0320 	and.w	r3, r3, #32
 8006962:	2b20      	cmp	r3, #32
 8006964:	d118      	bne.n	8006998 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006966:	4b9d      	ldr	r3, [pc, #628]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d005      	beq.n	800697e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006972:	4b9a      	ldr	r3, [pc, #616]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	0e1b      	lsrs	r3, r3, #24
 8006978:	f003 030f 	and.w	r3, r3, #15
 800697c:	e006      	b.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800697e:	4b97      	ldr	r3, [pc, #604]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006980:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006984:	041b      	lsls	r3, r3, #16
 8006986:	0e1b      	lsrs	r3, r3, #24
 8006988:	f003 030f 	and.w	r3, r3, #15
 800698c:	4a95      	ldr	r2, [pc, #596]	@ (8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800698e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006992:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006994:	f001 b832 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006998:	2300      	movs	r3, #0
 800699a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800699c:	f001 b82e 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 80069a0:	2300      	movs	r3, #0
 80069a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069a4:	f001 b82a 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80069a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069ac:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80069b0:	430b      	orrs	r3, r1
 80069b2:	d17f      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80069b4:	4b89      	ldr	r3, [pc, #548]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80069b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069be:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 80069c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d165      	bne.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80069c6:	4b85      	ldr	r3, [pc, #532]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80069c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069cc:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80069d0:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 80069d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80069d8:	d034      	beq.n	8006a44 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 80069da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069dc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80069e0:	d853      	bhi.n	8006a8a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80069e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069e8:	d00b      	beq.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 80069ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069f0:	d84b      	bhi.n	8006a8a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80069f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d016      	beq.n	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 80069f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069fe:	d009      	beq.n	8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8006a00:	e043      	b.n	8006a8a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a06:	4618      	mov	r0, r3
 8006a08:	f7ff fa16 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a0e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006a10:	f000 bff4 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a14:	f107 0318 	add.w	r3, r7, #24
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7ff fb67 	bl	80060ec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006a22:	f000 bfeb 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006a26:	4b6d      	ldr	r3, [pc, #436]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a32:	d103      	bne.n	8006a3c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8006a34:	4b6a      	ldr	r3, [pc, #424]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006a36:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006a38:	f000 bfe0 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006a40:	f000 bfdc 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006a44:	4b65      	ldr	r3, [pc, #404]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0320 	and.w	r3, r3, #32
 8006a4c:	2b20      	cmp	r3, #32
 8006a4e:	d118      	bne.n	8006a82 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006a50:	4b62      	ldr	r3, [pc, #392]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d005      	beq.n	8006a68 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8006a5c:	4b5f      	ldr	r3, [pc, #380]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	0e1b      	lsrs	r3, r3, #24
 8006a62:	f003 030f 	and.w	r3, r3, #15
 8006a66:	e006      	b.n	8006a76 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8006a68:	4b5c      	ldr	r3, [pc, #368]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006a6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a6e:	041b      	lsls	r3, r3, #16
 8006a70:	0e1b      	lsrs	r3, r3, #24
 8006a72:	f003 030f 	and.w	r3, r3, #15
 8006a76:	4a5b      	ldr	r2, [pc, #364]	@ (8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a7c:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006a7e:	f000 bfbd 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8006a82:	2300      	movs	r3, #0
 8006a84:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006a86:	f000 bfb9 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006a8e:	f000 bfb5 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8006a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a98:	d108      	bne.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f7ff f9ca 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8006aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aa8:	f000 bfa8 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 8006aac:	2300      	movs	r3, #0
 8006aae:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ab0:	f000 bfa4 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8006ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ab8:	1e51      	subs	r1, r2, #1
 8006aba:	430b      	orrs	r3, r1
 8006abc:	d136      	bne.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006abe:	4b47      	ldr	r3, [pc, #284]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006ac0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ac4:	f003 0303 	and.w	r3, r3, #3
 8006ac8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d104      	bne.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8006ad0:	f7fe fb44 	bl	800515c <HAL_RCC_GetPCLK2Freq>
 8006ad4:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ad6:	f000 bf91 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d104      	bne.n	8006aea <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006ae0:	f7fe fa0c 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006ae4:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ae6:	f000 bf89 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006aea:	4b3c      	ldr	r3, [pc, #240]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006af6:	d106      	bne.n	8006b06 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8006af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d103      	bne.n	8006b06 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8006afe:	4b3a      	ldr	r3, [pc, #232]	@ (8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006b00:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b02:	f000 bf7b 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006b06:	4b35      	ldr	r3, [pc, #212]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006b08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b0c:	f003 0302 	and.w	r3, r3, #2
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d107      	bne.n	8006b24 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8006b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b16:	2b03      	cmp	r3, #3
 8006b18:	d104      	bne.n	8006b24 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8006b1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b20:	f000 bf6c 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8006b24:	2300      	movs	r3, #0
 8006b26:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b28:	f000 bf68 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8006b2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b30:	1e91      	subs	r1, r2, #2
 8006b32:	430b      	orrs	r3, r1
 8006b34:	d136      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006b36:	4b29      	ldr	r3, [pc, #164]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006b38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b3c:	f003 030c 	and.w	r3, r3, #12
 8006b40:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d104      	bne.n	8006b52 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006b48:	f7fe faf4 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 8006b4c:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b4e:	f000 bf55 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b54:	2b04      	cmp	r3, #4
 8006b56:	d104      	bne.n	8006b62 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b58:	f7fe f9d0 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006b5c:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b5e:	f000 bf4d 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8006b62:	4b1e      	ldr	r3, [pc, #120]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b6e:	d106      	bne.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b72:	2b08      	cmp	r3, #8
 8006b74:	d103      	bne.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8006b76:	4b1c      	ldr	r3, [pc, #112]	@ (8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006b78:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b7a:	f000 bf3f 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8006b7e:	4b17      	ldr	r3, [pc, #92]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006b80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b84:	f003 0302 	and.w	r3, r3, #2
 8006b88:	2b02      	cmp	r3, #2
 8006b8a:	d107      	bne.n	8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8e:	2b0c      	cmp	r3, #12
 8006b90:	d104      	bne.n	8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8006b92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b96:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b98:	f000 bf30 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ba0:	f000 bf2c 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006ba4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ba8:	1f11      	subs	r1, r2, #4
 8006baa:	430b      	orrs	r3, r1
 8006bac:	d13f      	bne.n	8006c2e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006bae:	4b0b      	ldr	r3, [pc, #44]	@ (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8006bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006bb4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006bb8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d104      	bne.n	8006bca <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006bc0:	f7fe fab8 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 8006bc4:	6378      	str	r0, [r7, #52]	@ 0x34
 8006bc6:	f000 bf19 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8006bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bcc:	2b10      	cmp	r3, #16
 8006bce:	d10d      	bne.n	8006bec <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006bd0:	f7fe f994 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006bd4:	6378      	str	r0, [r7, #52]	@ 0x34
 8006bd6:	f000 bf11 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8006bda:	bf00      	nop
 8006bdc:	46020c00 	.word	0x46020c00
 8006be0:	02dc6c00 	.word	0x02dc6c00
 8006be4:	0800f374 	.word	0x0800f374
 8006be8:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006bec:	4ba6      	ldr	r3, [pc, #664]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bf8:	d106      	bne.n	8006c08 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8006bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bfc:	2b20      	cmp	r3, #32
 8006bfe:	d103      	bne.n	8006c08 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8006c00:	4ba2      	ldr	r3, [pc, #648]	@ (8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006c02:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c04:	f000 befa 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006c08:	4b9f      	ldr	r3, [pc, #636]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006c0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c0e:	f003 0302 	and.w	r3, r3, #2
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d107      	bne.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8006c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c18:	2b30      	cmp	r3, #48	@ 0x30
 8006c1a:	d104      	bne.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8006c1c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c22:	f000 beeb 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c2a:	f000 bee7 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8006c2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c32:	f1a2 0108 	sub.w	r1, r2, #8
 8006c36:	430b      	orrs	r3, r1
 8006c38:	d136      	bne.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006c3a:	4b93      	ldr	r3, [pc, #588]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006c3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c40:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c44:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d104      	bne.n	8006c56 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006c4c:	f7fe fa72 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 8006c50:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c52:	f000 bed3 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c58:	2b40      	cmp	r3, #64	@ 0x40
 8006c5a:	d104      	bne.n	8006c66 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006c5c:	f7fe f94e 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006c60:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c62:	f000 becb 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006c66:	4b88      	ldr	r3, [pc, #544]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c72:	d106      	bne.n	8006c82 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8006c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c76:	2b80      	cmp	r3, #128	@ 0x80
 8006c78:	d103      	bne.n	8006c82 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8006c7a:	4b84      	ldr	r3, [pc, #528]	@ (8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006c7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c7e:	f000 bebd 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006c82:	4b81      	ldr	r3, [pc, #516]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006c84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c88:	f003 0302 	and.w	r3, r3, #2
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d107      	bne.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8006c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c92:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c94:	d104      	bne.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8006c96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c9c:	f000 beae 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ca4:	f000 beaa 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006ca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cac:	f1a2 0110 	sub.w	r1, r2, #16
 8006cb0:	430b      	orrs	r3, r1
 8006cb2:	d139      	bne.n	8006d28 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006cb4:	4b74      	ldr	r3, [pc, #464]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006cba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cbe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d104      	bne.n	8006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006cc6:	f7fe fa35 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 8006cca:	6378      	str	r0, [r7, #52]	@ 0x34
 8006ccc:	f000 be96 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8006cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cd6:	d104      	bne.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006cd8:	f7fe f910 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006cdc:	6378      	str	r0, [r7, #52]	@ 0x34
 8006cde:	f000 be8d 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006ce2:	4b69      	ldr	r3, [pc, #420]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cee:	d107      	bne.n	8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8006cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cf6:	d103      	bne.n	8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 8006cf8:	4b64      	ldr	r3, [pc, #400]	@ (8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006cfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cfc:	f000 be7e 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006d00:	4b61      	ldr	r3, [pc, #388]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006d02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d06:	f003 0302 	and.w	r3, r3, #2
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d108      	bne.n	8006d20 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8006d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d14:	d104      	bne.n	8006d20 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 8006d16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d1c:	f000 be6e 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8006d20:	2300      	movs	r3, #0
 8006d22:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d24:	f000 be6a 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8006d28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d2c:	f1a2 0120 	sub.w	r1, r2, #32
 8006d30:	430b      	orrs	r3, r1
 8006d32:	d158      	bne.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006d34:	4b54      	ldr	r3, [pc, #336]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006d36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d3a:	f003 0307 	and.w	r3, r3, #7
 8006d3e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d104      	bne.n	8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006d46:	f7fe fa1d 	bl	8005184 <HAL_RCC_GetPCLK3Freq>
 8006d4a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006d4c:	f000 be56 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d104      	bne.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006d56:	f7fe f8d1 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006d5a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006d5c:	f000 be4e 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006d60:	4b49      	ldr	r3, [pc, #292]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d6c:	d106      	bne.n	8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d70:	2b02      	cmp	r3, #2
 8006d72:	d103      	bne.n	8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 8006d74:	4b45      	ldr	r3, [pc, #276]	@ (8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d78:	f000 be40 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006d7c:	4b42      	ldr	r3, [pc, #264]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006d7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d82:	f003 0302 	and.w	r3, r3, #2
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d107      	bne.n	8006d9a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8c:	2b03      	cmp	r3, #3
 8006d8e:	d104      	bne.n	8006d9a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 8006d90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d96:	f000 be31 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006d9a:	4b3b      	ldr	r3, [pc, #236]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0320 	and.w	r3, r3, #32
 8006da2:	2b20      	cmp	r3, #32
 8006da4:	d11b      	bne.n	8006dde <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8006da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da8:	2b04      	cmp	r3, #4
 8006daa:	d118      	bne.n	8006dde <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006dac:	4b36      	ldr	r3, [pc, #216]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d005      	beq.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8006db8:	4b33      	ldr	r3, [pc, #204]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	0e1b      	lsrs	r3, r3, #24
 8006dbe:	f003 030f 	and.w	r3, r3, #15
 8006dc2:	e006      	b.n	8006dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 8006dc4:	4b30      	ldr	r3, [pc, #192]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006dc6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006dca:	041b      	lsls	r3, r3, #16
 8006dcc:	0e1b      	lsrs	r3, r3, #24
 8006dce:	f003 030f 	and.w	r3, r3, #15
 8006dd2:	4a2f      	ldr	r2, [pc, #188]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dda:	f000 be0f 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8006dde:	2300      	movs	r3, #0
 8006de0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006de2:	f000 be0b 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8006de6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dea:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006dee:	430b      	orrs	r3, r1
 8006df0:	d172      	bne.n	8006ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006df2:	4b25      	ldr	r3, [pc, #148]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006df4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006df8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006dfc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e04:	d104      	bne.n	8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006e06:	f7fe f879 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8006e0a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006e0c:	f000 bdf6 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8006e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e16:	d108      	bne.n	8006e2a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e18:	f107 0318 	add.w	r3, r7, #24
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f7ff f965 	bl	80060ec <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8006e22:	6a3b      	ldr	r3, [r7, #32]
 8006e24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e26:	f000 bde9 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d104      	bne.n	8006e3a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8006e30:	f7fe f966 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 8006e34:	6378      	str	r0, [r7, #52]	@ 0x34
 8006e36:	f000 bde1 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006e40:	d128      	bne.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e42:	4b11      	ldr	r3, [pc, #68]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 0320 	and.w	r3, r3, #32
 8006e4a:	2b20      	cmp	r3, #32
 8006e4c:	d118      	bne.n	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d005      	beq.n	8006e66 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8006e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	0e1b      	lsrs	r3, r3, #24
 8006e60:	f003 030f 	and.w	r3, r3, #15
 8006e64:	e006      	b.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8006e66:	4b08      	ldr	r3, [pc, #32]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006e68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e6c:	041b      	lsls	r3, r3, #16
 8006e6e:	0e1b      	lsrs	r3, r3, #24
 8006e70:	f003 030f 	and.w	r3, r3, #15
 8006e74:	4a06      	ldr	r2, [pc, #24]	@ (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e7c:	f000 bdbe 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8006e80:	2300      	movs	r3, #0
 8006e82:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e84:	f000 bdba 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8006e88:	46020c00 	.word	0x46020c00
 8006e8c:	00f42400 	.word	0x00f42400
 8006e90:	0800f374 	.word	0x0800f374
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006e94:	4baf      	ldr	r3, [pc, #700]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ea0:	d107      	bne.n	8006eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 8006ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ea8:	d103      	bne.n	8006eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 8006eaa:	4bab      	ldr	r3, [pc, #684]	@ (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8006eac:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eae:	f000 bda5 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006eb2:	4ba8      	ldr	r3, [pc, #672]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006eba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ebe:	d107      	bne.n	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ec6:	d103      	bne.n	8006ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 8006ec8:	4ba3      	ldr	r3, [pc, #652]	@ (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8006eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ecc:	f000 bd96 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ed4:	f000 bd92 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8006ed8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006edc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006ee0:	430b      	orrs	r3, r1
 8006ee2:	d158      	bne.n	8006f96 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8006ee4:	4b9b      	ldr	r3, [pc, #620]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006ee6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006eea:	f003 0307 	and.w	r3, r3, #7
 8006eee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef2:	2b04      	cmp	r3, #4
 8006ef4:	d84b      	bhi.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 8006ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 8006ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006efc:	08006f35 	.word	0x08006f35
 8006f00:	08006f11 	.word	0x08006f11
 8006f04:	08006f23 	.word	0x08006f23
 8006f08:	08006f3f 	.word	0x08006f3f
 8006f0c:	08006f49 	.word	0x08006f49
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fe ff8f 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f1e:	f000 bd6d 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f22:	f107 030c 	add.w	r3, r7, #12
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7ff fa3a 	bl	80063a0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f30:	f000 bd64 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006f34:	f7fe f8e4 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 8006f38:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006f3a:	f000 bd5f 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006f3e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006f42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f44:	f000 bd5a 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006f48:	4b82      	ldr	r3, [pc, #520]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f003 0320 	and.w	r3, r3, #32
 8006f50:	2b20      	cmp	r3, #32
 8006f52:	d118      	bne.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006f54:	4b7f      	ldr	r3, [pc, #508]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d005      	beq.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8006f60:	4b7c      	ldr	r3, [pc, #496]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	0e1b      	lsrs	r3, r3, #24
 8006f66:	f003 030f 	and.w	r3, r3, #15
 8006f6a:	e006      	b.n	8006f7a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 8006f6c:	4b79      	ldr	r3, [pc, #484]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006f6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f72:	041b      	lsls	r3, r3, #16
 8006f74:	0e1b      	lsrs	r3, r3, #24
 8006f76:	f003 030f 	and.w	r3, r3, #15
 8006f7a:	4a78      	ldr	r2, [pc, #480]	@ (800715c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8006f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f80:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006f82:	f000 bd3b 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006f86:	2300      	movs	r3, #0
 8006f88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f8a:	f000 bd37 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f92:	f000 bd33 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006f96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f9a:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006f9e:	430b      	orrs	r3, r1
 8006fa0:	d167      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006fa2:	4b6c      	ldr	r3, [pc, #432]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006fa4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006fa8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006fac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006fb4:	d036      	beq.n	8007024 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006fbc:	d855      	bhi.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006fc4:	d029      	beq.n	800701a <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 8006fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006fcc:	d84d      	bhi.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fd4:	d013      	beq.n	8006ffe <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8006fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fdc:	d845      	bhi.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d015      	beq.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8006fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fea:	d13e      	bne.n	800706a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006fec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f7fe ff21 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ffa:	f000 bcff 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ffe:	f107 030c 	add.w	r3, r7, #12
 8007002:	4618      	mov	r0, r3
 8007004:	f7ff f9cc 	bl	80063a0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800700c:	f000 bcf6 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007010:	f7fe f876 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 8007014:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007016:	f000 bcf1 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800701a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800701e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007020:	f000 bcec 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007024:	4b4b      	ldr	r3, [pc, #300]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0320 	and.w	r3, r3, #32
 800702c:	2b20      	cmp	r3, #32
 800702e:	d118      	bne.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007030:	4b48      	ldr	r3, [pc, #288]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d005      	beq.n	8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 800703c:	4b45      	ldr	r3, [pc, #276]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	0e1b      	lsrs	r3, r3, #24
 8007042:	f003 030f 	and.w	r3, r3, #15
 8007046:	e006      	b.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8007048:	4b42      	ldr	r3, [pc, #264]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800704a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800704e:	041b      	lsls	r3, r3, #16
 8007050:	0e1b      	lsrs	r3, r3, #24
 8007052:	f003 030f 	and.w	r3, r3, #15
 8007056:	4a41      	ldr	r2, [pc, #260]	@ (800715c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8007058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800705c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800705e:	f000 bccd 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007062:	2300      	movs	r3, #0
 8007064:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007066:	f000 bcc9 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800706a:	2300      	movs	r3, #0
 800706c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800706e:	f000 bcc5 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8007072:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007076:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800707a:	430b      	orrs	r3, r1
 800707c:	d14c      	bne.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800707e:	4b35      	ldr	r3, [pc, #212]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007084:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007088:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800708a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708c:	2b00      	cmp	r3, #0
 800708e:	d104      	bne.n	800709a <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007090:	f7fe f850 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 8007094:	6378      	str	r0, [r7, #52]	@ 0x34
 8007096:	f000 bcb1 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800709a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800709c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070a0:	d104      	bne.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80070a2:	f7fd ff2b 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 80070a6:	6378      	str	r0, [r7, #52]	@ 0x34
 80070a8:	f000 bca8 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80070ac:	4b29      	ldr	r3, [pc, #164]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070b8:	d107      	bne.n	80070ca <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80070ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070c0:	d103      	bne.n	80070ca <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 80070c2:	4b25      	ldr	r3, [pc, #148]	@ (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 80070c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80070c6:	f000 bc99 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 80070ca:	4b22      	ldr	r3, [pc, #136]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0320 	and.w	r3, r3, #32
 80070d2:	2b20      	cmp	r3, #32
 80070d4:	d11c      	bne.n	8007110 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070dc:	d118      	bne.n	8007110 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80070de:	4b1d      	ldr	r3, [pc, #116]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d005      	beq.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 80070ea:	4b1a      	ldr	r3, [pc, #104]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	0e1b      	lsrs	r3, r3, #24
 80070f0:	f003 030f 	and.w	r3, r3, #15
 80070f4:	e006      	b.n	8007104 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 80070f6:	4b17      	ldr	r3, [pc, #92]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80070f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80070fc:	041b      	lsls	r3, r3, #16
 80070fe:	0e1b      	lsrs	r3, r3, #24
 8007100:	f003 030f 	and.w	r3, r3, #15
 8007104:	4a15      	ldr	r2, [pc, #84]	@ (800715c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8007106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800710a:	637b      	str	r3, [r7, #52]	@ 0x34
 800710c:	f000 bc76 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8007110:	2300      	movs	r3, #0
 8007112:	637b      	str	r3, [r7, #52]	@ 0x34
 8007114:	f000 bc72 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8007118:	e9d7 2300 	ldrd	r2, r3, [r7]
 800711c:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8007120:	430b      	orrs	r3, r1
 8007122:	d153      	bne.n	80071cc <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007124:	4b0b      	ldr	r3, [pc, #44]	@ (8007154 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8007126:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800712a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800712e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007132:	2b00      	cmp	r3, #0
 8007134:	d104      	bne.n	8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007136:	f7fd fffd 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 800713a:	6378      	str	r0, [r7, #52]	@ 0x34
 800713c:	f000 bc5e 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8007140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007142:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007146:	d10b      	bne.n	8007160 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007148:	f7fd fed8 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 800714c:	6378      	str	r0, [r7, #52]	@ 0x34
 800714e:	f000 bc55 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8007152:	bf00      	nop
 8007154:	46020c00 	.word	0x46020c00
 8007158:	00f42400 	.word	0x00f42400
 800715c:	0800f374 	.word	0x0800f374
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007160:	4ba1      	ldr	r3, [pc, #644]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007168:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800716c:	d107      	bne.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 800716e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007170:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007174:	d103      	bne.n	800717e <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 8007176:	4b9d      	ldr	r3, [pc, #628]	@ (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8007178:	637b      	str	r3, [r7, #52]	@ 0x34
 800717a:	f000 bc3f 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 800717e:	4b9a      	ldr	r3, [pc, #616]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0320 	and.w	r3, r3, #32
 8007186:	2b20      	cmp	r3, #32
 8007188:	d11c      	bne.n	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 800718a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007190:	d118      	bne.n	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007192:	4b95      	ldr	r3, [pc, #596]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007194:	689b      	ldr	r3, [r3, #8]
 8007196:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800719a:	2b00      	cmp	r3, #0
 800719c:	d005      	beq.n	80071aa <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 800719e:	4b92      	ldr	r3, [pc, #584]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	0e1b      	lsrs	r3, r3, #24
 80071a4:	f003 030f 	and.w	r3, r3, #15
 80071a8:	e006      	b.n	80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 80071aa:	4b8f      	ldr	r3, [pc, #572]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80071ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80071b0:	041b      	lsls	r3, r3, #16
 80071b2:	0e1b      	lsrs	r3, r3, #24
 80071b4:	f003 030f 	and.w	r3, r3, #15
 80071b8:	4a8d      	ldr	r2, [pc, #564]	@ (80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 80071ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071be:	637b      	str	r3, [r7, #52]	@ 0x34
 80071c0:	f000 bc1c 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80071c4:	2300      	movs	r3, #0
 80071c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80071c8:	f000 bc18 	b.w	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80071cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071d0:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80071d4:	430b      	orrs	r3, r1
 80071d6:	d151      	bne.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80071d8:	4b83      	ldr	r3, [pc, #524]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80071da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80071e2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80071e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80071e8:	d024      	beq.n	8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 80071ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ec:	2bc0      	cmp	r3, #192	@ 0xc0
 80071ee:	d842      	bhi.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80071f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f2:	2b80      	cmp	r3, #128	@ 0x80
 80071f4:	d00d      	beq.n	8007212 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 80071f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f8:	2b80      	cmp	r3, #128	@ 0x80
 80071fa:	d83c      	bhi.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80071fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 8007202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007204:	2b40      	cmp	r3, #64	@ 0x40
 8007206:	d011      	beq.n	800722c <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 8007208:	e035      	b.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800720a:	f7fd ffbb 	bl	8005184 <HAL_RCC_GetPCLK3Freq>
 800720e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007210:	e3f4      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007212:	4b75      	ldr	r3, [pc, #468]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800721a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800721e:	d102      	bne.n	8007226 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 8007220:	4b72      	ldr	r3, [pc, #456]	@ (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8007222:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007224:	e3ea      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007226:	2300      	movs	r3, #0
 8007228:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800722a:	e3e7      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800722c:	f7fd fe66 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8007230:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007232:	e3e3      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007234:	4b6c      	ldr	r3, [pc, #432]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0320 	and.w	r3, r3, #32
 800723c:	2b20      	cmp	r3, #32
 800723e:	d117      	bne.n	8007270 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007240:	4b69      	ldr	r3, [pc, #420]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d005      	beq.n	8007258 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 800724c:	4b66      	ldr	r3, [pc, #408]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	0e1b      	lsrs	r3, r3, #24
 8007252:	f003 030f 	and.w	r3, r3, #15
 8007256:	e006      	b.n	8007266 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8007258:	4b63      	ldr	r3, [pc, #396]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800725a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800725e:	041b      	lsls	r3, r3, #16
 8007260:	0e1b      	lsrs	r3, r3, #24
 8007262:	f003 030f 	and.w	r3, r3, #15
 8007266:	4a62      	ldr	r2, [pc, #392]	@ (80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8007268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800726c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800726e:	e3c5      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007270:	2300      	movs	r3, #0
 8007272:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007274:	e3c2      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 8007276:	2300      	movs	r3, #0
 8007278:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800727a:	e3bf      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800727c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007280:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8007284:	430b      	orrs	r3, r1
 8007286:	d147      	bne.n	8007318 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8007288:	4b57      	ldr	r3, [pc, #348]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800728a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800728e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007292:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8007294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007296:	2b00      	cmp	r3, #0
 8007298:	d103      	bne.n	80072a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800729a:	f7fd ff4b 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 800729e:	6378      	str	r0, [r7, #52]	@ 0x34
 80072a0:	e3ac      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 80072a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072a8:	d103      	bne.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80072aa:	f7fd fe27 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 80072ae:	6378      	str	r0, [r7, #52]	@ 0x34
 80072b0:	e3a4      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80072b2:	4b4d      	ldr	r3, [pc, #308]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072be:	d106      	bne.n	80072ce <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 80072c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072c6:	d102      	bne.n	80072ce <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 80072c8:	4b48      	ldr	r3, [pc, #288]	@ (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80072ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80072cc:	e396      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80072ce:	4b46      	ldr	r3, [pc, #280]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0320 	and.w	r3, r3, #32
 80072d6:	2b20      	cmp	r3, #32
 80072d8:	d11b      	bne.n	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 80072da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072dc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80072e0:	d117      	bne.n	8007312 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80072e2:	4b41      	ldr	r3, [pc, #260]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d005      	beq.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 80072ee:	4b3e      	ldr	r3, [pc, #248]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	0e1b      	lsrs	r3, r3, #24
 80072f4:	f003 030f 	and.w	r3, r3, #15
 80072f8:	e006      	b.n	8007308 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 80072fa:	4b3b      	ldr	r3, [pc, #236]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80072fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007300:	041b      	lsls	r3, r3, #16
 8007302:	0e1b      	lsrs	r3, r3, #24
 8007304:	f003 030f 	and.w	r3, r3, #15
 8007308:	4a39      	ldr	r2, [pc, #228]	@ (80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800730a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800730e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007310:	e374      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	637b      	str	r3, [r7, #52]	@ 0x34
 8007316:	e371      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8007318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800731c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007320:	430b      	orrs	r3, r1
 8007322:	d16a      	bne.n	80073fa <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8007324:	4b30      	ldr	r3, [pc, #192]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007326:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800732a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800732e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8007330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007332:	2b00      	cmp	r3, #0
 8007334:	d120      	bne.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007336:	4b2c      	ldr	r3, [pc, #176]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0320 	and.w	r3, r3, #32
 800733e:	2b20      	cmp	r3, #32
 8007340:	d117      	bne.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007342:	4b29      	ldr	r3, [pc, #164]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d005      	beq.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 800734e:	4b26      	ldr	r3, [pc, #152]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	0e1b      	lsrs	r3, r3, #24
 8007354:	f003 030f 	and.w	r3, r3, #15
 8007358:	e006      	b.n	8007368 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800735a:	4b23      	ldr	r3, [pc, #140]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800735c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007360:	041b      	lsls	r3, r3, #16
 8007362:	0e1b      	lsrs	r3, r3, #24
 8007364:	f003 030f 	and.w	r3, r3, #15
 8007368:	4a21      	ldr	r2, [pc, #132]	@ (80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800736a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800736e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007370:	e344      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8007372:	2300      	movs	r3, #0
 8007374:	637b      	str	r3, [r7, #52]	@ 0x34
 8007376:	e341      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8007378:	4b1b      	ldr	r3, [pc, #108]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800737a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800737e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007382:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007386:	d112      	bne.n	80073ae <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8007388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800738e:	d10e      	bne.n	80073ae <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007390:	4b15      	ldr	r3, [pc, #84]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8007392:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800739a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800739e:	d102      	bne.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 80073a0:	23fa      	movs	r3, #250	@ 0xfa
 80073a2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80073a4:	e32a      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80073a6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80073aa:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80073ac:	e326      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 80073ae:	4b0e      	ldr	r3, [pc, #56]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ba:	d106      	bne.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 80073bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073c2:	d102      	bne.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 80073c4:	4b09      	ldr	r3, [pc, #36]	@ (80073ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80073c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80073c8:	e318      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80073ca:	4b07      	ldr	r3, [pc, #28]	@ (80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80073cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073d0:	f003 0302 	and.w	r3, r3, #2
 80073d4:	2b02      	cmp	r3, #2
 80073d6:	d10d      	bne.n	80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 80073d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073de:	d109      	bne.n	80073f4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 80073e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073e6:	e309      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80073e8:	46020c00 	.word	0x46020c00
 80073ec:	00f42400 	.word	0x00f42400
 80073f0:	0800f374 	.word	0x0800f374
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80073f4:	2300      	movs	r3, #0
 80073f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80073f8:	e300      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80073fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073fe:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8007402:	430b      	orrs	r3, r1
 8007404:	d164      	bne.n	80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007406:	4ba2      	ldr	r3, [pc, #648]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007408:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800740c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007410:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	2b00      	cmp	r3, #0
 8007416:	d120      	bne.n	800745a <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007418:	4b9d      	ldr	r3, [pc, #628]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f003 0320 	and.w	r3, r3, #32
 8007420:	2b20      	cmp	r3, #32
 8007422:	d117      	bne.n	8007454 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007424:	4b9a      	ldr	r3, [pc, #616]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800742c:	2b00      	cmp	r3, #0
 800742e:	d005      	beq.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8007430:	4b97      	ldr	r3, [pc, #604]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	0e1b      	lsrs	r3, r3, #24
 8007436:	f003 030f 	and.w	r3, r3, #15
 800743a:	e006      	b.n	800744a <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 800743c:	4b94      	ldr	r3, [pc, #592]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800743e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007442:	041b      	lsls	r3, r3, #16
 8007444:	0e1b      	lsrs	r3, r3, #24
 8007446:	f003 030f 	and.w	r3, r3, #15
 800744a:	4a92      	ldr	r2, [pc, #584]	@ (8007694 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800744c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007450:	637b      	str	r3, [r7, #52]	@ 0x34
 8007452:	e2d3      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8007454:	2300      	movs	r3, #0
 8007456:	637b      	str	r3, [r7, #52]	@ 0x34
 8007458:	e2d0      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800745a:	4b8d      	ldr	r3, [pc, #564]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800745c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007464:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007468:	d112      	bne.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 800746a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007470:	d10e      	bne.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007472:	4b87      	ldr	r3, [pc, #540]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007474:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800747c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007480:	d102      	bne.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 8007482:	23fa      	movs	r3, #250	@ 0xfa
 8007484:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007486:	e2b9      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8007488:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800748c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800748e:	e2b5      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8007490:	4b7f      	ldr	r3, [pc, #508]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800749c:	d106      	bne.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 800749e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074a4:	d102      	bne.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 80074a6:	4b7c      	ldr	r3, [pc, #496]	@ (8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 80074a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80074aa:	e2a7      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80074ac:	4b78      	ldr	r3, [pc, #480]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80074ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074b2:	f003 0302 	and.w	r3, r3, #2
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d107      	bne.n	80074ca <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 80074ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80074c0:	d103      	bne.n	80074ca <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 80074c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80074c8:	e298      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ce:	e295      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80074d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074d4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80074d8:	430b      	orrs	r3, r1
 80074da:	d147      	bne.n	800756c <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80074dc:	4b6c      	ldr	r3, [pc, #432]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80074de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074e2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80074e6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80074e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d103      	bne.n	80074f6 <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80074ee:	f7fd fe21 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 80074f2:	6378      	str	r0, [r7, #52]	@ 0x34
 80074f4:	e282      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80074f6:	4b66      	ldr	r3, [pc, #408]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80074f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007504:	d112      	bne.n	800752c <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 8007506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007508:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800750c:	d10e      	bne.n	800752c <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800750e:	4b60      	ldr	r3, [pc, #384]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007510:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800751c:	d102      	bne.n	8007524 <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 800751e:	23fa      	movs	r3, #250	@ 0xfa
 8007520:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007522:	e26b      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8007524:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007528:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800752a:	e267      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800752c:	4b58      	ldr	r3, [pc, #352]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007538:	d106      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800753a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007540:	d102      	bne.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8007542:	4b55      	ldr	r3, [pc, #340]	@ (8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8007544:	637b      	str	r3, [r7, #52]	@ 0x34
 8007546:	e259      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007548:	4b51      	ldr	r3, [pc, #324]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800754a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800754e:	f003 0302 	and.w	r3, r3, #2
 8007552:	2b02      	cmp	r3, #2
 8007554:	d107      	bne.n	8007566 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 8007556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007558:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800755c:	d103      	bne.n	8007566 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 800755e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007562:	637b      	str	r3, [r7, #52]	@ 0x34
 8007564:	e24a      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8007566:	2300      	movs	r3, #0
 8007568:	637b      	str	r3, [r7, #52]	@ 0x34
 800756a:	e247      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800756c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007570:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8007574:	430b      	orrs	r3, r1
 8007576:	d12d      	bne.n	80075d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8007578:	4b45      	ldr	r3, [pc, #276]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800757a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800757e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007582:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8007584:	4b42      	ldr	r3, [pc, #264]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800758c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007590:	d105      	bne.n	800759e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8007592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007594:	2b00      	cmp	r3, #0
 8007596:	d102      	bne.n	800759e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 8007598:	4b3f      	ldr	r3, [pc, #252]	@ (8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800759a:	637b      	str	r3, [r7, #52]	@ 0x34
 800759c:	e22e      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800759e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075a4:	d107      	bne.n	80075b6 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075aa:	4618      	mov	r0, r3
 80075ac:	f7fe fc44 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 80075b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075b4:	e222      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 80075b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075bc:	d107      	bne.n	80075ce <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075be:	f107 0318 	add.w	r3, r7, #24
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7fe fd92 	bl	80060ec <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80075c8:	69bb      	ldr	r3, [r7, #24]
 80075ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80075cc:	e216      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80075d2:	e213      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80075d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075d8:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80075dc:	430b      	orrs	r3, r1
 80075de:	d15d      	bne.n	800769c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80075e0:	4b2b      	ldr	r3, [pc, #172]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80075e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075e6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80075ea:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80075ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80075f2:	d028      	beq.n	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 80075f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80075fa:	d845      	bhi.n	8007688 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80075fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007602:	d013      	beq.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8007604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800760a:	d83d      	bhi.n	8007688 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 800760c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760e:	2b00      	cmp	r3, #0
 8007610:	d004      	beq.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8007612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007614:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007618:	d004      	beq.n	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800761a:	e035      	b.n	8007688 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 800761c:	f7fd fd9e 	bl	800515c <HAL_RCC_GetPCLK2Freq>
 8007620:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007622:	e1eb      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007624:	f7fd fc6a 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 8007628:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800762a:	e1e7      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800762c:	4b18      	ldr	r3, [pc, #96]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007638:	d102      	bne.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800763a:	4b17      	ldr	r3, [pc, #92]	@ (8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800763c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800763e:	e1dd      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007640:	2300      	movs	r3, #0
 8007642:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007644:	e1da      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007646:	4b12      	ldr	r3, [pc, #72]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 0320 	and.w	r3, r3, #32
 800764e:	2b20      	cmp	r3, #32
 8007650:	d117      	bne.n	8007682 <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007652:	4b0f      	ldr	r3, [pc, #60]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d005      	beq.n	800766a <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 800765e:	4b0c      	ldr	r3, [pc, #48]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	0e1b      	lsrs	r3, r3, #24
 8007664:	f003 030f 	and.w	r3, r3, #15
 8007668:	e006      	b.n	8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 800766a:	4b09      	ldr	r3, [pc, #36]	@ (8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800766c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007670:	041b      	lsls	r3, r3, #16
 8007672:	0e1b      	lsrs	r3, r3, #24
 8007674:	f003 030f 	and.w	r3, r3, #15
 8007678:	4a06      	ldr	r2, [pc, #24]	@ (8007694 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800767a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800767e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007680:	e1bc      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007682:	2300      	movs	r3, #0
 8007684:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007686:	e1b9      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8007688:	2300      	movs	r3, #0
 800768a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800768c:	e1b6      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800768e:	bf00      	nop
 8007690:	46020c00 	.word	0x46020c00
 8007694:	0800f374 	.word	0x0800f374
 8007698:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800769c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076a0:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80076a4:	430b      	orrs	r3, r1
 80076a6:	d156      	bne.n	8007756 <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80076a8:	4ba5      	ldr	r3, [pc, #660]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80076aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80076b2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80076b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80076ba:	d028      	beq.n	800770e <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 80076bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80076c2:	d845      	bhi.n	8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80076c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076ca:	d013      	beq.n	80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076d2:	d83d      	bhi.n	8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80076d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d004      	beq.n	80076e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 80076da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076e0:	d004      	beq.n	80076ec <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 80076e2:	e035      	b.n	8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80076e4:	f7fd fd26 	bl	8005134 <HAL_RCC_GetPCLK1Freq>
 80076e8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80076ea:	e187      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80076ec:	f7fd fc06 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 80076f0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80076f2:	e183      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80076f4:	4b92      	ldr	r3, [pc, #584]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007700:	d102      	bne.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 8007702:	4b90      	ldr	r3, [pc, #576]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8007704:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007706:	e179      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007708:	2300      	movs	r3, #0
 800770a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800770c:	e176      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800770e:	4b8c      	ldr	r3, [pc, #560]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 0320 	and.w	r3, r3, #32
 8007716:	2b20      	cmp	r3, #32
 8007718:	d117      	bne.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800771a:	4b89      	ldr	r3, [pc, #548]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007722:	2b00      	cmp	r3, #0
 8007724:	d005      	beq.n	8007732 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 8007726:	4b86      	ldr	r3, [pc, #536]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	0e1b      	lsrs	r3, r3, #24
 800772c:	f003 030f 	and.w	r3, r3, #15
 8007730:	e006      	b.n	8007740 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 8007732:	4b83      	ldr	r3, [pc, #524]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007734:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007738:	041b      	lsls	r3, r3, #16
 800773a:	0e1b      	lsrs	r3, r3, #24
 800773c:	f003 030f 	and.w	r3, r3, #15
 8007740:	4a81      	ldr	r2, [pc, #516]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8007742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007746:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007748:	e158      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800774a:	2300      	movs	r3, #0
 800774c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800774e:	e155      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8007750:	2300      	movs	r3, #0
 8007752:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007754:	e152      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8007756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800775a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800775e:	430b      	orrs	r3, r1
 8007760:	d177      	bne.n	8007852 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007762:	4b77      	ldr	r3, [pc, #476]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007764:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007768:	f003 0318 	and.w	r3, r3, #24
 800776c:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800776e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007770:	2b18      	cmp	r3, #24
 8007772:	d86b      	bhi.n	800784c <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8007774:	a201      	add	r2, pc, #4	@ (adr r2, 800777c <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 8007776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800777a:	bf00      	nop
 800777c:	080077e1 	.word	0x080077e1
 8007780:	0800784d 	.word	0x0800784d
 8007784:	0800784d 	.word	0x0800784d
 8007788:	0800784d 	.word	0x0800784d
 800778c:	0800784d 	.word	0x0800784d
 8007790:	0800784d 	.word	0x0800784d
 8007794:	0800784d 	.word	0x0800784d
 8007798:	0800784d 	.word	0x0800784d
 800779c:	080077e9 	.word	0x080077e9
 80077a0:	0800784d 	.word	0x0800784d
 80077a4:	0800784d 	.word	0x0800784d
 80077a8:	0800784d 	.word	0x0800784d
 80077ac:	0800784d 	.word	0x0800784d
 80077b0:	0800784d 	.word	0x0800784d
 80077b4:	0800784d 	.word	0x0800784d
 80077b8:	0800784d 	.word	0x0800784d
 80077bc:	080077f1 	.word	0x080077f1
 80077c0:	0800784d 	.word	0x0800784d
 80077c4:	0800784d 	.word	0x0800784d
 80077c8:	0800784d 	.word	0x0800784d
 80077cc:	0800784d 	.word	0x0800784d
 80077d0:	0800784d 	.word	0x0800784d
 80077d4:	0800784d 	.word	0x0800784d
 80077d8:	0800784d 	.word	0x0800784d
 80077dc:	0800780b 	.word	0x0800780b
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80077e0:	f7fd fcd0 	bl	8005184 <HAL_RCC_GetPCLK3Freq>
 80077e4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80077e6:	e109      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80077e8:	f7fd fb88 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 80077ec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80077ee:	e105      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80077f0:	4b53      	ldr	r3, [pc, #332]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077fc:	d102      	bne.n	8007804 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 80077fe:	4b51      	ldr	r3, [pc, #324]	@ (8007944 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8007800:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007802:	e0fb      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007804:	2300      	movs	r3, #0
 8007806:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007808:	e0f8      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800780a:	4b4d      	ldr	r3, [pc, #308]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0320 	and.w	r3, r3, #32
 8007812:	2b20      	cmp	r3, #32
 8007814:	d117      	bne.n	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007816:	4b4a      	ldr	r3, [pc, #296]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800781e:	2b00      	cmp	r3, #0
 8007820:	d005      	beq.n	800782e <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 8007822:	4b47      	ldr	r3, [pc, #284]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	0e1b      	lsrs	r3, r3, #24
 8007828:	f003 030f 	and.w	r3, r3, #15
 800782c:	e006      	b.n	800783c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 800782e:	4b44      	ldr	r3, [pc, #272]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007830:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007834:	041b      	lsls	r3, r3, #16
 8007836:	0e1b      	lsrs	r3, r3, #24
 8007838:	f003 030f 	and.w	r3, r3, #15
 800783c:	4a42      	ldr	r2, [pc, #264]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800783e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007842:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007844:	e0da      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007846:	2300      	movs	r3, #0
 8007848:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800784a:	e0d7      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800784c:	2300      	movs	r3, #0
 800784e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007850:	e0d4      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8007852:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007856:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800785a:	430b      	orrs	r3, r1
 800785c:	d155      	bne.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800785e:	4b38      	ldr	r3, [pc, #224]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007860:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007864:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007868:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007870:	d013      	beq.n	800789a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 8007872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007874:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007878:	d844      	bhi.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800787a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800787c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007880:	d013      	beq.n	80078aa <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 8007882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007884:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007888:	d83c      	bhi.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800788a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788c:	2b00      	cmp	r3, #0
 800788e:	d014      	beq.n	80078ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8007890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007892:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007896:	d014      	beq.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8007898:	e034      	b.n	8007904 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800789a:	f107 0318 	add.w	r3, r7, #24
 800789e:	4618      	mov	r0, r3
 80078a0:	f7fe fc24 	bl	80060ec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078a8:	e0a8      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80078aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078ae:	4618      	mov	r0, r3
 80078b0:	f7fe fac2 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80078b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078b8:	e0a0      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80078ba:	f7fd fb1f 	bl	8004efc <HAL_RCC_GetSysClockFreq>
 80078be:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80078c0:	e09c      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80078c2:	4b1f      	ldr	r3, [pc, #124]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f003 0320 	and.w	r3, r3, #32
 80078ca:	2b20      	cmp	r3, #32
 80078cc:	d117      	bne.n	80078fe <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80078ce:	4b1c      	ldr	r3, [pc, #112]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d005      	beq.n	80078e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 80078da:	4b19      	ldr	r3, [pc, #100]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	0e1b      	lsrs	r3, r3, #24
 80078e0:	f003 030f 	and.w	r3, r3, #15
 80078e4:	e006      	b.n	80078f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 80078e6:	4b16      	ldr	r3, [pc, #88]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80078e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80078ec:	041b      	lsls	r3, r3, #16
 80078ee:	0e1b      	lsrs	r3, r3, #24
 80078f0:	f003 030f 	and.w	r3, r3, #15
 80078f4:	4a14      	ldr	r2, [pc, #80]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 80078f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80078fc:	e07e      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80078fe:	2300      	movs	r3, #0
 8007900:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007902:	e07b      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8007904:	2300      	movs	r3, #0
 8007906:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007908:	e078      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800790a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800790e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8007912:	430b      	orrs	r3, r1
 8007914:	d138      	bne.n	8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8007916:	4b0a      	ldr	r3, [pc, #40]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007918:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800791c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007920:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8007922:	4b07      	ldr	r3, [pc, #28]	@ (8007940 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8007924:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007928:	f003 0302 	and.w	r3, r3, #2
 800792c:	2b02      	cmp	r3, #2
 800792e:	d10d      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8007930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10a      	bne.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 8007936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800793a:	637b      	str	r3, [r7, #52]	@ 0x34
 800793c:	e05e      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800793e:	bf00      	nop
 8007940:	46020c00 	.word	0x46020c00
 8007944:	00f42400 	.word	0x00f42400
 8007948:	0800f374 	.word	0x0800f374
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800794c:	4b2e      	ldr	r3, [pc, #184]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800794e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007952:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007956:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800795a:	d112      	bne.n	8007982 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 800795c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007962:	d10e      	bne.n	8007982 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007964:	4b28      	ldr	r3, [pc, #160]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8007966:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800796a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800796e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007972:	d102      	bne.n	800797a <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 8007974:	23fa      	movs	r3, #250	@ 0xfa
 8007976:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007978:	e040      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800797a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800797e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007980:	e03c      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	637b      	str	r3, [r7, #52]	@ 0x34
 8007986:	e039      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8007988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800798c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007990:	430b      	orrs	r3, r1
 8007992:	d131      	bne.n	80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007994:	4b1c      	ldr	r3, [pc, #112]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8007996:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800799a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800799e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80079a0:	4b19      	ldr	r3, [pc, #100]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079ac:	d105      	bne.n	80079ba <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 80079ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d102      	bne.n	80079ba <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 80079b4:	4b15      	ldr	r3, [pc, #84]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 80079b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80079b8:	e020      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 80079ba:	4b13      	ldr	r3, [pc, #76]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079c6:	d106      	bne.n	80079d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 80079c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079ce:	d102      	bne.n	80079d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 80079d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 80079d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80079d4:	e012      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80079d6:	4b0c      	ldr	r3, [pc, #48]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079e2:	d106      	bne.n	80079f2 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 80079e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079ea:	d102      	bne.n	80079f2 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 80079ec:	4b09      	ldr	r3, [pc, #36]	@ (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 80079ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80079f0:	e004      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80079f2:	2300      	movs	r3, #0
 80079f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80079f6:	e001      	b.n	80079fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80079f8:	2300      	movs	r3, #0
 80079fa:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80079fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3738      	adds	r7, #56	@ 0x38
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	bf00      	nop
 8007a08:	46020c00 	.word	0x46020c00
 8007a0c:	02dc6c00 	.word	0x02dc6c00
 8007a10:	016e3600 	.word	0x016e3600
 8007a14:	00f42400 	.word	0x00f42400

08007a18 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007a20:	4b47      	ldr	r3, [pc, #284]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a46      	ldr	r2, [pc, #280]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007a26:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a2a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007a2c:	f7fa ffa8 	bl	8002980 <HAL_GetTick>
 8007a30:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007a32:	e008      	b.n	8007a46 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a34:	f7fa ffa4 	bl	8002980 <HAL_GetTick>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d901      	bls.n	8007a46 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007a42:	2303      	movs	r3, #3
 8007a44:	e077      	b.n	8007b36 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007a46:	4b3e      	ldr	r3, [pc, #248]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d1f0      	bne.n	8007a34 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007a52:	4b3b      	ldr	r3, [pc, #236]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a56:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007a5a:	f023 0303 	bic.w	r3, r3, #3
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	6811      	ldr	r1, [r2, #0]
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	6852      	ldr	r2, [r2, #4]
 8007a66:	3a01      	subs	r2, #1
 8007a68:	0212      	lsls	r2, r2, #8
 8007a6a:	430a      	orrs	r2, r1
 8007a6c:	4934      	ldr	r1, [pc, #208]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007a72:	4b33      	ldr	r3, [pc, #204]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007a74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a76:	4b33      	ldr	r3, [pc, #204]	@ (8007b44 <RCCEx_PLL2_Config+0x12c>)
 8007a78:	4013      	ands	r3, r2
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	6892      	ldr	r2, [r2, #8]
 8007a7e:	3a01      	subs	r2, #1
 8007a80:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	68d2      	ldr	r2, [r2, #12]
 8007a88:	3a01      	subs	r2, #1
 8007a8a:	0252      	lsls	r2, r2, #9
 8007a8c:	b292      	uxth	r2, r2
 8007a8e:	4311      	orrs	r1, r2
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	6912      	ldr	r2, [r2, #16]
 8007a94:	3a01      	subs	r2, #1
 8007a96:	0412      	lsls	r2, r2, #16
 8007a98:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007a9c:	4311      	orrs	r1, r2
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	6952      	ldr	r2, [r2, #20]
 8007aa2:	3a01      	subs	r2, #1
 8007aa4:	0612      	lsls	r2, r2, #24
 8007aa6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	4924      	ldr	r1, [pc, #144]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007ab2:	4b23      	ldr	r3, [pc, #140]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab6:	f023 020c 	bic.w	r2, r3, #12
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	4920      	ldr	r1, [pc, #128]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6a1b      	ldr	r3, [r3, #32]
 8007acc:	491c      	ldr	r1, [pc, #112]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8007ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad6:	4a1a      	ldr	r2, [pc, #104]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007ad8:	f023 0310 	bic.w	r3, r3, #16
 8007adc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007ade:	4b18      	ldr	r3, [pc, #96]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ae2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ae6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	69d2      	ldr	r2, [r2, #28]
 8007aee:	00d2      	lsls	r2, r2, #3
 8007af0:	4913      	ldr	r1, [pc, #76]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007af2:	4313      	orrs	r3, r2
 8007af4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8007af6:	4b12      	ldr	r3, [pc, #72]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afa:	4a11      	ldr	r2, [pc, #68]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007afc:	f043 0310 	orr.w	r3, r3, #16
 8007b00:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8007b02:	4b0f      	ldr	r3, [pc, #60]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a0e      	ldr	r2, [pc, #56]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007b08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007b0c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007b0e:	f7fa ff37 	bl	8002980 <HAL_GetTick>
 8007b12:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007b14:	e008      	b.n	8007b28 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007b16:	f7fa ff33 	bl	8002980 <HAL_GetTick>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d901      	bls.n	8007b28 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007b24:	2303      	movs	r3, #3
 8007b26:	e006      	b.n	8007b36 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007b28:	4b05      	ldr	r3, [pc, #20]	@ (8007b40 <RCCEx_PLL2_Config+0x128>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d0f0      	beq.n	8007b16 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8007b34:	2300      	movs	r3, #0

}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	46020c00 	.word	0x46020c00
 8007b44:	80800000 	.word	0x80800000

08007b48 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007b50:	4b47      	ldr	r3, [pc, #284]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a46      	ldr	r2, [pc, #280]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007b56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b5a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007b5c:	f7fa ff10 	bl	8002980 <HAL_GetTick>
 8007b60:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b62:	e008      	b.n	8007b76 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007b64:	f7fa ff0c 	bl	8002980 <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d901      	bls.n	8007b76 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e077      	b.n	8007c66 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b76:	4b3e      	ldr	r3, [pc, #248]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1f0      	bne.n	8007b64 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007b82:	4b3b      	ldr	r3, [pc, #236]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b86:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007b8a:	f023 0303 	bic.w	r3, r3, #3
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	6811      	ldr	r1, [r2, #0]
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	6852      	ldr	r2, [r2, #4]
 8007b96:	3a01      	subs	r2, #1
 8007b98:	0212      	lsls	r2, r2, #8
 8007b9a:	430a      	orrs	r2, r1
 8007b9c:	4934      	ldr	r1, [pc, #208]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	630b      	str	r3, [r1, #48]	@ 0x30
 8007ba2:	4b33      	ldr	r3, [pc, #204]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007ba4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ba6:	4b33      	ldr	r3, [pc, #204]	@ (8007c74 <RCCEx_PLL3_Config+0x12c>)
 8007ba8:	4013      	ands	r3, r2
 8007baa:	687a      	ldr	r2, [r7, #4]
 8007bac:	6892      	ldr	r2, [r2, #8]
 8007bae:	3a01      	subs	r2, #1
 8007bb0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	68d2      	ldr	r2, [r2, #12]
 8007bb8:	3a01      	subs	r2, #1
 8007bba:	0252      	lsls	r2, r2, #9
 8007bbc:	b292      	uxth	r2, r2
 8007bbe:	4311      	orrs	r1, r2
 8007bc0:	687a      	ldr	r2, [r7, #4]
 8007bc2:	6912      	ldr	r2, [r2, #16]
 8007bc4:	3a01      	subs	r2, #1
 8007bc6:	0412      	lsls	r2, r2, #16
 8007bc8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007bcc:	4311      	orrs	r1, r2
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	6952      	ldr	r2, [r2, #20]
 8007bd2:	3a01      	subs	r2, #1
 8007bd4:	0612      	lsls	r2, r2, #24
 8007bd6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007bda:	430a      	orrs	r2, r1
 8007bdc:	4924      	ldr	r1, [pc, #144]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007bde:	4313      	orrs	r3, r2
 8007be0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8007be2:	4b23      	ldr	r3, [pc, #140]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007be6:	f023 020c 	bic.w	r2, r3, #12
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	4920      	ldr	r1, [pc, #128]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007bf6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6a1b      	ldr	r3, [r3, #32]
 8007bfc:	491c      	ldr	r1, [pc, #112]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8007c02:	4b1b      	ldr	r3, [pc, #108]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c06:	4a1a      	ldr	r2, [pc, #104]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c08:	f023 0310 	bic.w	r3, r3, #16
 8007c0c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007c0e:	4b18      	ldr	r3, [pc, #96]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c16:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007c1a:	687a      	ldr	r2, [r7, #4]
 8007c1c:	69d2      	ldr	r2, [r2, #28]
 8007c1e:	00d2      	lsls	r2, r2, #3
 8007c20:	4913      	ldr	r1, [pc, #76]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c22:	4313      	orrs	r3, r2
 8007c24:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8007c26:	4b12      	ldr	r3, [pc, #72]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c2a:	4a11      	ldr	r2, [pc, #68]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c2c:	f043 0310 	orr.w	r3, r3, #16
 8007c30:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007c32:	4b0f      	ldr	r3, [pc, #60]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a0e      	ldr	r2, [pc, #56]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c3c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007c3e:	f7fa fe9f 	bl	8002980 <HAL_GetTick>
 8007c42:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c44:	e008      	b.n	8007c58 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007c46:	f7fa fe9b 	bl	8002980 <HAL_GetTick>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	d901      	bls.n	8007c58 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e006      	b.n	8007c66 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c58:	4b05      	ldr	r3, [pc, #20]	@ (8007c70 <RCCEx_PLL3_Config+0x128>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d0f0      	beq.n	8007c46 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	46020c00 	.word	0x46020c00
 8007c74:	80800000 	.word	0x80800000

08007c78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d101      	bne.n	8007c8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c86:	2301      	movs	r3, #1
 8007c88:	e049      	b.n	8007d1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d106      	bne.n	8007ca4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f7fa fa56 	bl	8002150 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2202      	movs	r2, #2
 8007ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	3304      	adds	r3, #4
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	4610      	mov	r0, r2
 8007cb8:	f000 f910 	bl	8007edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3708      	adds	r7, #8
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
	...

08007d28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b085      	sub	sp, #20
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d001      	beq.n	8007d40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e06a      	b.n	8007e16 <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a35      	ldr	r2, [pc, #212]	@ (8007e24 <HAL_TIM_Base_Start+0xfc>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d040      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a34      	ldr	r2, [pc, #208]	@ (8007e28 <HAL_TIM_Base_Start+0x100>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d03b      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d64:	d036      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007d6e:	d031      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a2d      	ldr	r2, [pc, #180]	@ (8007e2c <HAL_TIM_Base_Start+0x104>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d02c      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a2c      	ldr	r2, [pc, #176]	@ (8007e30 <HAL_TIM_Base_Start+0x108>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d027      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a2a      	ldr	r2, [pc, #168]	@ (8007e34 <HAL_TIM_Base_Start+0x10c>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d022      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a29      	ldr	r2, [pc, #164]	@ (8007e38 <HAL_TIM_Base_Start+0x110>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d01d      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a27      	ldr	r2, [pc, #156]	@ (8007e3c <HAL_TIM_Base_Start+0x114>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d018      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a26      	ldr	r2, [pc, #152]	@ (8007e40 <HAL_TIM_Base_Start+0x118>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d013      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a24      	ldr	r2, [pc, #144]	@ (8007e44 <HAL_TIM_Base_Start+0x11c>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d00e      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a23      	ldr	r2, [pc, #140]	@ (8007e48 <HAL_TIM_Base_Start+0x120>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d009      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a21      	ldr	r2, [pc, #132]	@ (8007e4c <HAL_TIM_Base_Start+0x124>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d004      	beq.n	8007dd4 <HAL_TIM_Base_Start+0xac>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a20      	ldr	r2, [pc, #128]	@ (8007e50 <HAL_TIM_Base_Start+0x128>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d115      	bne.n	8007e00 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	689a      	ldr	r2, [r3, #8]
 8007dda:	4b1e      	ldr	r3, [pc, #120]	@ (8007e54 <HAL_TIM_Base_Start+0x12c>)
 8007ddc:	4013      	ands	r3, r2
 8007dde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2b06      	cmp	r3, #6
 8007de4:	d015      	beq.n	8007e12 <HAL_TIM_Base_Start+0xea>
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dec:	d011      	beq.n	8007e12 <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f042 0201 	orr.w	r2, r2, #1
 8007dfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dfe:	e008      	b.n	8007e12 <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f042 0201 	orr.w	r2, r2, #1
 8007e0e:	601a      	str	r2, [r3, #0]
 8007e10:	e000      	b.n	8007e14 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e12:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e14:	2300      	movs	r3, #0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3714      	adds	r7, #20
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	40012c00 	.word	0x40012c00
 8007e28:	50012c00 	.word	0x50012c00
 8007e2c:	40000400 	.word	0x40000400
 8007e30:	50000400 	.word	0x50000400
 8007e34:	40000800 	.word	0x40000800
 8007e38:	50000800 	.word	0x50000800
 8007e3c:	40000c00 	.word	0x40000c00
 8007e40:	50000c00 	.word	0x50000c00
 8007e44:	40013400 	.word	0x40013400
 8007e48:	50013400 	.word	0x50013400
 8007e4c:	40014000 	.word	0x40014000
 8007e50:	50014000 	.word	0x50014000
 8007e54:	00010007 	.word	0x00010007

08007e58 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d101      	bne.n	8007e70 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007e6c:	2302      	movs	r3, #2
 8007e6e:	e031      	b.n	8007ed4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2202      	movs	r2, #2
 8007e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007e80:	6839      	ldr	r1, [r7, #0]
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 f92a 	bl	80080dc <TIM_SlaveTimer_SetConfig>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d009      	beq.n	8007ea2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2201      	movs	r2, #1
 8007e92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	e018      	b.n	8007ed4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68da      	ldr	r2, [r3, #12]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007eb0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	68da      	ldr	r2, [r3, #12]
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007ec0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007ed2:	2300      	movs	r3, #0
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	3708      	adds	r7, #8
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}

08007edc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	4a6b      	ldr	r2, [pc, #428]	@ (800809c <TIM_Base_SetConfig+0x1c0>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d02b      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	4a6a      	ldr	r2, [pc, #424]	@ (80080a0 <TIM_Base_SetConfig+0x1c4>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d027      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f02:	d023      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f0a:	d01f      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	4a65      	ldr	r2, [pc, #404]	@ (80080a4 <TIM_Base_SetConfig+0x1c8>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d01b      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a64      	ldr	r2, [pc, #400]	@ (80080a8 <TIM_Base_SetConfig+0x1cc>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d017      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a63      	ldr	r2, [pc, #396]	@ (80080ac <TIM_Base_SetConfig+0x1d0>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d013      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	4a62      	ldr	r2, [pc, #392]	@ (80080b0 <TIM_Base_SetConfig+0x1d4>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d00f      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a61      	ldr	r2, [pc, #388]	@ (80080b4 <TIM_Base_SetConfig+0x1d8>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d00b      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	4a60      	ldr	r2, [pc, #384]	@ (80080b8 <TIM_Base_SetConfig+0x1dc>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d007      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	4a5f      	ldr	r2, [pc, #380]	@ (80080bc <TIM_Base_SetConfig+0x1e0>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d003      	beq.n	8007f4c <TIM_Base_SetConfig+0x70>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	4a5e      	ldr	r2, [pc, #376]	@ (80080c0 <TIM_Base_SetConfig+0x1e4>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d108      	bne.n	8007f5e <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	68fa      	ldr	r2, [r7, #12]
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a4e      	ldr	r2, [pc, #312]	@ (800809c <TIM_Base_SetConfig+0x1c0>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d043      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	4a4d      	ldr	r2, [pc, #308]	@ (80080a0 <TIM_Base_SetConfig+0x1c4>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d03f      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f74:	d03b      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f7c:	d037      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	4a48      	ldr	r2, [pc, #288]	@ (80080a4 <TIM_Base_SetConfig+0x1c8>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d033      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4a47      	ldr	r2, [pc, #284]	@ (80080a8 <TIM_Base_SetConfig+0x1cc>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d02f      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	4a46      	ldr	r2, [pc, #280]	@ (80080ac <TIM_Base_SetConfig+0x1d0>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d02b      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	4a45      	ldr	r2, [pc, #276]	@ (80080b0 <TIM_Base_SetConfig+0x1d4>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d027      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	4a44      	ldr	r2, [pc, #272]	@ (80080b4 <TIM_Base_SetConfig+0x1d8>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d023      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	4a43      	ldr	r2, [pc, #268]	@ (80080b8 <TIM_Base_SetConfig+0x1dc>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d01f      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	4a42      	ldr	r2, [pc, #264]	@ (80080bc <TIM_Base_SetConfig+0x1e0>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d01b      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	4a41      	ldr	r2, [pc, #260]	@ (80080c0 <TIM_Base_SetConfig+0x1e4>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d017      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	4a40      	ldr	r2, [pc, #256]	@ (80080c4 <TIM_Base_SetConfig+0x1e8>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d013      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	4a3f      	ldr	r2, [pc, #252]	@ (80080c8 <TIM_Base_SetConfig+0x1ec>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d00f      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	4a3e      	ldr	r2, [pc, #248]	@ (80080cc <TIM_Base_SetConfig+0x1f0>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d00b      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	4a3d      	ldr	r2, [pc, #244]	@ (80080d0 <TIM_Base_SetConfig+0x1f4>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d007      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4a3c      	ldr	r2, [pc, #240]	@ (80080d4 <TIM_Base_SetConfig+0x1f8>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d003      	beq.n	8007fee <TIM_Base_SetConfig+0x112>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	4a3b      	ldr	r2, [pc, #236]	@ (80080d8 <TIM_Base_SetConfig+0x1fc>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d108      	bne.n	8008000 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	68fa      	ldr	r2, [r7, #12]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	695b      	ldr	r3, [r3, #20]
 800800a:	4313      	orrs	r3, r2
 800800c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	689a      	ldr	r2, [r3, #8]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a1e      	ldr	r2, [pc, #120]	@ (800809c <TIM_Base_SetConfig+0x1c0>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d023      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a1d      	ldr	r2, [pc, #116]	@ (80080a0 <TIM_Base_SetConfig+0x1c4>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d01f      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	4a22      	ldr	r2, [pc, #136]	@ (80080bc <TIM_Base_SetConfig+0x1e0>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d01b      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a21      	ldr	r2, [pc, #132]	@ (80080c0 <TIM_Base_SetConfig+0x1e4>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d017      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a20      	ldr	r2, [pc, #128]	@ (80080c4 <TIM_Base_SetConfig+0x1e8>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d013      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4a1f      	ldr	r2, [pc, #124]	@ (80080c8 <TIM_Base_SetConfig+0x1ec>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d00f      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a1e      	ldr	r2, [pc, #120]	@ (80080cc <TIM_Base_SetConfig+0x1f0>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d00b      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	4a1d      	ldr	r2, [pc, #116]	@ (80080d0 <TIM_Base_SetConfig+0x1f4>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d007      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a1c      	ldr	r2, [pc, #112]	@ (80080d4 <TIM_Base_SetConfig+0x1f8>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d003      	beq.n	800806e <TIM_Base_SetConfig+0x192>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4a1b      	ldr	r2, [pc, #108]	@ (80080d8 <TIM_Base_SetConfig+0x1fc>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d103      	bne.n	8008076 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	691a      	ldr	r2, [r3, #16]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f043 0204 	orr.w	r2, r3, #4
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2201      	movs	r2, #1
 8008086:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	68fa      	ldr	r2, [r7, #12]
 800808c:	601a      	str	r2, [r3, #0]
}
 800808e:	bf00      	nop
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	40012c00 	.word	0x40012c00
 80080a0:	50012c00 	.word	0x50012c00
 80080a4:	40000400 	.word	0x40000400
 80080a8:	50000400 	.word	0x50000400
 80080ac:	40000800 	.word	0x40000800
 80080b0:	50000800 	.word	0x50000800
 80080b4:	40000c00 	.word	0x40000c00
 80080b8:	50000c00 	.word	0x50000c00
 80080bc:	40013400 	.word	0x40013400
 80080c0:	50013400 	.word	0x50013400
 80080c4:	40014000 	.word	0x40014000
 80080c8:	50014000 	.word	0x50014000
 80080cc:	40014400 	.word	0x40014400
 80080d0:	50014400 	.word	0x50014400
 80080d4:	40014800 	.word	0x40014800
 80080d8:	50014800 	.word	0x50014800

080080dc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b086      	sub	sp, #24
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80080f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080fc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	4313      	orrs	r3, r2
 8008106:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800810e:	f023 0307 	bic.w	r3, r3, #7
 8008112:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	4313      	orrs	r3, r2
 800811c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	693a      	ldr	r2, [r7, #16]
 8008124:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	4a4e      	ldr	r2, [pc, #312]	@ (8008264 <TIM_SlaveTimer_SetConfig+0x188>)
 800812c:	4293      	cmp	r3, r2
 800812e:	f000 8092 	beq.w	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 8008132:	4a4c      	ldr	r2, [pc, #304]	@ (8008264 <TIM_SlaveTimer_SetConfig+0x188>)
 8008134:	4293      	cmp	r3, r2
 8008136:	f200 808b 	bhi.w	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 800813a:	4a4b      	ldr	r2, [pc, #300]	@ (8008268 <TIM_SlaveTimer_SetConfig+0x18c>)
 800813c:	4293      	cmp	r3, r2
 800813e:	f000 808a 	beq.w	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 8008142:	4a49      	ldr	r2, [pc, #292]	@ (8008268 <TIM_SlaveTimer_SetConfig+0x18c>)
 8008144:	4293      	cmp	r3, r2
 8008146:	f200 8083 	bhi.w	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 800814a:	4a48      	ldr	r2, [pc, #288]	@ (800826c <TIM_SlaveTimer_SetConfig+0x190>)
 800814c:	4293      	cmp	r3, r2
 800814e:	f000 8082 	beq.w	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 8008152:	4a46      	ldr	r2, [pc, #280]	@ (800826c <TIM_SlaveTimer_SetConfig+0x190>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d87b      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 8008158:	4a45      	ldr	r2, [pc, #276]	@ (8008270 <TIM_SlaveTimer_SetConfig+0x194>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d07b      	beq.n	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 800815e:	4a44      	ldr	r2, [pc, #272]	@ (8008270 <TIM_SlaveTimer_SetConfig+0x194>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d875      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 8008164:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008168:	d075      	beq.n	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 800816a:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800816e:	d86f      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 8008170:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008174:	d06f      	beq.n	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 8008176:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800817a:	d869      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 800817c:	2b70      	cmp	r3, #112	@ 0x70
 800817e:	d01a      	beq.n	80081b6 <TIM_SlaveTimer_SetConfig+0xda>
 8008180:	2b70      	cmp	r3, #112	@ 0x70
 8008182:	d865      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 8008184:	2b60      	cmp	r3, #96	@ 0x60
 8008186:	d059      	beq.n	800823c <TIM_SlaveTimer_SetConfig+0x160>
 8008188:	2b60      	cmp	r3, #96	@ 0x60
 800818a:	d861      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 800818c:	2b50      	cmp	r3, #80	@ 0x50
 800818e:	d04b      	beq.n	8008228 <TIM_SlaveTimer_SetConfig+0x14c>
 8008190:	2b50      	cmp	r3, #80	@ 0x50
 8008192:	d85d      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 8008194:	2b40      	cmp	r3, #64	@ 0x40
 8008196:	d019      	beq.n	80081cc <TIM_SlaveTimer_SetConfig+0xf0>
 8008198:	2b40      	cmp	r3, #64	@ 0x40
 800819a:	d859      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 800819c:	2b30      	cmp	r3, #48	@ 0x30
 800819e:	d05a      	beq.n	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 80081a0:	2b30      	cmp	r3, #48	@ 0x30
 80081a2:	d855      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 80081a4:	2b20      	cmp	r3, #32
 80081a6:	d056      	beq.n	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 80081a8:	2b20      	cmp	r3, #32
 80081aa:	d851      	bhi.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d052      	beq.n	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 80081b0:	2b10      	cmp	r3, #16
 80081b2:	d050      	beq.n	8008256 <TIM_SlaveTimer_SetConfig+0x17a>
 80081b4:	e04c      	b.n	8008250 <TIM_SlaveTimer_SetConfig+0x174>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80081c6:	f000 f915 	bl	80083f4 <TIM_ETR_SetConfig>
      break;
 80081ca:	e045      	b.n	8008258 <TIM_SlaveTimer_SetConfig+0x17c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b05      	cmp	r3, #5
 80081d2:	d004      	beq.n	80081de <TIM_SlaveTimer_SetConfig+0x102>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80081d8:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 80081dc:	d101      	bne.n	80081e2 <TIM_SlaveTimer_SetConfig+0x106>
      {
        return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e03b      	b.n	800825a <TIM_SlaveTimer_SetConfig+0x17e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	6a1b      	ldr	r3, [r3, #32]
 80081e8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	6a1a      	ldr	r2, [r3, #32]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f022 0201 	bic.w	r2, r2, #1
 80081f8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008208:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	691b      	ldr	r3, [r3, #16]
 800820e:	011b      	lsls	r3, r3, #4
 8008210:	68ba      	ldr	r2, [r7, #8]
 8008212:	4313      	orrs	r3, r2
 8008214:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	68ba      	ldr	r2, [r7, #8]
 800821c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	621a      	str	r2, [r3, #32]
      break;
 8008226:	e017      	b.n	8008258 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008234:	461a      	mov	r2, r3
 8008236:	f000 f81d 	bl	8008274 <TIM_TI1_ConfigInputStage>
      break;
 800823a:	e00d      	b.n	8008258 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008248:	461a      	mov	r2, r3
 800824a:	f000 f885 	bl	8008358 <TIM_TI2_ConfigInputStage>
      break;
 800824e:	e003      	b.n	8008258 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	75fb      	strb	r3, [r7, #23]
      break;
 8008254:	e000      	b.n	8008258 <TIM_SlaveTimer_SetConfig+0x17c>
      break;
 8008256:	bf00      	nop
  }

  return status;
 8008258:	7dfb      	ldrb	r3, [r7, #23]
}
 800825a:	4618      	mov	r0, r3
 800825c:	3718      	adds	r7, #24
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	00100070 	.word	0x00100070
 8008268:	00100040 	.word	0x00100040
 800826c:	00100030 	.word	0x00100030
 8008270:	00100020 	.word	0x00100020

08008274 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008274:	b480      	push	{r7}
 8008276:	b087      	sub	sp, #28
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6a1b      	ldr	r3, [r3, #32]
 8008284:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	6a1b      	ldr	r3, [r3, #32]
 800828a:	f023 0201 	bic.w	r2, r3, #1
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	4a26      	ldr	r2, [pc, #152]	@ (8008330 <TIM_TI1_ConfigInputStage+0xbc>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d023      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	4a25      	ldr	r2, [pc, #148]	@ (8008334 <TIM_TI1_ConfigInputStage+0xc0>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d01f      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	4a24      	ldr	r2, [pc, #144]	@ (8008338 <TIM_TI1_ConfigInputStage+0xc4>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d01b      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	4a23      	ldr	r2, [pc, #140]	@ (800833c <TIM_TI1_ConfigInputStage+0xc8>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d017      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	4a22      	ldr	r2, [pc, #136]	@ (8008340 <TIM_TI1_ConfigInputStage+0xcc>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d013      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	4a21      	ldr	r2, [pc, #132]	@ (8008344 <TIM_TI1_ConfigInputStage+0xd0>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d00f      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	4a20      	ldr	r2, [pc, #128]	@ (8008348 <TIM_TI1_ConfigInputStage+0xd4>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d00b      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	4a1f      	ldr	r2, [pc, #124]	@ (800834c <TIM_TI1_ConfigInputStage+0xd8>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d007      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	4a1e      	ldr	r2, [pc, #120]	@ (8008350 <TIM_TI1_ConfigInputStage+0xdc>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d003      	beq.n	80082e2 <TIM_TI1_ConfigInputStage+0x6e>
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	4a1d      	ldr	r2, [pc, #116]	@ (8008354 <TIM_TI1_ConfigInputStage+0xe0>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d105      	bne.n	80082ee <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6a1b      	ldr	r3, [r3, #32]
 80082e6:	f023 0204 	bic.w	r2, r3, #4
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	699b      	ldr	r3, [r3, #24]
 80082f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	011b      	lsls	r3, r3, #4
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	4313      	orrs	r3, r2
 8008304:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	f023 030a 	bic.w	r3, r3, #10
 800830c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800830e:	697a      	ldr	r2, [r7, #20]
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	4313      	orrs	r3, r2
 8008314:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	693a      	ldr	r2, [r7, #16]
 800831a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	697a      	ldr	r2, [r7, #20]
 8008320:	621a      	str	r2, [r3, #32]
}
 8008322:	bf00      	nop
 8008324:	371c      	adds	r7, #28
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	40012c00 	.word	0x40012c00
 8008334:	50012c00 	.word	0x50012c00
 8008338:	40013400 	.word	0x40013400
 800833c:	50013400 	.word	0x50013400
 8008340:	40014000 	.word	0x40014000
 8008344:	50014000 	.word	0x50014000
 8008348:	40014400 	.word	0x40014400
 800834c:	50014400 	.word	0x50014400
 8008350:	40014800 	.word	0x40014800
 8008354:	50014800 	.word	0x50014800

08008358 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008358:	b480      	push	{r7}
 800835a:	b087      	sub	sp, #28
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	6a1b      	ldr	r3, [r3, #32]
 8008368:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	6a1b      	ldr	r3, [r3, #32]
 800836e:	f023 0210 	bic.w	r2, r3, #16
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	4a1a      	ldr	r2, [pc, #104]	@ (80083e4 <TIM_TI2_ConfigInputStage+0x8c>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d00b      	beq.n	8008396 <TIM_TI2_ConfigInputStage+0x3e>
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	4a19      	ldr	r2, [pc, #100]	@ (80083e8 <TIM_TI2_ConfigInputStage+0x90>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d007      	beq.n	8008396 <TIM_TI2_ConfigInputStage+0x3e>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	4a18      	ldr	r2, [pc, #96]	@ (80083ec <TIM_TI2_ConfigInputStage+0x94>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d003      	beq.n	8008396 <TIM_TI2_ConfigInputStage+0x3e>
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	4a17      	ldr	r2, [pc, #92]	@ (80083f0 <TIM_TI2_ConfigInputStage+0x98>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d105      	bne.n	80083a2 <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80083ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	031b      	lsls	r3, r3, #12
 80083b4:	693a      	ldr	r2, [r7, #16]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80083c0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	011b      	lsls	r3, r3, #4
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	693a      	ldr	r2, [r7, #16]
 80083d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	697a      	ldr	r2, [r7, #20]
 80083d6:	621a      	str	r2, [r3, #32]
}
 80083d8:	bf00      	nop
 80083da:	371c      	adds	r7, #28
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr
 80083e4:	40012c00 	.word	0x40012c00
 80083e8:	50012c00 	.word	0x50012c00
 80083ec:	40013400 	.word	0x40013400
 80083f0:	50013400 	.word	0x50013400

080083f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b087      	sub	sp, #28
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	60f8      	str	r0, [r7, #12]
 80083fc:	60b9      	str	r1, [r7, #8]
 80083fe:	607a      	str	r2, [r7, #4]
 8008400:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800840e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	021a      	lsls	r2, r3, #8
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	431a      	orrs	r2, r3
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	4313      	orrs	r3, r2
 800841c:	697a      	ldr	r2, [r7, #20]
 800841e:	4313      	orrs	r3, r2
 8008420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	697a      	ldr	r2, [r7, #20]
 8008426:	609a      	str	r2, [r3, #8]
}
 8008428:	bf00      	nop
 800842a:	371c      	adds	r7, #28
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr

08008434 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008444:	2b01      	cmp	r3, #1
 8008446:	d101      	bne.n	800844c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008448:	2302      	movs	r3, #2
 800844a:	e097      	b.n	800857c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2202      	movs	r2, #2
 8008458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a45      	ldr	r2, [pc, #276]	@ (8008588 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d00e      	beq.n	8008494 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a44      	ldr	r2, [pc, #272]	@ (800858c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d009      	beq.n	8008494 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a42      	ldr	r2, [pc, #264]	@ (8008590 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d004      	beq.n	8008494 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a41      	ldr	r2, [pc, #260]	@ (8008594 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d108      	bne.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800849a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80084ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a2f      	ldr	r2, [pc, #188]	@ (8008588 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d040      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a2e      	ldr	r2, [pc, #184]	@ (800858c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d03b      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084e0:	d036      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80084ea:	d031      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a29      	ldr	r2, [pc, #164]	@ (8008598 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d02c      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a28      	ldr	r2, [pc, #160]	@ (800859c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d027      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a26      	ldr	r2, [pc, #152]	@ (80085a0 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d022      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a25      	ldr	r2, [pc, #148]	@ (80085a4 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d01d      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a23      	ldr	r2, [pc, #140]	@ (80085a8 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d018      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a22      	ldr	r2, [pc, #136]	@ (80085ac <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d013      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a18      	ldr	r2, [pc, #96]	@ (8008590 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d00e      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a17      	ldr	r2, [pc, #92]	@ (8008594 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d009      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a1b      	ldr	r2, [pc, #108]	@ (80085b0 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d004      	beq.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a1a      	ldr	r2, [pc, #104]	@ (80085b4 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d10c      	bne.n	800856a <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008556:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	4313      	orrs	r3, r2
 8008560:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	68ba      	ldr	r2, [r7, #8]
 8008568:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2201      	movs	r2, #1
 800856e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3714      	adds	r7, #20
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr
 8008588:	40012c00 	.word	0x40012c00
 800858c:	50012c00 	.word	0x50012c00
 8008590:	40013400 	.word	0x40013400
 8008594:	50013400 	.word	0x50013400
 8008598:	40000400 	.word	0x40000400
 800859c:	50000400 	.word	0x50000400
 80085a0:	40000800 	.word	0x40000800
 80085a4:	50000800 	.word	0x50000800
 80085a8:	40000c00 	.word	0x40000c00
 80085ac:	50000c00 	.word	0x50000c00
 80085b0:	40014000 	.word	0x40014000
 80085b4:	50014000 	.word	0x50014000

080085b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b082      	sub	sp, #8
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d101      	bne.n	80085ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80085c6:	2301      	movs	r3, #1
 80085c8:	e042      	b.n	8008650 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d106      	bne.n	80085e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f7f9 fe01 	bl	80021e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2224      	movs	r2, #36	@ 0x24
 80085e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f022 0201 	bic.w	r2, r2, #1
 80085f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d002      	beq.n	8008608 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 fa68 	bl	8008ad8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 f8c3 	bl	8008794 <UART_SetConfig>
 800860e:	4603      	mov	r3, r0
 8008610:	2b01      	cmp	r3, #1
 8008612:	d101      	bne.n	8008618 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008614:	2301      	movs	r3, #1
 8008616:	e01b      	b.n	8008650 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	685a      	ldr	r2, [r3, #4]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008626:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	689a      	ldr	r2, [r3, #8]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008636:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f042 0201 	orr.w	r2, r2, #1
 8008646:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fae7 	bl	8008c1c <UART_CheckIdleState>
 800864e:	4603      	mov	r3, r0
}
 8008650:	4618      	mov	r0, r3
 8008652:	3708      	adds	r7, #8
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b08a      	sub	sp, #40	@ 0x28
 800865c:	af02      	add	r7, sp, #8
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	60b9      	str	r1, [r7, #8]
 8008662:	603b      	str	r3, [r7, #0]
 8008664:	4613      	mov	r3, r2
 8008666:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800866e:	2b20      	cmp	r3, #32
 8008670:	f040 808b 	bne.w	800878a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d002      	beq.n	8008680 <HAL_UART_Transmit+0x28>
 800867a:	88fb      	ldrh	r3, [r7, #6]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d101      	bne.n	8008684 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e083      	b.n	800878c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800868e:	2b80      	cmp	r3, #128	@ 0x80
 8008690:	d107      	bne.n	80086a2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	689a      	ldr	r2, [r3, #8]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80086a0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2200      	movs	r2, #0
 80086a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	2221      	movs	r2, #33	@ 0x21
 80086ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086b2:	f7fa f965 	bl	8002980 <HAL_GetTick>
 80086b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	88fa      	ldrh	r2, [r7, #6]
 80086bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	88fa      	ldrh	r2, [r7, #6]
 80086c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	689b      	ldr	r3, [r3, #8]
 80086cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086d0:	d108      	bne.n	80086e4 <HAL_UART_Transmit+0x8c>
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d104      	bne.n	80086e4 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 80086da:	2300      	movs	r3, #0
 80086dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	61bb      	str	r3, [r7, #24]
 80086e2:	e003      	b.n	80086ec <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80086e8:	2300      	movs	r3, #0
 80086ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80086ec:	e030      	b.n	8008750 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	2200      	movs	r2, #0
 80086f6:	2180      	movs	r1, #128	@ 0x80
 80086f8:	68f8      	ldr	r0, [r7, #12]
 80086fa:	f000 fb39 	bl	8008d70 <UART_WaitOnFlagUntilTimeout>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d005      	beq.n	8008710 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2220      	movs	r2, #32
 8008708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e03d      	b.n	800878c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8008710:	69fb      	ldr	r3, [r7, #28]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d10b      	bne.n	800872e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	881b      	ldrh	r3, [r3, #0]
 800871a:	461a      	mov	r2, r3
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008724:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008726:	69bb      	ldr	r3, [r7, #24]
 8008728:	3302      	adds	r3, #2
 800872a:	61bb      	str	r3, [r7, #24]
 800872c:	e007      	b.n	800873e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800872e:	69fb      	ldr	r3, [r7, #28]
 8008730:	781a      	ldrb	r2, [r3, #0]
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008738:	69fb      	ldr	r3, [r7, #28]
 800873a:	3301      	adds	r3, #1
 800873c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008744:	b29b      	uxth	r3, r3
 8008746:	3b01      	subs	r3, #1
 8008748:	b29a      	uxth	r2, r3
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008756:	b29b      	uxth	r3, r3
 8008758:	2b00      	cmp	r3, #0
 800875a:	d1c8      	bne.n	80086ee <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	9300      	str	r3, [sp, #0]
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	2200      	movs	r2, #0
 8008764:	2140      	movs	r1, #64	@ 0x40
 8008766:	68f8      	ldr	r0, [r7, #12]
 8008768:	f000 fb02 	bl	8008d70 <UART_WaitOnFlagUntilTimeout>
 800876c:	4603      	mov	r3, r0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d005      	beq.n	800877e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2220      	movs	r2, #32
 8008776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800877a:	2303      	movs	r3, #3
 800877c:	e006      	b.n	800878c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2220      	movs	r2, #32
 8008782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008786:	2300      	movs	r3, #0
 8008788:	e000      	b.n	800878c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800878a:	2302      	movs	r3, #2
  }
}
 800878c:	4618      	mov	r0, r3
 800878e:	3720      	adds	r7, #32
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008798:	b094      	sub	sp, #80	@ 0x50
 800879a:	af00      	add	r7, sp, #0
 800879c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800879e:	2300      	movs	r3, #0
 80087a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80087a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	4b7e      	ldr	r3, [pc, #504]	@ (80089a4 <UART_SetConfig+0x210>)
 80087aa:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ae:	689a      	ldr	r2, [r3, #8]
 80087b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087b2:	691b      	ldr	r3, [r3, #16]
 80087b4:	431a      	orrs	r2, r3
 80087b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087b8:	695b      	ldr	r3, [r3, #20]
 80087ba:	431a      	orrs	r2, r3
 80087bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087be:	69db      	ldr	r3, [r3, #28]
 80087c0:	4313      	orrs	r3, r2
 80087c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4977      	ldr	r1, [pc, #476]	@ (80089a8 <UART_SetConfig+0x214>)
 80087cc:	4019      	ands	r1, r3
 80087ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d0:	681a      	ldr	r2, [r3, #0]
 80087d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087d4:	430b      	orrs	r3, r1
 80087d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80087e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e4:	68d9      	ldr	r1, [r3, #12]
 80087e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	ea40 0301 	orr.w	r3, r0, r1
 80087ee:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80087f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f2:	699b      	ldr	r3, [r3, #24]
 80087f4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80087f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	4b6a      	ldr	r3, [pc, #424]	@ (80089a4 <UART_SetConfig+0x210>)
 80087fc:	429a      	cmp	r2, r3
 80087fe:	d009      	beq.n	8008814 <UART_SetConfig+0x80>
 8008800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	4b69      	ldr	r3, [pc, #420]	@ (80089ac <UART_SetConfig+0x218>)
 8008806:	429a      	cmp	r2, r3
 8008808:	d004      	beq.n	8008814 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800880a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800880c:	6a1a      	ldr	r2, [r3, #32]
 800880e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008810:	4313      	orrs	r3, r2
 8008812:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800881e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8008822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008828:	430b      	orrs	r3, r1
 800882a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800882c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008832:	f023 000f 	bic.w	r0, r3, #15
 8008836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008838:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800883a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	ea40 0301 	orr.w	r3, r0, r1
 8008842:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	4b59      	ldr	r3, [pc, #356]	@ (80089b0 <UART_SetConfig+0x21c>)
 800884a:	429a      	cmp	r2, r3
 800884c:	d102      	bne.n	8008854 <UART_SetConfig+0xc0>
 800884e:	2301      	movs	r3, #1
 8008850:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008852:	e029      	b.n	80088a8 <UART_SetConfig+0x114>
 8008854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	4b56      	ldr	r3, [pc, #344]	@ (80089b4 <UART_SetConfig+0x220>)
 800885a:	429a      	cmp	r2, r3
 800885c:	d102      	bne.n	8008864 <UART_SetConfig+0xd0>
 800885e:	2302      	movs	r3, #2
 8008860:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008862:	e021      	b.n	80088a8 <UART_SetConfig+0x114>
 8008864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	4b53      	ldr	r3, [pc, #332]	@ (80089b8 <UART_SetConfig+0x224>)
 800886a:	429a      	cmp	r2, r3
 800886c:	d102      	bne.n	8008874 <UART_SetConfig+0xe0>
 800886e:	2304      	movs	r3, #4
 8008870:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008872:	e019      	b.n	80088a8 <UART_SetConfig+0x114>
 8008874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	4b50      	ldr	r3, [pc, #320]	@ (80089bc <UART_SetConfig+0x228>)
 800887a:	429a      	cmp	r2, r3
 800887c:	d102      	bne.n	8008884 <UART_SetConfig+0xf0>
 800887e:	2308      	movs	r3, #8
 8008880:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008882:	e011      	b.n	80088a8 <UART_SetConfig+0x114>
 8008884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	4b4d      	ldr	r3, [pc, #308]	@ (80089c0 <UART_SetConfig+0x22c>)
 800888a:	429a      	cmp	r2, r3
 800888c:	d102      	bne.n	8008894 <UART_SetConfig+0x100>
 800888e:	2310      	movs	r3, #16
 8008890:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008892:	e009      	b.n	80088a8 <UART_SetConfig+0x114>
 8008894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	4b42      	ldr	r3, [pc, #264]	@ (80089a4 <UART_SetConfig+0x210>)
 800889a:	429a      	cmp	r2, r3
 800889c:	d102      	bne.n	80088a4 <UART_SetConfig+0x110>
 800889e:	2320      	movs	r3, #32
 80088a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088a2:	e001      	b.n	80088a8 <UART_SetConfig+0x114>
 80088a4:	2300      	movs	r3, #0
 80088a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80088a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	4b3d      	ldr	r3, [pc, #244]	@ (80089a4 <UART_SetConfig+0x210>)
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d005      	beq.n	80088be <UART_SetConfig+0x12a>
 80088b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	4b3d      	ldr	r3, [pc, #244]	@ (80089ac <UART_SetConfig+0x218>)
 80088b8:	429a      	cmp	r2, r3
 80088ba:	f040 8085 	bne.w	80089c8 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80088be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088c0:	2200      	movs	r2, #0
 80088c2:	623b      	str	r3, [r7, #32]
 80088c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80088c6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80088ca:	f7fd fec3 	bl	8006654 <HAL_RCCEx_GetPeriphCLKFreq>
 80088ce:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80088d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	f000 80e8 	beq.w	8008aa8 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80088d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088dc:	4a39      	ldr	r2, [pc, #228]	@ (80089c4 <UART_SetConfig+0x230>)
 80088de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088e2:	461a      	mov	r2, r3
 80088e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80088ea:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ee:	685a      	ldr	r2, [r3, #4]
 80088f0:	4613      	mov	r3, r2
 80088f2:	005b      	lsls	r3, r3, #1
 80088f4:	4413      	add	r3, r2
 80088f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d305      	bcc.n	8008908 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80088fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008902:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008904:	429a      	cmp	r2, r3
 8008906:	d903      	bls.n	8008910 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8008908:	2301      	movs	r3, #1
 800890a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800890e:	e048      	b.n	80089a2 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008912:	2200      	movs	r2, #0
 8008914:	61bb      	str	r3, [r7, #24]
 8008916:	61fa      	str	r2, [r7, #28]
 8008918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800891a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800891c:	4a29      	ldr	r2, [pc, #164]	@ (80089c4 <UART_SetConfig+0x230>)
 800891e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008922:	b29b      	uxth	r3, r3
 8008924:	2200      	movs	r2, #0
 8008926:	613b      	str	r3, [r7, #16]
 8008928:	617a      	str	r2, [r7, #20]
 800892a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800892e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008932:	f7f8 fa5b 	bl	8000dec <__aeabi_uldivmod>
 8008936:	4602      	mov	r2, r0
 8008938:	460b      	mov	r3, r1
 800893a:	4610      	mov	r0, r2
 800893c:	4619      	mov	r1, r3
 800893e:	f04f 0200 	mov.w	r2, #0
 8008942:	f04f 0300 	mov.w	r3, #0
 8008946:	020b      	lsls	r3, r1, #8
 8008948:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800894c:	0202      	lsls	r2, r0, #8
 800894e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008950:	6849      	ldr	r1, [r1, #4]
 8008952:	0849      	lsrs	r1, r1, #1
 8008954:	2000      	movs	r0, #0
 8008956:	460c      	mov	r4, r1
 8008958:	4605      	mov	r5, r0
 800895a:	eb12 0804 	adds.w	r8, r2, r4
 800895e:	eb43 0905 	adc.w	r9, r3, r5
 8008962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	60bb      	str	r3, [r7, #8]
 800896a:	60fa      	str	r2, [r7, #12]
 800896c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008970:	4640      	mov	r0, r8
 8008972:	4649      	mov	r1, r9
 8008974:	f7f8 fa3a 	bl	8000dec <__aeabi_uldivmod>
 8008978:	4602      	mov	r2, r0
 800897a:	460b      	mov	r3, r1
 800897c:	4613      	mov	r3, r2
 800897e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008982:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008986:	d308      	bcc.n	800899a <UART_SetConfig+0x206>
 8008988:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800898a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800898e:	d204      	bcs.n	800899a <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8008990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008996:	60da      	str	r2, [r3, #12]
 8008998:	e003      	b.n	80089a2 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800899a:	2301      	movs	r3, #1
 800899c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80089a0:	e082      	b.n	8008aa8 <UART_SetConfig+0x314>
 80089a2:	e081      	b.n	8008aa8 <UART_SetConfig+0x314>
 80089a4:	46002400 	.word	0x46002400
 80089a8:	cfff69f3 	.word	0xcfff69f3
 80089ac:	56002400 	.word	0x56002400
 80089b0:	40013800 	.word	0x40013800
 80089b4:	40004400 	.word	0x40004400
 80089b8:	40004800 	.word	0x40004800
 80089bc:	40004c00 	.word	0x40004c00
 80089c0:	40005000 	.word	0x40005000
 80089c4:	0800f444 	.word	0x0800f444
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ca:	69db      	ldr	r3, [r3, #28]
 80089cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089d0:	d13c      	bne.n	8008a4c <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80089d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089d4:	2200      	movs	r2, #0
 80089d6:	603b      	str	r3, [r7, #0]
 80089d8:	607a      	str	r2, [r7, #4]
 80089da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80089de:	f7fd fe39 	bl	8006654 <HAL_RCCEx_GetPeriphCLKFreq>
 80089e2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80089e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d05e      	beq.n	8008aa8 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ee:	4a39      	ldr	r2, [pc, #228]	@ (8008ad4 <UART_SetConfig+0x340>)
 80089f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089f4:	461a      	mov	r2, r3
 80089f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80089fc:	005a      	lsls	r2, r3, #1
 80089fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	085b      	lsrs	r3, r3, #1
 8008a04:	441a      	add	r2, r3
 8008a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a12:	2b0f      	cmp	r3, #15
 8008a14:	d916      	bls.n	8008a44 <UART_SetConfig+0x2b0>
 8008a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a1c:	d212      	bcs.n	8008a44 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a20:	b29b      	uxth	r3, r3
 8008a22:	f023 030f 	bic.w	r3, r3, #15
 8008a26:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a2a:	085b      	lsrs	r3, r3, #1
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	f003 0307 	and.w	r3, r3, #7
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008a36:	4313      	orrs	r3, r2
 8008a38:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8008a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008a40:	60da      	str	r2, [r3, #12]
 8008a42:	e031      	b.n	8008aa8 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008a4a:	e02d      	b.n	8008aa8 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8008a4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a4e:	2200      	movs	r2, #0
 8008a50:	469a      	mov	sl, r3
 8008a52:	4693      	mov	fp, r2
 8008a54:	4650      	mov	r0, sl
 8008a56:	4659      	mov	r1, fp
 8008a58:	f7fd fdfc 	bl	8006654 <HAL_RCCEx_GetPeriphCLKFreq>
 8008a5c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8008a5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d021      	beq.n	8008aa8 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a68:	4a1a      	ldr	r2, [pc, #104]	@ (8008ad4 <UART_SetConfig+0x340>)
 8008a6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a6e:	461a      	mov	r2, r3
 8008a70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a72:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	085b      	lsrs	r3, r3, #1
 8008a7c:	441a      	add	r2, r3
 8008a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a8a:	2b0f      	cmp	r3, #15
 8008a8c:	d909      	bls.n	8008aa2 <UART_SetConfig+0x30e>
 8008a8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a94:	d205      	bcs.n	8008aa2 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a98:	b29a      	uxth	r2, r3
 8008a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	60da      	str	r2, [r3, #12]
 8008aa0:	e002      	b.n	8008aa8 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aba:	2200      	movs	r2, #0
 8008abc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008ac4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3750      	adds	r7, #80	@ 0x50
 8008acc:	46bd      	mov	sp, r7
 8008ace:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ad2:	bf00      	nop
 8008ad4:	0800f444 	.word	0x0800f444

08008ad8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ae4:	f003 0308 	and.w	r3, r3, #8
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d00a      	beq.n	8008b02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	430a      	orrs	r2, r1
 8008b00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00a      	beq.n	8008b24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	430a      	orrs	r2, r1
 8008b22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b28:	f003 0302 	and.w	r3, r3, #2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d00a      	beq.n	8008b46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	430a      	orrs	r2, r1
 8008b44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b4a:	f003 0304 	and.w	r3, r3, #4
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00a      	beq.n	8008b68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	430a      	orrs	r2, r1
 8008b66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b6c:	f003 0310 	and.w	r3, r3, #16
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00a      	beq.n	8008b8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	430a      	orrs	r2, r1
 8008b88:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b8e:	f003 0320 	and.w	r3, r3, #32
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d00a      	beq.n	8008bac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	430a      	orrs	r2, r1
 8008baa:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d01a      	beq.n	8008bee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	430a      	orrs	r2, r1
 8008bcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bd6:	d10a      	bne.n	8008bee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	430a      	orrs	r2, r1
 8008bec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d00a      	beq.n	8008c10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	430a      	orrs	r2, r1
 8008c0e:	605a      	str	r2, [r3, #4]
  }
}
 8008c10:	bf00      	nop
 8008c12:	370c      	adds	r7, #12
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr

08008c1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b098      	sub	sp, #96	@ 0x60
 8008c20:	af02      	add	r7, sp, #8
 8008c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c2c:	f7f9 fea8 	bl	8002980 <HAL_GetTick>
 8008c30:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f003 0308 	and.w	r3, r3, #8
 8008c3c:	2b08      	cmp	r3, #8
 8008c3e:	d12f      	bne.n	8008ca0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c44:	9300      	str	r3, [sp, #0]
 8008c46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c48:	2200      	movs	r2, #0
 8008c4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 f88e 	bl	8008d70 <UART_WaitOnFlagUntilTimeout>
 8008c54:	4603      	mov	r3, r0
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d022      	beq.n	8008ca0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c62:	e853 3f00 	ldrex	r3, [r3]
 8008c66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	461a      	mov	r2, r3
 8008c76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c78:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c80:	e841 2300 	strex	r3, r2, [r1]
 8008c84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d1e6      	bne.n	8008c5a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2220      	movs	r2, #32
 8008c90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	e063      	b.n	8008d68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f003 0304 	and.w	r3, r3, #4
 8008caa:	2b04      	cmp	r3, #4
 8008cac:	d149      	bne.n	8008d42 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f857 	bl	8008d70 <UART_WaitOnFlagUntilTimeout>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d03c      	beq.n	8008d42 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd0:	e853 3f00 	ldrex	r3, [r3]
 8008cd4:	623b      	str	r3, [r7, #32]
   return(result);
 8008cd6:	6a3b      	ldr	r3, [r7, #32]
 8008cd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ce6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ce8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cee:	e841 2300 	strex	r3, r2, [r1]
 8008cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1e6      	bne.n	8008cc8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	3308      	adds	r3, #8
 8008d00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	e853 3f00 	ldrex	r3, [r3]
 8008d08:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f023 0301 	bic.w	r3, r3, #1
 8008d10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	3308      	adds	r3, #8
 8008d18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d1a:	61fa      	str	r2, [r7, #28]
 8008d1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1e:	69b9      	ldr	r1, [r7, #24]
 8008d20:	69fa      	ldr	r2, [r7, #28]
 8008d22:	e841 2300 	strex	r3, r2, [r1]
 8008d26:	617b      	str	r3, [r7, #20]
   return(result);
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d1e5      	bne.n	8008cfa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2220      	movs	r2, #32
 8008d32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d3e:	2303      	movs	r3, #3
 8008d40:	e012      	b.n	8008d68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2220      	movs	r2, #32
 8008d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2220      	movs	r2, #32
 8008d4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2200      	movs	r2, #0
 8008d56:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d66:	2300      	movs	r3, #0
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3758      	adds	r7, #88	@ 0x58
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}

08008d70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	60f8      	str	r0, [r7, #12]
 8008d78:	60b9      	str	r1, [r7, #8]
 8008d7a:	603b      	str	r3, [r7, #0]
 8008d7c:	4613      	mov	r3, r2
 8008d7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d80:	e04f      	b.n	8008e22 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d82:	69bb      	ldr	r3, [r7, #24]
 8008d84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d88:	d04b      	beq.n	8008e22 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d8a:	f7f9 fdf9 	bl	8002980 <HAL_GetTick>
 8008d8e:	4602      	mov	r2, r0
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	1ad3      	subs	r3, r2, r3
 8008d94:	69ba      	ldr	r2, [r7, #24]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d302      	bcc.n	8008da0 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d101      	bne.n	8008da4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008da0:	2303      	movs	r3, #3
 8008da2:	e04e      	b.n	8008e42 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 0304 	and.w	r3, r3, #4
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d037      	beq.n	8008e22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	2b80      	cmp	r3, #128	@ 0x80
 8008db6:	d034      	beq.n	8008e22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	2b40      	cmp	r3, #64	@ 0x40
 8008dbc:	d031      	beq.n	8008e22 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	69db      	ldr	r3, [r3, #28]
 8008dc4:	f003 0308 	and.w	r3, r3, #8
 8008dc8:	2b08      	cmp	r3, #8
 8008dca:	d110      	bne.n	8008dee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2208      	movs	r2, #8
 8008dd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008dd4:	68f8      	ldr	r0, [r7, #12]
 8008dd6:	f000 f838 	bl	8008e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2208      	movs	r2, #8
 8008dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2200      	movs	r2, #0
 8008de6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e029      	b.n	8008e42 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	69db      	ldr	r3, [r3, #28]
 8008df4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008dfc:	d111      	bne.n	8008e22 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e08:	68f8      	ldr	r0, [r7, #12]
 8008e0a:	f000 f81e 	bl	8008e4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2220      	movs	r2, #32
 8008e12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008e1e:	2303      	movs	r3, #3
 8008e20:	e00f      	b.n	8008e42 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	69da      	ldr	r2, [r3, #28]
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	68ba      	ldr	r2, [r7, #8]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	bf0c      	ite	eq
 8008e32:	2301      	moveq	r3, #1
 8008e34:	2300      	movne	r3, #0
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	461a      	mov	r2, r3
 8008e3a:	79fb      	ldrb	r3, [r7, #7]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d0a0      	beq.n	8008d82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e40:	2300      	movs	r3, #0
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3710      	adds	r7, #16
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}

08008e4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	b095      	sub	sp, #84	@ 0x54
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e5a:	e853 3f00 	ldrex	r3, [r3]
 8008e5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e70:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e78:	e841 2300 	strex	r3, r2, [r1]
 8008e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d1e6      	bne.n	8008e52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	3308      	adds	r3, #8
 8008e8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8c:	6a3b      	ldr	r3, [r7, #32]
 8008e8e:	e853 3f00 	ldrex	r3, [r3]
 8008e92:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e9a:	f023 0301 	bic.w	r3, r3, #1
 8008e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	3308      	adds	r3, #8
 8008ea6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ea8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008eae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008eb0:	e841 2300 	strex	r3, r2, [r1]
 8008eb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d1e3      	bne.n	8008e84 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d118      	bne.n	8008ef6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	e853 3f00 	ldrex	r3, [r3]
 8008ed0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	f023 0310 	bic.w	r3, r3, #16
 8008ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	461a      	mov	r2, r3
 8008ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ee2:	61bb      	str	r3, [r7, #24]
 8008ee4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee6:	6979      	ldr	r1, [r7, #20]
 8008ee8:	69ba      	ldr	r2, [r7, #24]
 8008eea:	e841 2300 	strex	r3, r2, [r1]
 8008eee:	613b      	str	r3, [r7, #16]
   return(result);
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1e6      	bne.n	8008ec4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2220      	movs	r2, #32
 8008efa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2200      	movs	r2, #0
 8008f02:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2200      	movs	r2, #0
 8008f08:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008f0a:	bf00      	nop
 8008f0c:	3754      	adds	r7, #84	@ 0x54
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr

08008f16 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f16:	b480      	push	{r7}
 8008f18:	b085      	sub	sp, #20
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d101      	bne.n	8008f2c <HAL_UARTEx_DisableFifoMode+0x16>
 8008f28:	2302      	movs	r3, #2
 8008f2a:	e027      	b.n	8008f7c <HAL_UARTEx_DisableFifoMode+0x66>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2201      	movs	r2, #1
 8008f30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2224      	movs	r2, #36	@ 0x24
 8008f38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f022 0201 	bic.w	r2, r2, #1
 8008f52:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008f5a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2220      	movs	r2, #32
 8008f6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f7a:	2300      	movs	r3, #0
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3714      	adds	r7, #20
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	d101      	bne.n	8008fa0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008f9c:	2302      	movs	r3, #2
 8008f9e:	e02d      	b.n	8008ffc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2224      	movs	r2, #36	@ 0x24
 8008fac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f022 0201 	bic.w	r2, r2, #1
 8008fc6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	430a      	orrs	r2, r1
 8008fda:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	f000 f84f 	bl	8009080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2220      	movs	r2, #32
 8008fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009014:	2b01      	cmp	r3, #1
 8009016:	d101      	bne.n	800901c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009018:	2302      	movs	r3, #2
 800901a:	e02d      	b.n	8009078 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2201      	movs	r2, #1
 8009020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2224      	movs	r2, #36	@ 0x24
 8009028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	681a      	ldr	r2, [r3, #0]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f022 0201 	bic.w	r2, r2, #1
 8009042:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	683a      	ldr	r2, [r7, #0]
 8009054:	430a      	orrs	r2, r1
 8009056:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 f811 	bl	8009080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	68fa      	ldr	r2, [r7, #12]
 8009064:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2220      	movs	r2, #32
 800906a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009076:	2300      	movs	r3, #0
}
 8009078:	4618      	mov	r0, r3
 800907a:	3710      	adds	r7, #16
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}

08009080 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009080:	b480      	push	{r7}
 8009082:	b085      	sub	sp, #20
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800908c:	2b00      	cmp	r3, #0
 800908e:	d108      	bne.n	80090a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2201      	movs	r2, #1
 800909c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80090a0:	e031      	b.n	8009106 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80090a2:	2308      	movs	r3, #8
 80090a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80090a6:	2308      	movs	r3, #8
 80090a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	0e5b      	lsrs	r3, r3, #25
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	f003 0307 	and.w	r3, r3, #7
 80090b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	0f5b      	lsrs	r3, r3, #29
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	f003 0307 	and.w	r3, r3, #7
 80090c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80090ca:	7bbb      	ldrb	r3, [r7, #14]
 80090cc:	7b3a      	ldrb	r2, [r7, #12]
 80090ce:	4911      	ldr	r1, [pc, #68]	@ (8009114 <UARTEx_SetNbDataToProcess+0x94>)
 80090d0:	5c8a      	ldrb	r2, [r1, r2]
 80090d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80090d6:	7b3a      	ldrb	r2, [r7, #12]
 80090d8:	490f      	ldr	r1, [pc, #60]	@ (8009118 <UARTEx_SetNbDataToProcess+0x98>)
 80090da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80090dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80090e0:	b29a      	uxth	r2, r3
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
 80090ea:	7b7a      	ldrb	r2, [r7, #13]
 80090ec:	4909      	ldr	r1, [pc, #36]	@ (8009114 <UARTEx_SetNbDataToProcess+0x94>)
 80090ee:	5c8a      	ldrb	r2, [r1, r2]
 80090f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80090f4:	7b7a      	ldrb	r2, [r7, #13]
 80090f6:	4908      	ldr	r1, [pc, #32]	@ (8009118 <UARTEx_SetNbDataToProcess+0x98>)
 80090f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80090fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80090fe:	b29a      	uxth	r2, r3
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009106:	bf00      	nop
 8009108:	3714      	adds	r7, #20
 800910a:	46bd      	mov	sp, r7
 800910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	0800f45c 	.word	0x0800f45c
 8009118:	0800f464 	.word	0x0800f464

0800911c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b08e      	sub	sp, #56	@ 0x38
 8009120:	af00      	add	r7, sp, #0
 8009122:	60f8      	str	r0, [r7, #12]
 8009124:	60b9      	str	r1, [r7, #8]
 8009126:	607a      	str	r2, [r7, #4]
 8009128:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800912a:	2234      	movs	r2, #52	@ 0x34
 800912c:	2100      	movs	r1, #0
 800912e:	68f8      	ldr	r0, [r7, #12]
 8009130:	f003 ff33 	bl	800cf9a <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	f023 0303 	bic.w	r3, r3, #3
 800913a:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	68ba      	ldr	r2, [r7, #8]
 8009140:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	687a      	ldr	r2, [r7, #4]
 8009146:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	f1a3 0208 	sub.w	r2, r3, #8
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2202      	movs	r2, #2
 8009168:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800916e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	4413      	add	r3, r2
 8009174:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8009176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009178:	3b04      	subs	r3, #4
 800917a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8009180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8009184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009188:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800918a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800918c:	3b04      	subs	r3, #4
 800918e:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8009190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009192:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800919e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 80091a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091a6:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 80091ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ae:	3304      	adds	r3, #4
 80091b0:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 80091b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 80091b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b8:	4a1f      	ldr	r2, [pc, #124]	@ (8009238 <_tx_byte_pool_create+0x11c>)
 80091ba:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	621a      	str	r2, [r3, #32]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80091c2:	f3ef 8310 	mrs	r3, PRIMASK
 80091c6:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 80091c8:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 80091ca:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 80091cc:	b672      	cpsid	i
#endif
    return(int_posture);
 80091ce:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 80091d0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	4a19      	ldr	r2, [pc, #100]	@ (800923c <_tx_byte_pool_create+0x120>)
 80091d6:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 80091d8:	4b19      	ldr	r3, [pc, #100]	@ (8009240 <_tx_byte_pool_create+0x124>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d109      	bne.n	80091f4 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 80091e0:	4a18      	ldr	r2, [pc, #96]	@ (8009244 <_tx_byte_pool_create+0x128>)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80091f2:	e011      	b.n	8009218 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 80091f4:	4b13      	ldr	r3, [pc, #76]	@ (8009244 <_tx_byte_pool_create+0x128>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 80091fa:	6a3b      	ldr	r3, [r7, #32]
 80091fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091fe:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8009200:	6a3b      	ldr	r3, [r7, #32]
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8009206:	69fb      	ldr	r3, [r7, #28]
 8009208:	68fa      	ldr	r2, [r7, #12]
 800920a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	69fa      	ldr	r2, [r7, #28]
 8009210:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	6a3a      	ldr	r2, [r7, #32]
 8009216:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8009218:	4b09      	ldr	r3, [pc, #36]	@ (8009240 <_tx_byte_pool_create+0x124>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	3301      	adds	r3, #1
 800921e:	4a08      	ldr	r2, [pc, #32]	@ (8009240 <_tx_byte_pool_create+0x124>)
 8009220:	6013      	str	r3, [r2, #0]
 8009222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009224:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	f383 8810 	msr	PRIMASK, r3
}
 800922c:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800922e:	2300      	movs	r3, #0
}
 8009230:	4618      	mov	r0, r3
 8009232:	3738      	adds	r7, #56	@ 0x38
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	ffffeeee 	.word	0xffffeeee
 800923c:	42595445 	.word	0x42595445
 8009240:	200024e0 	.word	0x200024e0
 8009244:	200024dc 	.word	0x200024dc

08009248 <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b08e      	sub	sp, #56	@ 0x38
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009252:	f3ef 8310 	mrs	r3, PRIMASK
 8009256:	61fb      	str	r3, [r7, #28]
    return(posture);
 8009258:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800925a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800925c:	b672      	cpsid	i
    return(int_posture);
 800925e:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 8009260:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009266:	4a38      	ldr	r2, [pc, #224]	@ (8009348 <_tx_event_flags_cleanup+0x100>)
 8009268:	4293      	cmp	r3, r2
 800926a:	d162      	bne.n	8009332 <_tx_event_flags_cleanup+0xea>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009272:	683a      	ldr	r2, [r7, #0]
 8009274:	429a      	cmp	r2, r3
 8009276:	d15c      	bne.n	8009332 <_tx_event_flags_cleanup+0xea>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800927c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 800927e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009280:	2b00      	cmp	r3, #0
 8009282:	d056      	beq.n	8009332 <_tx_event_flags_cleanup+0xea>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 8009284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a30      	ldr	r2, [pc, #192]	@ (800934c <_tx_event_flags_cleanup+0x104>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d151      	bne.n	8009332 <_tx_event_flags_cleanup+0xea>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800928e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009290:	695b      	ldr	r3, [r3, #20]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d04d      	beq.n	8009332 <_tx_event_flags_cleanup+0xea>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800929c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929e:	695b      	ldr	r3, [r3, #20]
 80092a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 80092a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a4:	691b      	ldr	r3, [r3, #16]
 80092a6:	62bb      	str	r3, [r7, #40]	@ 0x28

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 80092a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d020      	beq.n	80092f0 <_tx_event_flags_cleanup+0xa8>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 80092ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092b0:	3b01      	subs	r3, #1
 80092b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 80092b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092b8:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 80092ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d103      	bne.n	80092c8 <_tx_event_flags_cleanup+0x80>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 80092c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c2:	2200      	movs	r2, #0
 80092c4:	611a      	str	r2, [r3, #16]
 80092c6:	e016      	b.n	80092f6 <_tx_event_flags_cleanup+0xae>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092cc:	627b      	str	r3, [r7, #36]	@ 0x24
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092d2:	623b      	str	r3, [r7, #32]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 80092d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d6:	6a3a      	ldr	r2, [r7, #32]
 80092d8:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 80092da:	6a3b      	ldr	r3, [r7, #32]
 80092dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092de:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 80092e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d106      	bne.n	80092f6 <_tx_event_flags_cleanup+0xae>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 80092e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092ec:	611a      	str	r2, [r3, #16]
 80092ee:	e002      	b.n	80092f6 <_tx_event_flags_cleanup+0xae>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 80092f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f2:	2201      	movs	r2, #1
 80092f4:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092fa:	2b07      	cmp	r3, #7
 80092fc:	d119      	bne.n	8009332 <_tx_event_flags_cleanup+0xea>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2207      	movs	r2, #7
 8009302:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8009306:	4b12      	ldr	r3, [pc, #72]	@ (8009350 <_tx_event_flags_cleanup+0x108>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	3301      	adds	r3, #1
 800930c:	4a10      	ldr	r2, [pc, #64]	@ (8009350 <_tx_event_flags_cleanup+0x108>)
 800930e:	6013      	str	r3, [r2, #0]
 8009310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009312:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f383 8810 	msr	PRIMASK, r3
}
 800931a:	bf00      	nop
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f001 ff0d 	bl	800b13c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009322:	f3ef 8310 	mrs	r3, PRIMASK
 8009326:	617b      	str	r3, [r7, #20]
    return(posture);
 8009328:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800932a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800932c:	b672      	cpsid	i
    return(int_posture);
 800932e:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8009330:	637b      	str	r3, [r7, #52]	@ 0x34
 8009332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009334:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	f383 8810 	msr	PRIMASK, r3
}
 800933c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800933e:	bf00      	nop
 8009340:	3738      	adds	r7, #56	@ 0x38
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	08009249 	.word	0x08009249
 800934c:	4456444e 	.word	0x4456444e
 8009350:	20002584 	.word	0x20002584

08009354 <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b088      	sub	sp, #32
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 800935e:	2224      	movs	r2, #36	@ 0x24
 8009360:	2100      	movs	r1, #0
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f003 fe19 	bl	800cf9a <memset>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	683a      	ldr	r2, [r7, #0]
 800936c:	605a      	str	r2, [r3, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800936e:	f3ef 8310 	mrs	r3, PRIMASK
 8009372:	613b      	str	r3, [r7, #16]
    return(posture);
 8009374:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 8009376:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009378:	b672      	cpsid	i
    return(int_posture);
 800937a:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 800937c:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	4a18      	ldr	r2, [pc, #96]	@ (80093e4 <_tx_event_flags_create+0x90>)
 8009382:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 8009384:	4b18      	ldr	r3, [pc, #96]	@ (80093e8 <_tx_event_flags_create+0x94>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d109      	bne.n	80093a0 <_tx_event_flags_create+0x4c>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 800938c:	4a17      	ldr	r2, [pc, #92]	@ (80093ec <_tx_event_flags_create+0x98>)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6013      	str	r3, [r2, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	687a      	ldr	r2, [r7, #4]
 800939c:	61da      	str	r2, [r3, #28]
 800939e:	e011      	b.n	80093c4 <_tx_event_flags_create+0x70>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 80093a0:	4b12      	ldr	r3, [pc, #72]	@ (80093ec <_tx_event_flags_create+0x98>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 80093a6:	69bb      	ldr	r3, [r7, #24]
 80093a8:	69db      	ldr	r3, [r3, #28]
 80093aa:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 80093ac:	69bb      	ldr	r3, [r7, #24]
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	697a      	ldr	r2, [r7, #20]
 80093bc:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	69ba      	ldr	r2, [r7, #24]
 80093c2:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 80093c4:	4b08      	ldr	r3, [pc, #32]	@ (80093e8 <_tx_event_flags_create+0x94>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	3301      	adds	r3, #1
 80093ca:	4a07      	ldr	r2, [pc, #28]	@ (80093e8 <_tx_event_flags_create+0x94>)
 80093cc:	6013      	str	r3, [r2, #0]
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	f383 8810 	msr	PRIMASK, r3
}
 80093d8:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80093da:	2300      	movs	r3, #0
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3720      	adds	r7, #32
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}
 80093e4:	4456444e 	.word	0x4456444e
 80093e8:	200024c8 	.word	0x200024c8
 80093ec:	200024c4 	.word	0x200024c4

080093f0 <_tx_event_flags_get>:
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b096      	sub	sp, #88	@ 0x58
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
 80093fc:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80093fe:	f3ef 8310 	mrs	r3, PRIMASK
 8009402:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8009404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009406:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009408:	b672      	cpsid	i
    return(int_posture);
 800940a:	6a3b      	ldr	r3, [r7, #32]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 800940c:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return the actual event flags and apply delayed clearing.  */
    *actual_flags_ptr =  current_flags & ~group_ptr -> tx_event_flags_group_delayed_clear;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6a1b      	ldr	r3, [r3, #32]
 8009418:	43da      	mvns	r2, r3
 800941a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800941c:	401a      	ands	r2, r3
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	601a      	str	r2, [r3, #0]

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f003 0302 	and.w	r3, r3, #2
 8009428:	643b      	str	r3, [r7, #64]	@ 0x40
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6a1b      	ldr	r3, [r3, #32]
 800942e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 8009430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009432:	2b00      	cmp	r3, #0
 8009434:	d004      	beq.n	8009440 <_tx_event_flags_get+0x50>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 8009436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009438:	43db      	mvns	r3, r3
 800943a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800943c:	4013      	ands	r3, r2
 800943e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 8009440:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009442:	2b02      	cmp	r3, #2
 8009444:	d10a      	bne.n	800945c <_tx_event_flags_get+0x6c>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 8009446:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	4013      	ands	r3, r2
 800944c:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 800944e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	429a      	cmp	r2, r3
 8009454:	d006      	beq.n	8009464 <_tx_event_flags_get+0x74>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 8009456:	2300      	movs	r3, #0
 8009458:	64bb      	str	r3, [r7, #72]	@ 0x48
 800945a:	e003      	b.n	8009464 <_tx_event_flags_get+0x74>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800945c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	4013      	ands	r3, r2
 8009462:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 8009464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009466:	2b00      	cmp	r3, #0
 8009468:	d026      	beq.n	80094b8 <_tx_event_flags_get+0xc8>
    {

        /* Yes, this request can be handled immediately.  */

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f003 0301 	and.w	r3, r3, #1
 8009470:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 8009472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009474:	2b01      	cmp	r3, #1
 8009476:	d11c      	bne.n	80094b2 <_tx_event_flags_get+0xc2>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 8009478:	2300      	movs	r3, #0
 800947a:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	695b      	ldr	r3, [r3, #20]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d005      	beq.n	8009490 <_tx_event_flags_get+0xa0>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	691b      	ldr	r3, [r3, #16]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d101      	bne.n	8009490 <_tx_event_flags_get+0xa0>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 800948c:	2301      	movs	r3, #1
 800948e:	647b      	str	r3, [r7, #68]	@ 0x44
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 8009490:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009492:	2b01      	cmp	r3, #1
 8009494:	d106      	bne.n	80094a4 <_tx_event_flags_get+0xb4>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6a1a      	ldr	r2, [r3, #32]
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	621a      	str	r2, [r3, #32]
 80094a2:	e006      	b.n	80094b2 <_tx_event_flags_get+0xc2>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	689a      	ldr	r2, [r3, #8]
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	43db      	mvns	r3, r3
 80094ac:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 80094b2:	2300      	movs	r3, #0
 80094b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80094b6:	e073      	b.n	80095a0 <_tx_event_flags_get+0x1b0>
#endif
    else
    {
        /* flags_satisfied is 0.  */
        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 80094b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d06e      	beq.n	800959c <_tx_event_flags_get+0x1ac>
        {

            /* Determine if the preempt disable flag is non-zero OR the requested events is 0.  */
            if ((_tx_thread_preempt_disable != ((UINT) 0)) || (requested_flags == (UINT) 0))
 80094be:	4b3e      	ldr	r3, [pc, #248]	@ (80095b8 <_tx_event_flags_get+0x1c8>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d102      	bne.n	80094cc <_tx_event_flags_get+0xdc>
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d102      	bne.n	80094d2 <_tx_event_flags_get+0xe2>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point,
                   or if requested_flags is 0, return error completion.  */
                status =  TX_NO_EVENTS;
 80094cc:	2307      	movs	r3, #7
 80094ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80094d0:	e066      	b.n	80095a0 <_tx_event_flags_get+0x1b0>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 80094d2:	4b3a      	ldr	r3, [pc, #232]	@ (80095bc <_tx_event_flags_get+0x1cc>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 80094d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094da:	4a39      	ldr	r2, [pc, #228]	@ (80095c0 <_tx_event_flags_get+0x1d0>)
 80094dc:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 80094de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094e0:	68ba      	ldr	r2, [r7, #8]
 80094e2:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 80094e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 80094ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ee:	683a      	ldr	r2, [r7, #0]
 80094f0:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 80094f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f4:	68fa      	ldr	r2, [r7, #12]
 80094f6:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80094f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80094fe:	1c5a      	adds	r2, r3, #1
 8009500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009502:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	695b      	ldr	r3, [r3, #20]
 800950a:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800950c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800950e:	2b00      	cmp	r3, #0
 8009510:	d109      	bne.n	8009526 <_tx_event_flags_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009516:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 8009518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800951c:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 800951e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009520:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009522:	675a      	str	r2, [r3, #116]	@ 0x74
 8009524:	e011      	b.n	800954a <_tx_event_flags_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	691b      	ldr	r3, [r3, #16]
 800952a:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800952c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009530:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8009532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009536:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8009538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800953a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800953c:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800953e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009540:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009542:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8009544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009546:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009548:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	695b      	ldr	r3, [r3, #20]
 800954e:	1c5a      	adds	r2, r3, #1
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 8009554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009556:	2207      	movs	r2, #7
 8009558:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800955a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800955c:	2201      	movs	r2, #1
 800955e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8009560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009562:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009564:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8009566:	4b14      	ldr	r3, [pc, #80]	@ (80095b8 <_tx_event_flags_get+0x1c8>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	3301      	adds	r3, #1
 800956c:	4a12      	ldr	r2, [pc, #72]	@ (80095b8 <_tx_event_flags_get+0x1c8>)
 800956e:	6013      	str	r3, [r2, #0]
 8009570:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009572:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	f383 8810 	msr	PRIMASK, r3
}
 800957a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800957c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800957e:	f001 fedd 	bl	800b33c <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009582:	f3ef 8310 	mrs	r3, PRIMASK
 8009586:	61fb      	str	r3, [r7, #28]
    return(posture);
 8009588:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800958a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800958c:	b672      	cpsid	i
    return(int_posture);
 800958e:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 8009590:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8009592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009594:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009598:	653b      	str	r3, [r7, #80]	@ 0x50
 800959a:	e001      	b.n	80095a0 <_tx_event_flags_get+0x1b0>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 800959c:	2307      	movs	r3, #7
 800959e:	653b      	str	r3, [r7, #80]	@ 0x50
 80095a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095a2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	f383 8810 	msr	PRIMASK, r3
}
 80095aa:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 80095ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3758      	adds	r7, #88	@ 0x58
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	20002584 	.word	0x20002584
 80095bc:	200024ec 	.word	0x200024ec
 80095c0:	08009249 	.word	0x08009249

080095c4 <_tx_event_flags_set>:
/*                                            check logic, resulting in   */
/*                                            version 6.1.11              */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b0a6      	sub	sp, #152	@ 0x98
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	60f8      	str	r0, [r7, #12]
 80095cc:	60b9      	str	r1, [r7, #8]
 80095ce:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80095d0:	f3ef 8310 	mrs	r3, PRIMASK
 80095d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 80095d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 80095d8:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 80095da:	b672      	cpsid	i
    return(int_posture);
 80095dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 80095de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f003 0302 	and.w	r3, r3, #2
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d023      	beq.n	8009634 <_tx_event_flags_set+0x70>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 80095ec:	2300      	movs	r3, #0
 80095ee:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	695b      	ldr	r3, [r3, #20]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d005      	beq.n	8009604 <_tx_event_flags_set+0x40>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	691b      	ldr	r3, [r3, #16]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d101      	bne.n	8009604 <_tx_event_flags_set+0x40>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 8009600:	2301      	movs	r3, #1
 8009602:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 8009604:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009606:	2b01      	cmp	r3, #1
 8009608:	d107      	bne.n	800961a <_tx_event_flags_set+0x56>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6a1a      	ldr	r2, [r3, #32]
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	43db      	mvns	r3, r3
 8009612:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	621a      	str	r2, [r3, #32]
 8009618:	e005      	b.n	8009626 <_tx_event_flags_set+0x62>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	689a      	ldr	r2, [r3, #8]
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	609a      	str	r2, [r3, #8]
 8009626:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800962a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800962c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800962e:	f383 8810 	msr	PRIMASK, r3
}
 8009632:	e1d2      	b.n	80099da <_tx_event_flags_set+0x416>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	689a      	ldr	r2, [r3, #8]
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	6a1b      	ldr	r3, [r3, #32]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d006      	beq.n	8009656 <_tx_event_flags_set+0x92>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	6a1a      	ldr	r2, [r3, #32]
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	43db      	mvns	r3, r3
 8009650:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 8009656:	2300      	movs	r3, #0
 8009658:	677b      	str	r3, [r7, #116]	@ 0x74

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	695b      	ldr	r3, [r3, #20]
 800965e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	2b00      	cmp	r3, #0
 8009668:	f000 81a4 	beq.w	80099b4 <_tx_event_flags_set+0x3f0>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 800966c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009670:	2b01      	cmp	r3, #1
 8009672:	d167      	bne.n	8009744 <_tx_event_flags_set+0x180>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	691b      	ldr	r3, [r3, #16]
 8009678:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 8009682:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009686:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009688:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 800968a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800968e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009692:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 8009694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009696:	f003 0302 	and.w	r3, r3, #2
 800969a:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 800969c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800969e:	2b02      	cmp	r3, #2
 80096a0:	d10a      	bne.n	80096b8 <_tx_event_flags_set+0xf4>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 80096a2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80096a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096a6:	4013      	ands	r3, r2
 80096a8:	67bb      	str	r3, [r7, #120]	@ 0x78

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 80096aa:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80096ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d006      	beq.n	80096c0 <_tx_event_flags_set+0xfc>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 80096b2:	2300      	movs	r3, #0
 80096b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096b6:	e003      	b.n	80096c0 <_tx_event_flags_set+0xfc>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 80096b8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80096ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096bc:	4013      	ands	r3, r2
 80096be:	67bb      	str	r3, [r7, #120]	@ 0x78
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 80096c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	f000 817d 	beq.w	80099c2 <_tx_event_flags_set+0x3fe>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80096c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80096cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80096ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    *suspend_info_ptr =  current_event_flags;
 80096d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096d2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80096d4:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 80096d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096d8:	f003 0301 	and.w	r3, r3, #1
 80096dc:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 80096de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d106      	bne.n	80096f2 <_tx_event_flags_set+0x12e>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	689a      	ldr	r2, [r3, #8]
 80096e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096ea:	43db      	mvns	r3, r3
 80096ec:	401a      	ands	r2, r3
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2200      	movs	r2, #0
 80096f6:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2200      	movs	r2, #0
 80096fc:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80096fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009702:	2200      	movs	r2, #0
 8009704:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8009706:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800970a:	2200      	movs	r2, #0
 800970c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 8009710:	4ba7      	ldr	r3, [pc, #668]	@ (80099b0 <_tx_event_flags_set+0x3ec>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	3301      	adds	r3, #1
 8009716:	4aa6      	ldr	r2, [pc, #664]	@ (80099b0 <_tx_event_flags_set+0x3ec>)
 8009718:	6013      	str	r3, [r2, #0]
 800971a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800971e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009722:	f383 8810 	msr	PRIMASK, r3
}
 8009726:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 8009728:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800972c:	f001 fd06 	bl	800b13c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009730:	f3ef 8310 	mrs	r3, PRIMASK
 8009734:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8009736:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8009738:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800973a:	b672      	cpsid	i
    return(int_posture);
 800973c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 800973e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009742:	e13e      	b.n	80099c2 <_tx_event_flags_set+0x3fe>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	691b      	ldr	r3, [r3, #16]
 8009748:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                thread_ptr =      suspended_list;
 800974c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009750:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2200      	movs	r2, #0
 8009758:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 800975a:	2300      	movs	r3, #0
 800975c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                last_satisfied =  TX_NULL;
 8009760:	2300      	movs	r3, #0
 8009762:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 800976c:	4b90      	ldr	r3, [pc, #576]	@ (80099b0 <_tx_event_flags_set+0x3ec>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	3301      	adds	r3, #1
 8009772:	4a8f      	ldr	r2, [pc, #572]	@ (80099b0 <_tx_event_flags_set+0x3ec>)
 8009774:	6013      	str	r3, [r2, #0]

                /* Since we have temporarily disabled preemption globally, set the preempt 
                   check flag to check for any preemption condition - including from 
                   unrelated ISR processing.  */
                preempt_check =  TX_TRUE;
 8009776:	2301      	movs	r3, #1
 8009778:	677b      	str	r3, [r7, #116]	@ 0x74
 800977a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800977e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009782:	f383 8810 	msr	PRIMASK, r3
}
 8009786:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009788:	f3ef 8310 	mrs	r3, PRIMASK
 800978c:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800978e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8009790:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8009792:	b672      	cpsid	i
    return(int_posture);
 8009794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 8009796:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	68db      	ldr	r3, [r3, #12]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d00f      	beq.n	80097c2 <_tx_event_flags_set+0x1fe>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2200      	movs	r2, #0
 80097a6:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 80097a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	695b      	ldr	r3, [r3, #20]
 80097b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	689b      	ldr	r3, [r3, #8]
 80097bc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80097be:	4313      	orrs	r3, r2
 80097c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 80097c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80097c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 80097ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80097ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80097d0:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 80097d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80097d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097da:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 80097dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097de:	f003 0302 	and.w	r3, r3, #2
 80097e2:	663b      	str	r3, [r7, #96]	@ 0x60

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 80097e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80097e6:	2b02      	cmp	r3, #2
 80097e8:	d10a      	bne.n	8009800 <_tx_event_flags_set+0x23c>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 80097ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80097ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80097ee:	4013      	ands	r3, r2
 80097f0:	67bb      	str	r3, [r7, #120]	@ 0x78

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 80097f2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80097f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d006      	beq.n	8009808 <_tx_event_flags_set+0x244>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 80097fa:	2300      	movs	r3, #0
 80097fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097fe:	e003      	b.n	8009808 <_tx_event_flags_set+0x244>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 8009800:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009802:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009804:	4013      	ands	r3, r2
 8009806:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 8009808:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800980c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800980e:	2b07      	cmp	r3, #7
 8009810:	d001      	beq.n	8009816 <_tx_event_flags_set+0x252>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 8009812:	2301      	movs	r3, #1
 8009814:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 8009816:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009818:	2b00      	cmp	r3, #0
 800981a:	d069      	beq.n	80098f0 <_tx_event_flags_set+0x32c>

                        /* Yes, this request can be handled now.  */

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800981c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009822:	2b07      	cmp	r3, #7
 8009824:	d11d      	bne.n	8009862 <_tx_event_flags_set+0x29e>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8009826:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800982a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800982c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                            *suspend_info_ptr =  current_event_flags;
 800982e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009830:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009832:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 8009834:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009836:	f003 0301 	and.w	r3, r3, #1
 800983a:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 800983c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800983e:	2b01      	cmp	r3, #1
 8009840:	d106      	bne.n	8009850 <_tx_event_flags_set+0x28c>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	689a      	ldr	r2, [r3, #8]
 8009846:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009848:	43db      	mvns	r3, r3
 800984a:	401a      	ands	r2, r3
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009850:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009854:	2200      	movs	r2, #0
 8009856:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8009858:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800985c:	2200      	movs	r2, #0
 800985e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 8009862:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009868:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800986c:	429a      	cmp	r2, r3
 800986e:	d103      	bne.n	8009878 <_tx_event_flags_set+0x2b4>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 8009870:	2300      	movs	r3, #0
 8009872:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009876:	e018      	b.n	80098aa <_tx_event_flags_set+0x2e6>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8009878:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800987c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800987e:	657b      	str	r3, [r7, #84]	@ 0x54
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8009880:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009886:	653b      	str	r3, [r7, #80]	@ 0x50
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8009888:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800988a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800988c:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 800988e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009890:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009892:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 8009894:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009898:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800989c:	429a      	cmp	r2, r3
 800989e:	d104      	bne.n	80098aa <_tx_event_flags_set+0x2e6>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 80098a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	695b      	ldr	r3, [r3, #20]
 80098ae:	1e5a      	subs	r2, r3, #1
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 80098b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d10c      	bne.n	80098d6 <_tx_event_flags_set+0x312>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 80098bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            last_satisfied =  thread_ptr;
 80098c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 80098cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098d0:	2200      	movs	r2, #0
 80098d2:	671a      	str	r2, [r3, #112]	@ 0x70
 80098d4:	e00c      	b.n	80098f0 <_tx_event_flags_set+0x32c>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 80098d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80098da:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80098de:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 80098e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098e4:	2200      	movs	r2, #0
 80098e6:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 80098e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80098ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 80098f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                    /* Decrement the suspension count.  */
                    suspended_count--;
 80098f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80098fa:	3b01      	subs	r3, #1
 80098fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                } while (suspended_count != TX_NO_SUSPENSIONS);
 8009900:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009904:	2b00      	cmp	r3, #0
 8009906:	f47f af38 	bne.w	800977a <_tx_event_flags_set+0x1b6>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009910:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	6a1b      	ldr	r3, [r3, #32]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00a      	beq.n	8009930 <_tx_event_flags_set+0x36c>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	689a      	ldr	r2, [r3, #8]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	6a1b      	ldr	r3, [r3, #32]
 8009922:	43db      	mvns	r3, r3
 8009924:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2200      	movs	r2, #0
 800992e:	621a      	str	r2, [r3, #32]
 8009930:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009934:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009938:	f383 8810 	msr	PRIMASK, r3
}
 800993c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 800993e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009942:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 8009946:	e01f      	b.n	8009988 <_tx_event_flags_set+0x3c4>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8009948:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800994c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800994e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009950:	f3ef 8310 	mrs	r3, PRIMASK
 8009954:	623b      	str	r3, [r7, #32]
    return(posture);
 8009956:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009958:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800995a:	b672      	cpsid	i
    return(int_posture);
 800995c:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 800995e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 8009962:	4b13      	ldr	r3, [pc, #76]	@ (80099b0 <_tx_event_flags_set+0x3ec>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	3301      	adds	r3, #1
 8009968:	4a11      	ldr	r2, [pc, #68]	@ (80099b0 <_tx_event_flags_set+0x3ec>)
 800996a:	6013      	str	r3, [r2, #0]
 800996c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009970:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009974:	f383 8810 	msr	PRIMASK, r3
}
 8009978:	bf00      	nop

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 800997a:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800997e:	f001 fbdd 	bl	800b13c <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 8009982:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009984:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 8009988:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800998c:	2b00      	cmp	r3, #0
 800998e:	d1db      	bne.n	8009948 <_tx_event_flags_set+0x384>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009990:	f3ef 8310 	mrs	r3, PRIMASK
 8009994:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009996:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009998:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800999a:	b672      	cpsid	i
    return(int_posture);
 800999c:	697b      	ldr	r3, [r7, #20]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 800999e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 80099a2:	4b03      	ldr	r3, [pc, #12]	@ (80099b0 <_tx_event_flags_set+0x3ec>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	3b01      	subs	r3, #1
 80099a8:	4a01      	ldr	r2, [pc, #4]	@ (80099b0 <_tx_event_flags_set+0x3ec>)
 80099aa:	6013      	str	r3, [r2, #0]
 80099ac:	e009      	b.n	80099c2 <_tx_event_flags_set+0x3fe>
 80099ae:	bf00      	nop
 80099b0:	20002584 	.word	0x20002584
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	695b      	ldr	r3, [r3, #20]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d002      	beq.n	80099c2 <_tx_event_flags_set+0x3fe>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2201      	movs	r2, #1
 80099c0:	60da      	str	r2, [r3, #12]
 80099c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80099c6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	f383 8810 	msr	PRIMASK, r3
}
 80099ce:	bf00      	nop
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 80099d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d101      	bne.n	80099da <_tx_event_flags_set+0x416>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 80099d6:	f001 fb77 	bl	800b0c8 <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 80099da:	2300      	movs	r3, #0
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3798      	adds	r7, #152	@ 0x98
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}

080099e4 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 80099e8:	f001 fa66 	bl	800aeb8 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 80099ec:	f001 fe8c 	bl	800b708 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 80099f0:	4b12      	ldr	r3, [pc, #72]	@ (8009a3c <_tx_initialize_high_level+0x58>)
 80099f2:	2200      	movs	r2, #0
 80099f4:	601a      	str	r2, [r3, #0]
 80099f6:	4b12      	ldr	r3, [pc, #72]	@ (8009a40 <_tx_initialize_high_level+0x5c>)
 80099f8:	2200      	movs	r2, #0
 80099fa:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 80099fc:	4b11      	ldr	r3, [pc, #68]	@ (8009a44 <_tx_initialize_high_level+0x60>)
 80099fe:	2200      	movs	r2, #0
 8009a00:	601a      	str	r2, [r3, #0]
 8009a02:	4b11      	ldr	r3, [pc, #68]	@ (8009a48 <_tx_initialize_high_level+0x64>)
 8009a04:	2200      	movs	r2, #0
 8009a06:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8009a08:	4b10      	ldr	r3, [pc, #64]	@ (8009a4c <_tx_initialize_high_level+0x68>)
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	601a      	str	r2, [r3, #0]
 8009a0e:	4b10      	ldr	r3, [pc, #64]	@ (8009a50 <_tx_initialize_high_level+0x6c>)
 8009a10:	2200      	movs	r2, #0
 8009a12:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8009a14:	4b0f      	ldr	r3, [pc, #60]	@ (8009a54 <_tx_initialize_high_level+0x70>)
 8009a16:	2200      	movs	r2, #0
 8009a18:	601a      	str	r2, [r3, #0]
 8009a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8009a58 <_tx_initialize_high_level+0x74>)
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8009a20:	4b0e      	ldr	r3, [pc, #56]	@ (8009a5c <_tx_initialize_high_level+0x78>)
 8009a22:	2200      	movs	r2, #0
 8009a24:	601a      	str	r2, [r3, #0]
 8009a26:	4b0e      	ldr	r3, [pc, #56]	@ (8009a60 <_tx_initialize_high_level+0x7c>)
 8009a28:	2200      	movs	r2, #0
 8009a2a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8009a2c:	4b0d      	ldr	r3, [pc, #52]	@ (8009a64 <_tx_initialize_high_level+0x80>)
 8009a2e:	2200      	movs	r2, #0
 8009a30:	601a      	str	r2, [r3, #0]
 8009a32:	4b0d      	ldr	r3, [pc, #52]	@ (8009a68 <_tx_initialize_high_level+0x84>)
 8009a34:	2200      	movs	r2, #0
 8009a36:	601a      	str	r2, [r3, #0]
#endif
}
 8009a38:	bf00      	nop
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	200024b4 	.word	0x200024b4
 8009a40:	200024b8 	.word	0x200024b8
 8009a44:	200024bc 	.word	0x200024bc
 8009a48:	200024c0 	.word	0x200024c0
 8009a4c:	200024c4 	.word	0x200024c4
 8009a50:	200024c8 	.word	0x200024c8
 8009a54:	200024d4 	.word	0x200024d4
 8009a58:	200024d8 	.word	0x200024d8
 8009a5c:	200024dc 	.word	0x200024dc
 8009a60:	200024e0 	.word	0x200024e0
 8009a64:	200024cc 	.word	0x200024cc
 8009a68:	200024d0 	.word	0x200024d0

08009a6c <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8009a70:	4b10      	ldr	r3, [pc, #64]	@ (8009ab4 <_tx_initialize_kernel_enter+0x48>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8009a78:	d00c      	beq.n	8009a94 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8009a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8009ab4 <_tx_initialize_kernel_enter+0x48>)
 8009a7c:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8009a80:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8009a82:	f7f6 fbf9 	bl	8000278 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8009a86:	f7ff ffad 	bl	80099e4 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8009a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009ab8 <_tx_initialize_kernel_enter+0x4c>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	3301      	adds	r3, #1
 8009a90:	4a09      	ldr	r2, [pc, #36]	@ (8009ab8 <_tx_initialize_kernel_enter+0x4c>)
 8009a92:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8009a94:	4b07      	ldr	r3, [pc, #28]	@ (8009ab4 <_tx_initialize_kernel_enter+0x48>)
 8009a96:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8009a9a:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8009a9c:	4b07      	ldr	r3, [pc, #28]	@ (8009abc <_tx_initialize_kernel_enter+0x50>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	f7f7 fb61 	bl	8001168 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8009aa6:	4b03      	ldr	r3, [pc, #12]	@ (8009ab4 <_tx_initialize_kernel_enter+0x48>)
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8009aac:	f7f6 fc20 	bl	80002f0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8009ab0:	bf00      	nop
 8009ab2:	bd80      	pop	{r7, pc}
 8009ab4:	2000000c 	.word	0x2000000c
 8009ab8:	20002584 	.word	0x20002584
 8009abc:	200024e4 	.word	0x200024e4

08009ac0 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b08e      	sub	sp, #56	@ 0x38
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009aca:	f3ef 8310 	mrs	r3, PRIMASK
 8009ace:	623b      	str	r3, [r7, #32]
    return(posture);
 8009ad0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009ad2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009ad4:	b672      	cpsid	i
    return(int_posture);
 8009ad6:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 8009ad8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ade:	4a33      	ldr	r2, [pc, #204]	@ (8009bac <_tx_mutex_cleanup+0xec>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d158      	bne.n	8009b96 <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009aea:	683a      	ldr	r2, [r7, #0]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d152      	bne.n	8009b96 <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009af4:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 8009af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d04c      	beq.n	8009b96 <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 8009afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a2b      	ldr	r2, [pc, #172]	@ (8009bb0 <_tx_mutex_cleanup+0xf0>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d147      	bne.n	8009b96 <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8009b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b08:	69db      	ldr	r3, [r3, #28]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d043      	beq.n	8009b96 <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2200      	movs	r2, #0
 8009b12:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 8009b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b16:	69db      	ldr	r3, [r3, #28]
 8009b18:	1e5a      	subs	r2, r3, #1
 8009b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1c:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b20:	69db      	ldr	r3, [r3, #28]
 8009b22:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8009b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d103      	bne.n	8009b32 <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8009b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	619a      	str	r2, [r3, #24]
 8009b30:	e013      	b.n	8009b5a <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009b36:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b3c:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8009b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b42:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8009b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b48:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 8009b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4c:	699b      	ldr	r3, [r3, #24]
 8009b4e:	687a      	ldr	r2, [r7, #4]
 8009b50:	429a      	cmp	r2, r3
 8009b52:	d102      	bne.n	8009b5a <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 8009b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b58:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b5e:	2b0d      	cmp	r3, #13
 8009b60:	d119      	bne.n	8009b96 <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	221d      	movs	r2, #29
 8009b66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8009b6a:	4b12      	ldr	r3, [pc, #72]	@ (8009bb4 <_tx_mutex_cleanup+0xf4>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	3301      	adds	r3, #1
 8009b70:	4a10      	ldr	r2, [pc, #64]	@ (8009bb4 <_tx_mutex_cleanup+0xf4>)
 8009b72:	6013      	str	r3, [r2, #0]
 8009b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b76:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	f383 8810 	msr	PRIMASK, r3
}
 8009b7e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f001 fadb 	bl	800b13c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009b86:	f3ef 8310 	mrs	r3, PRIMASK
 8009b8a:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009b8c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009b8e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009b90:	b672      	cpsid	i
    return(int_posture);
 8009b92:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8009b94:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b98:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f383 8810 	msr	PRIMASK, r3
}
 8009ba0:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8009ba2:	bf00      	nop
 8009ba4:	3738      	adds	r7, #56	@ 0x38
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	08009ac1 	.word	0x08009ac1
 8009bb0:	4d555445 	.word	0x4d555445
 8009bb4:	20002584 	.word	0x20002584

08009bb8 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b092      	sub	sp, #72	@ 0x48
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
 8009bc0:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8009bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8009bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009bca:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009bcc:	b672      	cpsid	i
    return(int_posture);
 8009bce:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 8009bd0:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8009bd2:	4b7a      	ldr	r3, [pc, #488]	@ (8009dbc <_tx_mutex_get+0x204>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	689b      	ldr	r3, [r3, #8]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d144      	bne.n	8009c6a <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2201      	movs	r2, #1
 8009be4:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009bea:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 8009bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d032      	beq.n	8009c58 <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	691b      	ldr	r3, [r3, #16]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d106      	bne.n	8009c08 <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8009bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2220      	movs	r2, #32
 8009c06:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8009c08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 8009c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d00f      	beq.n	8009c36 <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 8009c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c1a:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8009c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8009c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c2c:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c32:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009c34:	e009      	b.n	8009c4a <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8009c36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	687a      	ldr	r2, [r7, #4]
 8009c42:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	687a      	ldr	r2, [r7, #4]
 8009c48:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8009c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c4c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009c50:	1c5a      	adds	r2, r3, #1
 8009c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c54:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8009c58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c5a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c5c:	69fb      	ldr	r3, [r7, #28]
 8009c5e:	f383 8810 	msr	PRIMASK, r3
}
 8009c62:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8009c64:	2300      	movs	r3, #0
 8009c66:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c68:	e0a2      	b.n	8009db0 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	68db      	ldr	r3, [r3, #12]
 8009c6e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d10d      	bne.n	8009c90 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	689b      	ldr	r3, [r3, #8]
 8009c78:	1c5a      	adds	r2, r3, #1
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	609a      	str	r2, [r3, #8]
 8009c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c80:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c82:	69bb      	ldr	r3, [r7, #24]
 8009c84:	f383 8810 	msr	PRIMASK, r3
}
 8009c88:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c8e:	e08f      	b.n	8009db0 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	f000 8084 	beq.w	8009da0 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8009c98:	4b49      	ldr	r3, [pc, #292]	@ (8009dc0 <_tx_mutex_get+0x208>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d008      	beq.n	8009cb2 <_tx_mutex_get+0xfa>
 8009ca0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ca2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	f383 8810 	msr	PRIMASK, r3
}
 8009caa:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 8009cac:	231d      	movs	r3, #29
 8009cae:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cb0:	e07e      	b.n	8009db0 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	68db      	ldr	r3, [r3, #12]
 8009cb6:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 8009cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cba:	4a42      	ldr	r2, [pc, #264]	@ (8009dc4 <_tx_mutex_get+0x20c>)
 8009cbc:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 8009cbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cc0:	687a      	ldr	r2, [r7, #4]
 8009cc2:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8009cc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cc6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009cca:	1c5a      	adds	r2, r3, #1
 8009ccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cce:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	69db      	ldr	r3, [r3, #28]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d109      	bne.n	8009cee <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009cde:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8009ce0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ce2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009ce4:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8009ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ce8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009cea:	675a      	str	r2, [r3, #116]	@ 0x74
 8009cec:	e011      	b.n	8009d12 <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	699b      	ldr	r3, [r3, #24]
 8009cf2:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8009cf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009cf8:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8009cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009cfe:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8009d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d04:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8009d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009d0a:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8009d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d0e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009d10:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	69db      	ldr	r3, [r3, #28]
 8009d16:	1c5a      	adds	r2, r3, #1
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 8009d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d1e:	220d      	movs	r2, #13
 8009d20:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d24:	2201      	movs	r2, #1
 8009d26:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8009d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8009d2e:	4b24      	ldr	r3, [pc, #144]	@ (8009dc0 <_tx_mutex_get+0x208>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	3301      	adds	r3, #1
 8009d34:	4a22      	ldr	r2, [pc, #136]	@ (8009dc0 <_tx_mutex_get+0x208>)
 8009d36:	6013      	str	r3, [r2, #0]
 8009d38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d3a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	f383 8810 	msr	PRIMASK, r3
}
 8009d42:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	691b      	ldr	r3, [r3, #16]
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d121      	bne.n	8009d90 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009d50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d903      	bls.n	8009d60 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 8009d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 8009d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d204      	bcs.n	8009d78 <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 8009d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d74:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 8009d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d905      	bls.n	8009d90 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8009d84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d88:	4619      	mov	r1, r3
 8009d8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009d8c:	f000 f8ce 	bl	8009f2c <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8009d90:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009d92:	f001 fad3 	bl	800b33c <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8009d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d9e:	e007      	b.n	8009db0 <_tx_mutex_get+0x1f8>
 8009da0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009da2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	f383 8810 	msr	PRIMASK, r3
}
 8009daa:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 8009dac:	231d      	movs	r3, #29
 8009dae:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 8009db0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3748      	adds	r7, #72	@ 0x48
 8009db6:	46bd      	mov	sp, r7
 8009db8:	bd80      	pop	{r7, pc}
 8009dba:	bf00      	nop
 8009dbc:	200024ec 	.word	0x200024ec
 8009dc0:	20002584 	.word	0x20002584
 8009dc4:	08009ac1 	.word	0x08009ac1

08009dc8 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b092      	sub	sp, #72	@ 0x48
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009dd0:	f3ef 8310 	mrs	r3, PRIMASK
 8009dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8009dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009dd8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009dda:	b672      	cpsid	i
    return(int_posture);
 8009ddc:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8009dde:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	69db      	ldr	r3, [r3, #28]
 8009de4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8009de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d805      	bhi.n	8009df8 <_tx_mutex_prioritize+0x30>
 8009dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dee:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009df0:	69fb      	ldr	r3, [r7, #28]
 8009df2:	f383 8810 	msr	PRIMASK, r3
}
 8009df6:	e092      	b.n	8009f1e <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8009df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d114      	bne.n	8009e28 <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	699b      	ldr	r3, [r3, #24]
 8009e02:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8009e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e08:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8009e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d202      	bcs.n	8009e1c <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e1a:	619a      	str	r2, [r3, #24]
 8009e1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e1e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	f383 8810 	msr	PRIMASK, r3
}
 8009e26:	e07a      	b.n	8009f1e <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	699b      	ldr	r3, [r3, #24]
 8009e2c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 8009e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e30:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8009e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e36:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8009e38:	4b3b      	ldr	r3, [pc, #236]	@ (8009f28 <_tx_mutex_prioritize+0x160>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	4a3a      	ldr	r2, [pc, #232]	@ (8009f28 <_tx_mutex_prioritize+0x160>)
 8009e40:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8009e42:	2300      	movs	r3, #0
 8009e44:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8009e46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e4e:	429a      	cmp	r2, r3
 8009e50:	d201      	bcs.n	8009e56 <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8009e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e58:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f383 8810 	msr	PRIMASK, r3
}
 8009e60:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009e62:	f3ef 8310 	mrs	r3, PRIMASK
 8009e66:	617b      	str	r3, [r7, #20]
    return(posture);
 8009e68:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8009e6a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009e6c:	b672      	cpsid	i
    return(int_posture);
 8009e6e:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8009e70:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	699b      	ldr	r3, [r3, #24]
 8009e76:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d002      	beq.n	8009e82 <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e80:	e006      	b.n	8009e90 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	69db      	ldr	r3, [r3, #28]
 8009e86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e88:	429a      	cmp	r2, r3
 8009e8a:	d001      	beq.n	8009e90 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 8009e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d103      	bne.n	8009e9e <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8009e96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e9c:	e00c      	b.n	8009eb8 <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	699b      	ldr	r3, [r3, #24]
 8009ea2:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	69db      	ldr	r3, [r3, #28]
 8009ea8:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8009eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eac:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8009eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009eb2:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 8009eb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d1c2      	bne.n	8009e46 <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8009ec0:	4b19      	ldr	r3, [pc, #100]	@ (8009f28 <_tx_mutex_prioritize+0x160>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	4a18      	ldr	r2, [pc, #96]	@ (8009f28 <_tx_mutex_prioritize+0x160>)
 8009ec8:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8009eca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d01d      	beq.n	8009f0e <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 8009ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8009ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009edc:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8009ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ee2:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8009ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ee6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ee8:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8009eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009eee:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8009ef0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ef2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ef4:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8009ef6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ef8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009efa:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8009efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009efe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009f00:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 8009f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009f06:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009f0c:	619a      	str	r2, [r3, #24]
 8009f0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f10:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	f383 8810 	msr	PRIMASK, r3
}
 8009f18:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8009f1a:	f001 f8d5 	bl	800b0c8 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8009f1e:	2300      	movs	r3, #0
#endif
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3748      	adds	r7, #72	@ 0x48
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}
 8009f28:	20002584 	.word	0x20002584

08009f2c <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8009f2c:	b580      	push	{r7, lr}
 8009f2e:	b090      	sub	sp, #64	@ 0x40
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009f36:	f3ef 8310 	mrs	r3, PRIMASK
 8009f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8009f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8009f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8009f40:	b672      	cpsid	i
    return(int_posture);
 8009f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8009f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d017      	beq.n	8009f7e <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	683a      	ldr	r2, [r7, #0]
 8009f52:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009f5a:	683a      	ldr	r2, [r7, #0]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d905      	bls.n	8009f6c <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009f6a:	e002      	b.n	8009f72 <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	683a      	ldr	r2, [r7, #0]
 8009f70:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009f72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f74:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f78:	f383 8810 	msr	PRIMASK, r3
}
 8009f7c:	e089      	b.n	800a092 <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 8009f7e:	4b47      	ldr	r3, [pc, #284]	@ (800a09c <_tx_mutex_priority_change+0x170>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f88:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8009f8a:	4b45      	ldr	r3, [pc, #276]	@ (800a0a0 <_tx_mutex_priority_change+0x174>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	3302      	adds	r3, #2
 8009f90:	4a43      	ldr	r2, [pc, #268]	@ (800a0a0 <_tx_mutex_priority_change+0x174>)
 8009f92:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	220e      	movs	r2, #14
 8009f98:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009fa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fa8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009faa:	69bb      	ldr	r3, [r7, #24]
 8009fac:	f383 8810 	msr	PRIMASK, r3
}
 8009fb0:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f001 f9c2 	bl	800b33c <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8009fbc:	623b      	str	r3, [r7, #32]
    return(posture);
 8009fbe:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009fc0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009fc2:	b672      	cpsid	i
    return(int_posture);
 8009fc4:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8009fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	683a      	ldr	r2, [r7, #0]
 8009fcc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009fd4:	683a      	ldr	r2, [r7, #0]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d905      	bls.n	8009fe6 <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009fe4:	e002      	b.n	8009fec <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	683a      	ldr	r2, [r7, #0]
 8009fea:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fee:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f383 8810 	msr	PRIMASK, r3
}
 8009ff6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f001 f89f 	bl	800b13c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009ffe:	f3ef 8310 	mrs	r3, PRIMASK
 800a002:	617b      	str	r3, [r7, #20]
    return(posture);
 800a004:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800a006:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a008:	b672      	cpsid	i
    return(int_posture);
 800a00a:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800a00c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800a00e:	4b23      	ldr	r3, [pc, #140]	@ (800a09c <_tx_mutex_priority_change+0x170>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800a014:	687a      	ldr	r2, [r7, #4]
 800a016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a018:	429a      	cmp	r2, r3
 800a01a:	d034      	beq.n	800a086 <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a020:	2b00      	cmp	r3, #0
 800a022:	d130      	bne.n	800a086 <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a02a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d811      	bhi.n	800a054 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800a030:	687a      	ldr	r2, [r7, #4]
 800a032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a034:	429a      	cmp	r2, r3
 800a036:	d126      	bne.n	800a086 <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800a038:	4a18      	ldr	r2, [pc, #96]	@ (800a09c <_tx_mutex_priority_change+0x170>)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800a03e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	429a      	cmp	r2, r3
 800a044:	d21f      	bcs.n	800a086 <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04a:	4916      	ldr	r1, [pc, #88]	@ (800a0a4 <_tx_mutex_priority_change+0x178>)
 800a04c:	687a      	ldr	r2, [r7, #4]
 800a04e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a052:	e018      	b.n	800a086 <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d212      	bcs.n	800a086 <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a068:	429a      	cmp	r2, r3
 800a06a:	d80c      	bhi.n	800a086 <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800a06c:	4a0b      	ldr	r2, [pc, #44]	@ (800a09c <_tx_mutex_priority_change+0x170>)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 800a072:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	429a      	cmp	r2, r3
 800a078:	d205      	bcs.n	800a086 <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a07e:	4909      	ldr	r1, [pc, #36]	@ (800a0a4 <_tx_mutex_priority_change+0x178>)
 800a080:	687a      	ldr	r2, [r7, #4]
 800a082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a088:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	f383 8810 	msr	PRIMASK, r3
}
 800a090:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800a092:	bf00      	nop
 800a094:	3740      	adds	r7, #64	@ 0x40
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}
 800a09a:	bf00      	nop
 800a09c:	200024f0 	.word	0x200024f0
 800a0a0:	20002584 	.word	0x20002584
 800a0a4:	20002504 	.word	0x20002504

0800a0a8 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b0a6      	sub	sp, #152	@ 0x98
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 800a0b0:	2320      	movs	r3, #32
 800a0b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a0b6:	f3ef 8310 	mrs	r3, PRIMASK
 800a0ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 800a0bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 800a0be:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 800a0c0:	b672      	cpsid	i
    return(int_posture);
 800a0c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 800a0c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	f000 81ff 	beq.w	800a4d0 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	68db      	ldr	r3, [r3, #12]
 800a0d6:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800a0d8:	4ba3      	ldr	r3, [pc, #652]	@ (800a368 <_tx_mutex_put+0x2c0>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d00d      	beq.n	800a104 <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 800a0e8:	4ba0      	ldr	r3, [pc, #640]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d109      	bne.n	800a104 <_tx_mutex_put+0x5c>
 800a0f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a0f4:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a0f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0f8:	f383 8810 	msr	PRIMASK, r3
}
 800a0fc:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 800a0fe:	231e      	movs	r3, #30
 800a100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 800a104:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a108:	2b20      	cmp	r3, #32
 800a10a:	f040 81eb 	bne.w	800a4e4 <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	689b      	ldr	r3, [r3, #8]
 800a112:	1e5a      	subs	r2, r3, #1
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d00a      	beq.n	800a136 <_tx_mutex_put+0x8e>
 800a120:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a124:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a126:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a128:	f383 8810 	msr	PRIMASK, r3
}
 800a12c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 800a12e:	2300      	movs	r3, #0
 800a130:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a134:	e1d6      	b.n	800a4e4 <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 800a136:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d10a      	bne.n	800a152 <_tx_mutex_put+0xaa>
 800a13c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a140:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a142:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a144:	f383 8810 	msr	PRIMASK, r3
}
 800a148:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 800a14a:	2300      	movs	r3, #0
 800a14c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a150:	e1c8      	b.n	800a4e4 <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 800a152:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a154:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a158:	1e5a      	subs	r2, r3, #1
 800a15a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a15c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 800a160:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a162:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a166:	2b00      	cmp	r3, #0
 800a168:	d104      	bne.n	800a174 <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 800a16a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a16c:	2200      	movs	r2, #0
 800a16e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800a172:	e019      	b.n	800a1a8 <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a178:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a180:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 800a182:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a186:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a188:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 800a18a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a18c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a190:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 800a192:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a194:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a198:	687a      	ldr	r2, [r7, #4]
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d104      	bne.n	800a1a8 <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 800a19e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a1a4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	699b      	ldr	r3, [r3, #24]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d110      	bne.n	800a1d2 <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	691b      	ldr	r3, [r3, #16]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d10c      	bne.n	800a1d2 <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	60da      	str	r2, [r3, #12]
 800a1be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a1c2:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a1c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1c6:	f383 8810 	msr	PRIMASK, r3
}
 800a1ca:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 800a1d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a1d6:	2b20      	cmp	r3, #32
 800a1d8:	f040 8184 	bne.w	800a4e4 <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 800a1e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	691b      	ldr	r3, [r3, #16]
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	d155      	bne.n	800a2a0 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a1f4:	4b5d      	ldr	r3, [pc, #372]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	4a5c      	ldr	r2, [pc, #368]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a1fc:	6013      	str	r3, [r2, #0]
 800a1fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a202:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a204:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a206:	f383 8810 	msr	PRIMASK, r3
}
 800a20a:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 800a20c:	2320      	movs	r3, #32
 800a20e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800a212:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a214:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a218:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800a21c:	e01f      	b.n	800a25e <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 800a21e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	2b01      	cmp	r3, #1
 800a226:	d10b      	bne.n	800a240 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 800a228:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a22e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a232:	429a      	cmp	r2, r3
 800a234:	d904      	bls.n	800a240 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 800a236:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a23a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a23c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 800a240:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a246:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 800a24a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a24c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a250:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a254:	429a      	cmp	r2, r3
 800a256:	d102      	bne.n	800a25e <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 800a258:	2300      	movs	r3, #0
 800a25a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800a25e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a262:	2b00      	cmp	r3, #0
 800a264:	d1db      	bne.n	800a21e <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a266:	f3ef 8310 	mrs	r3, PRIMASK
 800a26a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800a26c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800a26e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800a270:	b672      	cpsid	i
    return(int_posture);
 800a272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 800a274:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 800a278:	4b3c      	ldr	r3, [pc, #240]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	4a3b      	ldr	r2, [pc, #236]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a280:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 800a282:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a284:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a288:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 800a28c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a290:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a294:	429a      	cmp	r2, r3
 800a296:	d203      	bcs.n	800a2a0 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 800a298:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a29c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	69db      	ldr	r3, [r3, #28]
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d920      	bls.n	800a2ea <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	691b      	ldr	r3, [r3, #16]
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d11c      	bne.n	800a2ea <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 800a2b0:	4b2e      	ldr	r3, [pc, #184]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	4a2d      	ldr	r2, [pc, #180]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a2b8:	6013      	str	r3, [r2, #0]
 800a2ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a2be:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c2:	f383 8810 	msr	PRIMASK, r3
}
 800a2c6:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	f7ff fd7d 	bl	8009dc8 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a2ce:	f3ef 8310 	mrs	r3, PRIMASK
 800a2d2:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800a2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800a2d6:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800a2d8:	b672      	cpsid	i
    return(int_posture);
 800a2da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 800a2dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 800a2e0:	4b22      	ldr	r3, [pc, #136]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	4a21      	ldr	r2, [pc, #132]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a2e8:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	699b      	ldr	r3, [r3, #24]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d13e      	bne.n	800a370 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a2f2:	4b1e      	ldr	r3, [pc, #120]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	4a1c      	ldr	r2, [pc, #112]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a2fa:	6013      	str	r3, [r2, #0]
 800a2fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a300:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a304:	f383 8810 	msr	PRIMASK, r3
}
 800a308:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2220      	movs	r2, #32
 800a30e:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	68db      	ldr	r3, [r3, #12]
 800a314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a316:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d006      	beq.n	800a32c <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800a326:	4618      	mov	r0, r3
 800a328:	f7ff fe00 	bl	8009f2c <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a32c:	f3ef 8310 	mrs	r3, PRIMASK
 800a330:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800a332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800a334:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a336:	b672      	cpsid	i
    return(int_posture);
 800a338:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 800a33a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 800a33e:	4b0b      	ldr	r3, [pc, #44]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	3b01      	subs	r3, #1
 800a344:	4a09      	ldr	r2, [pc, #36]	@ (800a36c <_tx_mutex_put+0x2c4>)
 800a346:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2200      	movs	r2, #0
 800a34c:	60da      	str	r2, [r3, #12]
 800a34e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a352:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a356:	f383 8810 	msr	PRIMASK, r3
}
 800a35a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 800a35c:	f000 feb4 	bl	800b0c8 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 800a360:	2300      	movs	r3, #0
 800a362:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a366:	e0bd      	b.n	800a4e4 <_tx_mutex_put+0x43c>
 800a368:	200024ec 	.word	0x200024ec
 800a36c:	20002584 	.word	0x20002584
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	699b      	ldr	r3, [r3, #24]
 800a374:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	691b      	ldr	r3, [r3, #16]
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d10a      	bne.n	800a394 <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	68db      	ldr	r3, [r3, #12]
 800a382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800a386:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2220      	movs	r2, #32
 800a392:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 800a394:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a396:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a39a:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 800a39c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d10a      	bne.n	800a3b8 <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800a3a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a3a4:	687a      	ldr	r2, [r7, #4]
 800a3a6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	631a      	str	r2, [r3, #48]	@ 0x30
 800a3b6:	e016      	b.n	800a3e6 <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 800a3b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a3ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a3be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 800a3c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a3c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3c8:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800a3ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800a3d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a3dc:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a3e4:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 800a3e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3e8:	1c5a      	adds	r2, r3, #1
 800a3ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a3ec:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a3fa:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	69db      	ldr	r3, [r3, #28]
 800a400:	1e5a      	subs	r2, r3, #1
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	69db      	ldr	r3, [r3, #28]
 800a40a:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800a40c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d103      	bne.n	800a41a <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	619a      	str	r2, [r3, #24]
 800a418:	e00e      	b.n	800a438 <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800a41a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a41c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a41e:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a424:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800a426:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a42a:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800a42c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a42e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a430:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800a432:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a434:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a436:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a438:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a43a:	2200      	movs	r2, #0
 800a43c:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a43e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a440:	2200      	movs	r2, #0
 800a442:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a446:	4b2a      	ldr	r3, [pc, #168]	@ (800a4f0 <_tx_mutex_put+0x448>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	3301      	adds	r3, #1
 800a44c:	4a28      	ldr	r2, [pc, #160]	@ (800a4f0 <_tx_mutex_put+0x448>)
 800a44e:	6013      	str	r3, [r2, #0]
 800a450:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a454:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a456:	69fb      	ldr	r3, [r7, #28]
 800a458:	f383 8810 	msr	PRIMASK, r3
}
 800a45c:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	691b      	ldr	r3, [r3, #16]
 800a462:	2b01      	cmp	r3, #1
 800a464:	d12d      	bne.n	800a4c2 <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	69db      	ldr	r3, [r3, #28]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d01c      	beq.n	800a4a8 <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f7ff fcaa 	bl	8009dc8 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a474:	f3ef 8310 	mrs	r3, PRIMASK
 800a478:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a47a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a47c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a47e:	b672      	cpsid	i
    return(int_posture);
 800a480:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 800a482:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	699b      	ldr	r3, [r3, #24]
 800a48a:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 800a48c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d003      	beq.n	800a49a <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 800a492:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	629a      	str	r2, [r3, #40]	@ 0x28
 800a49a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a49e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a4a0:	693b      	ldr	r3, [r7, #16]
 800a4a2:	f383 8810 	msr	PRIMASK, r3
}
 800a4a6:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 800a4a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a4ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ae:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d005      	beq.n	800a4c2 <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 800a4b6:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800a4ba:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800a4be:	f7ff fd35 	bl	8009f2c <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 800a4c2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800a4c4:	f000 fe3a 	bl	800b13c <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a4ce:	e009      	b.n	800a4e4 <_tx_mutex_put+0x43c>
 800a4d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a4d4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f383 8810 	msr	PRIMASK, r3
}
 800a4dc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 800a4de:	231e      	movs	r3, #30
 800a4e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 800a4e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	3798      	adds	r7, #152	@ 0x98
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}
 800a4f0:	20002584 	.word	0x20002584

0800a4f4 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b08e      	sub	sp, #56	@ 0x38
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
 800a4fc:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a4fe:	f3ef 8310 	mrs	r3, PRIMASK
 800a502:	623b      	str	r3, [r7, #32]
    return(posture);
 800a504:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800a506:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a508:	b672      	cpsid	i
    return(int_posture);
 800a50a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 800a50c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a512:	4a37      	ldr	r2, [pc, #220]	@ (800a5f0 <_tx_queue_cleanup+0xfc>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d161      	bne.n	800a5dc <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a51e:	683a      	ldr	r2, [r7, #0]
 800a520:	429a      	cmp	r2, r3
 800a522:	d15b      	bne.n	800a5dc <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a528:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 800a52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d055      	beq.n	800a5dc <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 800a530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4a2f      	ldr	r2, [pc, #188]	@ (800a5f4 <_tx_queue_cleanup+0x100>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d150      	bne.n	800a5dc <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 800a53a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a53c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d04c      	beq.n	800a5dc <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2200      	movs	r2, #0
 800a546:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 800a548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a54c:	1e5a      	subs	r2, r3, #1
 800a54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a550:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a556:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800a558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d103      	bne.n	800a566 <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a560:	2200      	movs	r2, #0
 800a562:	629a      	str	r2, [r3, #40]	@ 0x28
 800a564:	e013      	b.n	800a58e <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a56a:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a570:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a576:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800a578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a57a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a57c:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 800a57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a582:	687a      	ldr	r2, [r7, #4]
 800a584:	429a      	cmp	r2, r3
 800a586:	d102      	bne.n	800a58e <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 800a588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a58c:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a592:	2b05      	cmp	r3, #5
 800a594:	d122      	bne.n	800a5dc <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800a596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a598:	691b      	ldr	r3, [r3, #16]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d004      	beq.n	800a5a8 <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	220b      	movs	r2, #11
 800a5a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800a5a6:	e003      	b.n	800a5b0 <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	220a      	movs	r2, #10
 800a5ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a5b0:	4b11      	ldr	r3, [pc, #68]	@ (800a5f8 <_tx_queue_cleanup+0x104>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	4a10      	ldr	r2, [pc, #64]	@ (800a5f8 <_tx_queue_cleanup+0x104>)
 800a5b8:	6013      	str	r3, [r2, #0]
 800a5ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5bc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	f383 8810 	msr	PRIMASK, r3
}
 800a5c4:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 fdb8 	bl	800b13c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a5cc:	f3ef 8310 	mrs	r3, PRIMASK
 800a5d0:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a5d2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a5d4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a5d6:	b672      	cpsid	i
    return(int_posture);
 800a5d8:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800a5da:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5de:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f383 8810 	msr	PRIMASK, r3
}
 800a5e6:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800a5e8:	bf00      	nop
 800a5ea:	3738      	adds	r7, #56	@ 0x38
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}
 800a5f0:	0800a4f5 	.word	0x0800a4f5
 800a5f4:	51554555 	.word	0x51554555
 800a5f8:	20002584 	.word	0x20002584

0800a5fc <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b08c      	sub	sp, #48	@ 0x30
 800a600:	af00      	add	r7, sp, #0
 800a602:	60f8      	str	r0, [r7, #12]
 800a604:	60b9      	str	r1, [r7, #8]
 800a606:	607a      	str	r2, [r7, #4]
 800a608:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 800a60a:	2238      	movs	r2, #56	@ 0x38
 800a60c:	2100      	movs	r1, #0
 800a60e:	68f8      	ldr	r0, [r7, #12]
 800a610:	f002 fcc3 	bl	800cf9a <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	68ba      	ldr	r2, [r7, #8]
 800a618:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	687a      	ldr	r2, [r7, #4]
 800a61e:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	009b      	lsls	r3, r3, #2
 800a624:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a626:	fbb2 f3f3 	udiv	r3, r2, r3
 800a62a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 800a62c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	fb02 f303 	mul.w	r3, r2, r3
 800a634:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	683a      	ldr	r2, [r7, #0]
 800a63a:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	699a      	ldr	r2, [r3, #24]
 800a640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a642:	009b      	lsls	r3, r3, #2
 800a644:	441a      	add	r2, r3
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	683a      	ldr	r2, [r7, #0]
 800a64e:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	683a      	ldr	r2, [r7, #0]
 800a654:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a65a:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a660:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a662:	f3ef 8310 	mrs	r3, PRIMASK
 800a666:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a668:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a66a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a66c:	b672      	cpsid	i
    return(int_posture);
 800a66e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 800a670:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	4a18      	ldr	r2, [pc, #96]	@ (800a6d8 <_tx_queue_create+0xdc>)
 800a676:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 800a678:	4b18      	ldr	r3, [pc, #96]	@ (800a6dc <_tx_queue_create+0xe0>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d109      	bne.n	800a694 <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 800a680:	4a17      	ldr	r2, [pc, #92]	@ (800a6e0 <_tx_queue_create+0xe4>)
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	68fa      	ldr	r2, [r7, #12]
 800a68a:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	68fa      	ldr	r2, [r7, #12]
 800a690:	635a      	str	r2, [r3, #52]	@ 0x34
 800a692:	e011      	b.n	800a6b8 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 800a694:	4b12      	ldr	r3, [pc, #72]	@ (800a6e0 <_tx_queue_create+0xe4>)
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 800a69a:	6a3b      	ldr	r3, [r7, #32]
 800a69c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a69e:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 800a6a0:	6a3b      	ldr	r3, [r7, #32]
 800a6a2:	68fa      	ldr	r2, [r7, #12]
 800a6a4:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 800a6a6:	69fb      	ldr	r3, [r7, #28]
 800a6a8:	68fa      	ldr	r2, [r7, #12]
 800a6aa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	69fa      	ldr	r2, [r7, #28]
 800a6b0:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	6a3a      	ldr	r2, [r7, #32]
 800a6b6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 800a6b8:	4b08      	ldr	r3, [pc, #32]	@ (800a6dc <_tx_queue_create+0xe0>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	3301      	adds	r3, #1
 800a6be:	4a07      	ldr	r2, [pc, #28]	@ (800a6dc <_tx_queue_create+0xe0>)
 800a6c0:	6013      	str	r3, [r2, #0]
 800a6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	f383 8810 	msr	PRIMASK, r3
}
 800a6cc:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800a6ce:	2300      	movs	r3, #0
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3730      	adds	r7, #48	@ 0x30
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	51554555 	.word	0x51554555
 800a6dc:	200024c0 	.word	0x200024c0
 800a6e0:	200024bc 	.word	0x200024bc

0800a6e4 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b096      	sub	sp, #88	@ 0x58
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	60b9      	str	r1, [r7, #8]
 800a6ee:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a6f4:	f3ef 8310 	mrs	r3, PRIMASK
 800a6f8:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 800a6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 800a6fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800a6fe:	b672      	cpsid	i
    return(int_posture);
 800a700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 800a702:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a708:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	691b      	ldr	r3, [r3, #16]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	f000 8136 	beq.w	800a980 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800a714:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a716:	2b00      	cmp	r3, #0
 800a718:	d13c      	bne.n	800a794 <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	6a1b      	ldr	r3, [r3, #32]
 800a71e:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a72a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a72c:	1d13      	adds	r3, r2, #4
 800a72e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a730:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a732:	1d19      	adds	r1, r3, #4
 800a734:	6539      	str	r1, [r7, #80]	@ 0x50
 800a736:	6812      	ldr	r2, [r2, #0]
 800a738:	601a      	str	r2, [r3, #0]
 800a73a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a73c:	2b01      	cmp	r3, #1
 800a73e:	d90e      	bls.n	800a75e <_tx_queue_receive+0x7a>
 800a740:	e007      	b.n	800a752 <_tx_queue_receive+0x6e>
 800a742:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a744:	1d13      	adds	r3, r2, #4
 800a746:	657b      	str	r3, [r7, #84]	@ 0x54
 800a748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a74a:	1d19      	adds	r1, r3, #4
 800a74c:	6539      	str	r1, [r7, #80]	@ 0x50
 800a74e:	6812      	ldr	r2, [r2, #0]
 800a750:	601a      	str	r2, [r3, #0]
 800a752:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a754:	3b01      	subs	r3, #1
 800a756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a758:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d1f1      	bne.n	800a742 <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	69db      	ldr	r3, [r3, #28]
 800a762:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a764:	429a      	cmp	r2, r3
 800a766:	d102      	bne.n	800a76e <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	699b      	ldr	r3, [r3, #24]
 800a76c:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a772:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	695b      	ldr	r3, [r3, #20]
 800a778:	1c5a      	adds	r2, r3, #1
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	691b      	ldr	r3, [r3, #16]
 800a782:	1e5a      	subs	r2, r3, #1
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	611a      	str	r2, [r3, #16]
 800a788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a78a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a78e:	f383 8810 	msr	PRIMASK, r3
}
 800a792:	e163      	b.n	800aa5c <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a798:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 800a79a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a79c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d153      	bne.n	800a84c <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a7a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a7a8:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	689b      	ldr	r3, [r3, #8]
 800a7b2:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a7b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a7b6:	1d13      	adds	r3, r2, #4
 800a7b8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a7ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7bc:	1d19      	adds	r1, r3, #4
 800a7be:	6539      	str	r1, [r7, #80]	@ 0x50
 800a7c0:	6812      	ldr	r2, [r2, #0]
 800a7c2:	601a      	str	r2, [r3, #0]
 800a7c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	d90e      	bls.n	800a7e8 <_tx_queue_receive+0x104>
 800a7ca:	e007      	b.n	800a7dc <_tx_queue_receive+0xf8>
 800a7cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a7ce:	1d13      	adds	r3, r2, #4
 800a7d0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a7d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7d4:	1d19      	adds	r1, r3, #4
 800a7d6:	6539      	str	r1, [r7, #80]	@ 0x50
 800a7d8:	6812      	ldr	r2, [r2, #0]
 800a7da:	601a      	str	r2, [r3, #0]
 800a7dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d1f1      	bne.n	800a7cc <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800a7e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a7ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d103      	bne.n	800a7fc <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	629a      	str	r2, [r3, #40]	@ 0x28
 800a7fa:	e00e      	b.n	800a81a <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a7fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a800:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a806:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800a808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a80a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a80c:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 800a80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a810:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a812:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 800a814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a816:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a818:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a81e:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a822:	2200      	movs	r2, #0
 800a824:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a828:	2200      	movs	r2, #0
 800a82a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800a82e:	4b8e      	ldr	r3, [pc, #568]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	3301      	adds	r3, #1
 800a834:	4a8c      	ldr	r2, [pc, #560]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a836:	6013      	str	r3, [r2, #0]
 800a838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a83a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83e:	f383 8810 	msr	PRIMASK, r3
}
 800a842:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800a844:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a846:	f000 fc79 	bl	800b13c <_tx_thread_system_resume>
 800a84a:	e107      	b.n	800aa5c <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6a1b      	ldr	r3, [r3, #32]
 800a850:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a85c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a85e:	1d13      	adds	r3, r2, #4
 800a860:	657b      	str	r3, [r7, #84]	@ 0x54
 800a862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a864:	1d19      	adds	r1, r3, #4
 800a866:	6539      	str	r1, [r7, #80]	@ 0x50
 800a868:	6812      	ldr	r2, [r2, #0]
 800a86a:	601a      	str	r2, [r3, #0]
 800a86c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a86e:	2b01      	cmp	r3, #1
 800a870:	d90e      	bls.n	800a890 <_tx_queue_receive+0x1ac>
 800a872:	e007      	b.n	800a884 <_tx_queue_receive+0x1a0>
 800a874:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a876:	1d13      	adds	r3, r2, #4
 800a878:	657b      	str	r3, [r7, #84]	@ 0x54
 800a87a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a87c:	1d19      	adds	r1, r3, #4
 800a87e:	6539      	str	r1, [r7, #80]	@ 0x50
 800a880:	6812      	ldr	r2, [r2, #0]
 800a882:	601a      	str	r2, [r3, #0]
 800a884:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a886:	3b01      	subs	r3, #1
 800a888:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a88a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1f1      	bne.n	800a874 <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	69db      	ldr	r3, [r3, #28]
 800a894:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a896:	429a      	cmp	r2, r3
 800a898:	d102      	bne.n	800a8a0 <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	699b      	ldr	r3, [r3, #24]
 800a89e:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a8a4:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 800a8a6:	4b70      	ldr	r3, [pc, #448]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	4a6e      	ldr	r2, [pc, #440]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a8ae:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 800a8b0:	4b6d      	ldr	r3, [pc, #436]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	3b01      	subs	r3, #1
 800a8b6:	4a6c      	ldr	r2, [pc, #432]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a8b8:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a8ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a8be:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8c4:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a8cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a8ce:	1d13      	adds	r3, r2, #4
 800a8d0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a8d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8d4:	1d19      	adds	r1, r3, #4
 800a8d6:	6539      	str	r1, [r7, #80]	@ 0x50
 800a8d8:	6812      	ldr	r2, [r2, #0]
 800a8da:	601a      	str	r2, [r3, #0]
 800a8dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d90e      	bls.n	800a900 <_tx_queue_receive+0x21c>
 800a8e2:	e007      	b.n	800a8f4 <_tx_queue_receive+0x210>
 800a8e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a8e6:	1d13      	adds	r3, r2, #4
 800a8e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a8ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8ec:	1d19      	adds	r1, r3, #4
 800a8ee:	6539      	str	r1, [r7, #80]	@ 0x50
 800a8f0:	6812      	ldr	r2, [r2, #0]
 800a8f2:	601a      	str	r2, [r3, #0]
 800a8f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d1f1      	bne.n	800a8e4 <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	69db      	ldr	r3, [r3, #28]
 800a904:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a906:	429a      	cmp	r2, r3
 800a908:	d102      	bne.n	800a910 <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	699b      	ldr	r3, [r3, #24]
 800a90e:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a914:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a91a:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800a91c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a91e:	3b01      	subs	r3, #1
 800a920:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a924:	2b00      	cmp	r3, #0
 800a926:	d103      	bne.n	800a930 <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	2200      	movs	r2, #0
 800a92c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a92e:	e00e      	b.n	800a94e <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a934:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a93a:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a93c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a93e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a940:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a944:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a946:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 800a948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a94a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a94c:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a952:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a956:	2200      	movs	r2, #0
 800a958:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a95a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a95c:	2200      	movs	r2, #0
 800a95e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800a962:	4b41      	ldr	r3, [pc, #260]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	3301      	adds	r3, #1
 800a968:	4a3f      	ldr	r2, [pc, #252]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a96a:	6013      	str	r3, [r2, #0]
 800a96c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a96e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a970:	6a3b      	ldr	r3, [r7, #32]
 800a972:	f383 8810 	msr	PRIMASK, r3
}
 800a976:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800a978:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a97a:	f000 fbdf 	bl	800b13c <_tx_thread_system_resume>
 800a97e:	e06d      	b.n	800aa5c <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d062      	beq.n	800aa4c <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800a986:	4b38      	ldr	r3, [pc, #224]	@ (800aa68 <_tx_queue_receive+0x384>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d008      	beq.n	800a9a0 <_tx_queue_receive+0x2bc>
 800a98e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a990:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a992:	69fb      	ldr	r3, [r7, #28]
 800a994:	f383 8810 	msr	PRIMASK, r3
}
 800a998:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 800a99a:	230a      	movs	r3, #10
 800a99c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a99e:	e05d      	b.n	800aa5c <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800a9a0:	4b32      	ldr	r3, [pc, #200]	@ (800aa6c <_tx_queue_receive+0x388>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800a9a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9a8:	4a31      	ldr	r2, [pc, #196]	@ (800aa70 <_tx_queue_receive+0x38c>)
 800a9aa:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800a9ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9ae:	68fa      	ldr	r2, [r7, #12]
 800a9b0:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 800a9b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9b4:	68ba      	ldr	r2, [r7, #8]
 800a9b6:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800a9b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800a9c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a9c6:	1c5a      	adds	r2, r3, #1
 800a9c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9ca:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a9ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d109      	bne.n	800a9e8 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a9d8:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a9da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a9de:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a9e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a9e4:	675a      	str	r2, [r3, #116]	@ 0x74
 800a9e6:	e011      	b.n	800aa0c <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9ec:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a9ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a9f2:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a9f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9f8:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a9fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a9fe:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800aa00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aa04:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800aa06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aa0a:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800aa0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa0e:	1c5a      	adds	r2, r3, #1
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800aa14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa16:	2205      	movs	r2, #5
 800aa18:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800aa1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800aa20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800aa26:	4b10      	ldr	r3, [pc, #64]	@ (800aa68 <_tx_queue_receive+0x384>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	4a0e      	ldr	r2, [pc, #56]	@ (800aa68 <_tx_queue_receive+0x384>)
 800aa2e:	6013      	str	r3, [r2, #0]
 800aa30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa32:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa34:	69bb      	ldr	r3, [r7, #24]
 800aa36:	f383 8810 	msr	PRIMASK, r3
}
 800aa3a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800aa3c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800aa3e:	f000 fc7d 	bl	800b33c <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800aa42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa4a:	e007      	b.n	800aa5c <_tx_queue_receive+0x378>
 800aa4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa4e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	f383 8810 	msr	PRIMASK, r3
}
 800aa56:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 800aa58:	230a      	movs	r3, #10
 800aa5a:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 800aa5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3758      	adds	r7, #88	@ 0x58
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	20002584 	.word	0x20002584
 800aa6c:	200024ec 	.word	0x200024ec
 800aa70:	0800a4f5 	.word	0x0800a4f5

0800aa74 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b094      	sub	sp, #80	@ 0x50
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	60f8      	str	r0, [r7, #12]
 800aa7c:	60b9      	str	r1, [r7, #8]
 800aa7e:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800aa80:	2300      	movs	r3, #0
 800aa82:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aa84:	f3ef 8310 	mrs	r3, PRIMASK
 800aa88:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800aa8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800aa8c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800aa8e:	b672      	cpsid	i
    return(int_posture);
 800aa90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 800aa92:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa98:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	695b      	ldr	r3, [r3, #20]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	f000 809b 	beq.w	800abda <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800aaa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d13c      	bne.n	800ab24 <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	695b      	ldr	r3, [r3, #20]
 800aaae:	1e5a      	subs	r2, r3, #1
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	691b      	ldr	r3, [r3, #16]
 800aab8:	1c5a      	adds	r2, r3, #1
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aac6:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	689b      	ldr	r3, [r3, #8]
 800aacc:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800aace:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aad0:	1d13      	adds	r3, r2, #4
 800aad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aad4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aad6:	1d19      	adds	r1, r3, #4
 800aad8:	64b9      	str	r1, [r7, #72]	@ 0x48
 800aada:	6812      	ldr	r2, [r2, #0]
 800aadc:	601a      	str	r2, [r3, #0]
 800aade:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d90e      	bls.n	800ab02 <_tx_queue_send+0x8e>
 800aae4:	e007      	b.n	800aaf6 <_tx_queue_send+0x82>
 800aae6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aae8:	1d13      	adds	r3, r2, #4
 800aaea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aaec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aaee:	1d19      	adds	r1, r3, #4
 800aaf0:	64b9      	str	r1, [r7, #72]	@ 0x48
 800aaf2:	6812      	ldr	r2, [r2, #0]
 800aaf4:	601a      	str	r2, [r3, #0]
 800aaf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aaf8:	3b01      	subs	r3, #1
 800aafa:	647b      	str	r3, [r7, #68]	@ 0x44
 800aafc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d1f1      	bne.n	800aae6 <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	69db      	ldr	r3, [r3, #28]
 800ab06:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d102      	bne.n	800ab12 <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	699b      	ldr	r3, [r3, #24]
 800ab10:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab16:	625a      	str	r2, [r3, #36]	@ 0x24
 800ab18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab1a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab1c:	6a3b      	ldr	r3, [r7, #32]
 800ab1e:	f383 8810 	msr	PRIMASK, r3
}
 800ab22:	e0c8      	b.n	800acb6 <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab28:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 800ab2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 800ab30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d103      	bne.n	800ab3e <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	629a      	str	r2, [r3, #40]	@ 0x28
 800ab3c:	e012      	b.n	800ab64 <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800ab3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab40:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800ab46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab4a:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab50:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800ab52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab56:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 800ab58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab5c:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 800ab5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab62:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab68:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ab6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800ab74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab78:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	689b      	ldr	r3, [r3, #8]
 800ab7e:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800ab80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ab82:	1d13      	adds	r3, r2, #4
 800ab84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab88:	1d19      	adds	r1, r3, #4
 800ab8a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800ab8c:	6812      	ldr	r2, [r2, #0]
 800ab8e:	601a      	str	r2, [r3, #0]
 800ab90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d90e      	bls.n	800abb4 <_tx_queue_send+0x140>
 800ab96:	e007      	b.n	800aba8 <_tx_queue_send+0x134>
 800ab98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ab9a:	1d13      	adds	r3, r2, #4
 800ab9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aba0:	1d19      	adds	r1, r3, #4
 800aba2:	64b9      	str	r1, [r7, #72]	@ 0x48
 800aba4:	6812      	ldr	r2, [r2, #0]
 800aba6:	601a      	str	r2, [r3, #0]
 800aba8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abaa:	3b01      	subs	r3, #1
 800abac:	647b      	str	r3, [r7, #68]	@ 0x44
 800abae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d1f1      	bne.n	800ab98 <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800abb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb6:	2200      	movs	r2, #0
 800abb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800abbc:	4b40      	ldr	r3, [pc, #256]	@ (800acc0 <_tx_queue_send+0x24c>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	3301      	adds	r3, #1
 800abc2:	4a3f      	ldr	r2, [pc, #252]	@ (800acc0 <_tx_queue_send+0x24c>)
 800abc4:	6013      	str	r3, [r2, #0]
 800abc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abc8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800abca:	69fb      	ldr	r3, [r7, #28]
 800abcc:	f383 8810 	msr	PRIMASK, r3
}
 800abd0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800abd2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800abd4:	f000 fab2 	bl	800b13c <_tx_thread_system_resume>
 800abd8:	e06d      	b.n	800acb6 <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d062      	beq.n	800aca6 <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800abe0:	4b37      	ldr	r3, [pc, #220]	@ (800acc0 <_tx_queue_send+0x24c>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d008      	beq.n	800abfa <_tx_queue_send+0x186>
 800abe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abea:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800abec:	69bb      	ldr	r3, [r7, #24]
 800abee:	f383 8810 	msr	PRIMASK, r3
}
 800abf2:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 800abf4:	230b      	movs	r3, #11
 800abf6:	643b      	str	r3, [r7, #64]	@ 0x40
 800abf8:	e05d      	b.n	800acb6 <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800abfa:	4b32      	ldr	r3, [pc, #200]	@ (800acc4 <_tx_queue_send+0x250>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800ac00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac02:	4a31      	ldr	r2, [pc, #196]	@ (800acc8 <_tx_queue_send+0x254>)
 800ac04:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800ac06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 800ac0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac0e:	68ba      	ldr	r2, [r7, #8]
 800ac10:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800ac12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac14:	2200      	movs	r2, #0
 800ac16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800ac1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ac20:	1c5a      	adds	r2, r3, #1
 800ac22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac24:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800ac28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d109      	bne.n	800ac42 <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac32:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800ac34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac38:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800ac3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac3e:	675a      	str	r2, [r3, #116]	@ 0x74
 800ac40:	e011      	b.n	800ac66 <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac46:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800ac48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac4c:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800ac4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac52:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800ac54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac58:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800ac5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac5e:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800ac60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac64:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800ac66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac68:	1c5a      	adds	r2, r3, #1
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800ac6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac70:	2205      	movs	r2, #5
 800ac72:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800ac74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac76:	2201      	movs	r2, #1
 800ac78:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800ac7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac7c:	687a      	ldr	r2, [r7, #4]
 800ac7e:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800ac80:	4b0f      	ldr	r3, [pc, #60]	@ (800acc0 <_tx_queue_send+0x24c>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	3301      	adds	r3, #1
 800ac86:	4a0e      	ldr	r2, [pc, #56]	@ (800acc0 <_tx_queue_send+0x24c>)
 800ac88:	6013      	str	r3, [r2, #0]
 800ac8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac8c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	f383 8810 	msr	PRIMASK, r3
}
 800ac94:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800ac96:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ac98:	f000 fb50 	bl	800b33c <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800ac9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aca2:	643b      	str	r3, [r7, #64]	@ 0x40
 800aca4:	e007      	b.n	800acb6 <_tx_queue_send+0x242>
 800aca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aca8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	f383 8810 	msr	PRIMASK, r3
}
 800acb0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 800acb2:	230b      	movs	r3, #11
 800acb4:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 800acb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3750      	adds	r7, #80	@ 0x50
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}
 800acc0:	20002584 	.word	0x20002584
 800acc4:	200024ec 	.word	0x200024ec
 800acc8:	0800a4f5 	.word	0x0800a4f5

0800accc <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b092      	sub	sp, #72	@ 0x48
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	60f8      	str	r0, [r7, #12]
 800acd4:	60b9      	str	r1, [r7, #8]
 800acd6:	607a      	str	r2, [r7, #4]
 800acd8:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800acda:	2300      	movs	r3, #0
 800acdc:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800acde:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ace0:	21ef      	movs	r1, #239	@ 0xef
 800ace2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ace4:	f002 f959 	bl	800cf9a <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800ace8:	22b0      	movs	r2, #176	@ 0xb0
 800acea:	2100      	movs	r1, #0
 800acec:	68f8      	ldr	r0, [r7, #12]
 800acee:	f002 f954 	bl	800cf9a <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	68ba      	ldr	r2, [r7, #8]
 800acf6:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	683a      	ldr	r2, [r7, #0]
 800ad02:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ad08:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ad0e:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad14:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad1a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ad22:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ad28:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2220      	movs	r2, #32
 800ad2e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800ad32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad34:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800ad36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad38:	3b01      	subs	r3, #1
 800ad3a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ad3c:	4413      	add	r3, r2
 800ad3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ad44:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800ad46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d007      	beq.n	800ad5e <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2200      	movs	r2, #0
 800ad52:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2200      	movs	r2, #0
 800ad58:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800ad5c:	e006      	b.n	800ad6c <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad62:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad68:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	2203      	movs	r2, #3
 800ad70:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	4a48      	ldr	r2, [pc, #288]	@ (800ae98 <_tx_thread_create+0x1cc>)
 800ad76:	655a      	str	r2, [r3, #84]	@ 0x54
 800ad78:	68fa      	ldr	r2, [r7, #12]
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800ad7e:	4947      	ldr	r1, [pc, #284]	@ (800ae9c <_tx_thread_create+0x1d0>)
 800ad80:	68f8      	ldr	r0, [r7, #12]
 800ad82:	f7f5 fb1b 	bl	80003bc <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ad86:	f3ef 8310 	mrs	r3, PRIMASK
 800ad8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ad8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ad8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800ad90:	b672      	cpsid	i
    return(int_posture);
 800ad92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800ad94:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	4a41      	ldr	r2, [pc, #260]	@ (800aea0 <_tx_thread_create+0x1d4>)
 800ad9a:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800ad9c:	4b41      	ldr	r3, [pc, #260]	@ (800aea4 <_tx_thread_create+0x1d8>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d10b      	bne.n	800adbc <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800ada4:	4a40      	ldr	r2, [pc, #256]	@ (800aea8 <_tx_thread_create+0x1dc>)
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	68fa      	ldr	r2, [r7, #12]
 800adae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	68fa      	ldr	r2, [r7, #12]
 800adb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800adba:	e016      	b.n	800adea <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800adbc:	4b3a      	ldr	r3, [pc, #232]	@ (800aea8 <_tx_thread_create+0x1dc>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800adc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800adc8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800adca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adcc:	68fa      	ldr	r2, [r7, #12]
 800adce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800add2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ade6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800adea:	4b2e      	ldr	r3, [pc, #184]	@ (800aea4 <_tx_thread_create+0x1d8>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	3301      	adds	r3, #1
 800adf0:	4a2c      	ldr	r2, [pc, #176]	@ (800aea4 <_tx_thread_create+0x1d8>)
 800adf2:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800adf4:	4b2d      	ldr	r3, [pc, #180]	@ (800aeac <_tx_thread_create+0x1e0>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	3301      	adds	r3, #1
 800adfa:	4a2c      	ldr	r2, [pc, #176]	@ (800aeac <_tx_thread_create+0x1e0>)
 800adfc:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800adfe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae00:	2b01      	cmp	r3, #1
 800ae02:	d129      	bne.n	800ae58 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ae04:	f3ef 8305 	mrs	r3, IPSR
 800ae08:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800ae0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800ae0c:	4b28      	ldr	r3, [pc, #160]	@ (800aeb0 <_tx_thread_create+0x1e4>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	4313      	orrs	r3, r2
 800ae12:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ae16:	d30d      	bcc.n	800ae34 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800ae18:	4b26      	ldr	r3, [pc, #152]	@ (800aeb4 <_tx_thread_create+0x1e8>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800ae1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d009      	beq.n	800ae38 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800ae24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae28:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800ae2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae30:	63da      	str	r2, [r3, #60]	@ 0x3c
 800ae32:	e001      	b.n	800ae38 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800ae34:	2300      	movs	r3, #0
 800ae36:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae3a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae3c:	6a3b      	ldr	r3, [r7, #32]
 800ae3e:	f383 8810 	msr	PRIMASK, r3
}
 800ae42:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800ae44:	68f8      	ldr	r0, [r7, #12]
 800ae46:	f000 f979 	bl	800b13c <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800ae4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d01e      	beq.n	800ae8e <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800ae50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae54:	63da      	str	r2, [r3, #60]	@ 0x3c
 800ae56:	e01a      	b.n	800ae8e <_tx_thread_create+0x1c2>
 800ae58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae5a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	f383 8810 	msr	PRIMASK, r3
}
 800ae62:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ae64:	f3ef 8310 	mrs	r3, PRIMASK
 800ae68:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ae6a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ae6c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ae6e:	b672      	cpsid	i
    return(int_posture);
 800ae70:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800ae72:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800ae74:	4b0d      	ldr	r3, [pc, #52]	@ (800aeac <_tx_thread_create+0x1e0>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	3b01      	subs	r3, #1
 800ae7a:	4a0c      	ldr	r2, [pc, #48]	@ (800aeac <_tx_thread_create+0x1e0>)
 800ae7c:	6013      	str	r3, [r2, #0]
 800ae7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae80:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae82:	69fb      	ldr	r3, [r7, #28]
 800ae84:	f383 8810 	msr	PRIMASK, r3
}
 800ae88:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800ae8a:	f000 f91d 	bl	800b0c8 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800ae8e:	2300      	movs	r3, #0
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3748      	adds	r7, #72	@ 0x48
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}
 800ae98:	0800b611 	.word	0x0800b611
 800ae9c:	0800af31 	.word	0x0800af31
 800aea0:	54485244 	.word	0x54485244
 800aea4:	200024f8 	.word	0x200024f8
 800aea8:	200024f4 	.word	0x200024f4
 800aeac:	20002584 	.word	0x20002584
 800aeb0:	2000000c 	.word	0x2000000c
 800aeb4:	200024f0 	.word	0x200024f0

0800aeb8 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800aebc:	4b12      	ldr	r3, [pc, #72]	@ (800af08 <_tx_thread_initialize+0x50>)
 800aebe:	2200      	movs	r2, #0
 800aec0:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800aec2:	4b12      	ldr	r3, [pc, #72]	@ (800af0c <_tx_thread_initialize+0x54>)
 800aec4:	2200      	movs	r2, #0
 800aec6:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800aec8:	4b11      	ldr	r3, [pc, #68]	@ (800af10 <_tx_thread_initialize+0x58>)
 800aeca:	2200      	movs	r2, #0
 800aecc:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800aece:	4b11      	ldr	r3, [pc, #68]	@ (800af14 <_tx_thread_initialize+0x5c>)
 800aed0:	2220      	movs	r2, #32
 800aed2:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800aed4:	2280      	movs	r2, #128	@ 0x80
 800aed6:	2100      	movs	r1, #0
 800aed8:	480f      	ldr	r0, [pc, #60]	@ (800af18 <_tx_thread_initialize+0x60>)
 800aeda:	f002 f85e 	bl	800cf9a <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800aede:	4b0f      	ldr	r3, [pc, #60]	@ (800af1c <_tx_thread_initialize+0x64>)
 800aee0:	2200      	movs	r2, #0
 800aee2:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800aee4:	4b0e      	ldr	r3, [pc, #56]	@ (800af20 <_tx_thread_initialize+0x68>)
 800aee6:	2200      	movs	r2, #0
 800aee8:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800aeea:	4b0e      	ldr	r3, [pc, #56]	@ (800af24 <_tx_thread_initialize+0x6c>)
 800aeec:	2200      	movs	r2, #0
 800aeee:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800aef0:	4b0d      	ldr	r3, [pc, #52]	@ (800af28 <_tx_thread_initialize+0x70>)
 800aef2:	2200      	movs	r2, #0
 800aef4:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800aef6:	4b0d      	ldr	r3, [pc, #52]	@ (800af2c <_tx_thread_initialize+0x74>)
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800aefe:	4a0b      	ldr	r2, [pc, #44]	@ (800af2c <_tx_thread_initialize+0x74>)
 800af00:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800af02:	bf00      	nop
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	200024ec 	.word	0x200024ec
 800af0c:	200024f0 	.word	0x200024f0
 800af10:	200024fc 	.word	0x200024fc
 800af14:	20002500 	.word	0x20002500
 800af18:	20002504 	.word	0x20002504
 800af1c:	200024f4 	.word	0x200024f4
 800af20:	200024f8 	.word	0x200024f8
 800af24:	20002584 	.word	0x20002584
 800af28:	20002588 	.word	0x20002588
 800af2c:	2000258c 	.word	0x2000258c

0800af30 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b088      	sub	sp, #32
 800af34:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800af36:	4b21      	ldr	r3, [pc, #132]	@ (800afbc <_tx_thread_shell_entry+0x8c>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800af3c:	69fb      	ldr	r3, [r7, #28]
 800af3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af40:	69fa      	ldr	r2, [r7, #28]
 800af42:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800af44:	4610      	mov	r0, r2
 800af46:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800af48:	4b1d      	ldr	r3, [pc, #116]	@ (800afc0 <_tx_thread_shell_entry+0x90>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d003      	beq.n	800af58 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800af50:	4b1b      	ldr	r3, [pc, #108]	@ (800afc0 <_tx_thread_shell_entry+0x90>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	69f8      	ldr	r0, [r7, #28]
 800af56:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800af58:	f3ef 8310 	mrs	r3, PRIMASK
 800af5c:	607b      	str	r3, [r7, #4]
    return(posture);
 800af5e:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800af60:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800af62:	b672      	cpsid	i
    return(int_posture);
 800af64:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800af66:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800af68:	69fb      	ldr	r3, [r7, #28]
 800af6a:	2201      	movs	r2, #1
 800af6c:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800af6e:	69fb      	ldr	r3, [r7, #28]
 800af70:	2201      	movs	r2, #1
 800af72:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800af74:	69fb      	ldr	r3, [r7, #28]
 800af76:	2200      	movs	r2, #0
 800af78:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800af7a:	4b12      	ldr	r3, [pc, #72]	@ (800afc4 <_tx_thread_shell_entry+0x94>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	3301      	adds	r3, #1
 800af80:	4a10      	ldr	r2, [pc, #64]	@ (800afc4 <_tx_thread_shell_entry+0x94>)
 800af82:	6013      	str	r3, [r2, #0]
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	f383 8810 	msr	PRIMASK, r3
}
 800af8e:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800af90:	f3ef 8314 	mrs	r3, CONTROL
 800af94:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800af96:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800af98:	617b      	str	r3, [r7, #20]
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	f023 0304 	bic.w	r3, r3, #4
 800afa0:	617b      	str	r3, [r7, #20]
 800afa2:	697b      	ldr	r3, [r7, #20]
 800afa4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	f383 8814 	msr	CONTROL, r3
}
 800afac:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800afae:	69f8      	ldr	r0, [r7, #28]
 800afb0:	f000 f9c4 	bl	800b33c <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800afb4:	bf00      	nop
 800afb6:	3720      	adds	r7, #32
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}
 800afbc:	200024ec 	.word	0x200024ec
 800afc0:	20002588 	.word	0x20002588
 800afc4:	20002584 	.word	0x20002584

0800afc8 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b08e      	sub	sp, #56	@ 0x38
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800afd0:	f3ef 8310 	mrs	r3, PRIMASK
 800afd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800afd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800afd8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800afda:	b672      	cpsid	i
    return(int_posture);
 800afdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800afde:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800afe0:	4b35      	ldr	r3, [pc, #212]	@ (800b0b8 <_tx_thread_sleep+0xf0>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800afe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d108      	bne.n	800affe <_tx_thread_sleep+0x36>
 800afec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afee:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aff0:	6a3b      	ldr	r3, [r7, #32]
 800aff2:	f383 8810 	msr	PRIMASK, r3
}
 800aff6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800aff8:	2313      	movs	r3, #19
 800affa:	637b      	str	r3, [r7, #52]	@ 0x34
 800affc:	e056      	b.n	800b0ac <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800affe:	f3ef 8305 	mrs	r3, IPSR
 800b002:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800b004:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b006:	4b2d      	ldr	r3, [pc, #180]	@ (800b0bc <_tx_thread_sleep+0xf4>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4313      	orrs	r3, r2
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d008      	beq.n	800b022 <_tx_thread_sleep+0x5a>
 800b010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b012:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b014:	69bb      	ldr	r3, [r7, #24]
 800b016:	f383 8810 	msr	PRIMASK, r3
}
 800b01a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b01c:	2313      	movs	r3, #19
 800b01e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b020:	e044      	b.n	800b0ac <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800b022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b024:	4a26      	ldr	r2, [pc, #152]	@ (800b0c0 <_tx_thread_sleep+0xf8>)
 800b026:	4293      	cmp	r3, r2
 800b028:	d108      	bne.n	800b03c <_tx_thread_sleep+0x74>
 800b02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b02c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	f383 8810 	msr	PRIMASK, r3
}
 800b034:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b036:	2313      	movs	r3, #19
 800b038:	637b      	str	r3, [r7, #52]	@ 0x34
 800b03a:	e037      	b.n	800b0ac <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d108      	bne.n	800b054 <_tx_thread_sleep+0x8c>
 800b042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b044:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b046:	693b      	ldr	r3, [r7, #16]
 800b048:	f383 8810 	msr	PRIMASK, r3
}
 800b04c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800b04e:	2300      	movs	r3, #0
 800b050:	637b      	str	r3, [r7, #52]	@ 0x34
 800b052:	e02b      	b.n	800b0ac <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800b054:	4b1b      	ldr	r3, [pc, #108]	@ (800b0c4 <_tx_thread_sleep+0xfc>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d008      	beq.n	800b06e <_tx_thread_sleep+0xa6>
 800b05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b05e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f383 8810 	msr	PRIMASK, r3
}
 800b066:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800b068:	2313      	movs	r3, #19
 800b06a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b06c:	e01e      	b.n	800b0ac <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800b06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b070:	2204      	movs	r2, #4
 800b072:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b076:	2201      	movs	r2, #1
 800b078:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b07a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b07c:	2200      	movs	r2, #0
 800b07e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800b082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b084:	687a      	ldr	r2, [r7, #4]
 800b086:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800b088:	4b0e      	ldr	r3, [pc, #56]	@ (800b0c4 <_tx_thread_sleep+0xfc>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	3301      	adds	r3, #1
 800b08e:	4a0d      	ldr	r2, [pc, #52]	@ (800b0c4 <_tx_thread_sleep+0xfc>)
 800b090:	6013      	str	r3, [r2, #0]
 800b092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b094:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	f383 8810 	msr	PRIMASK, r3
}
 800b09c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800b09e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b0a0:	f000 f94c 	bl	800b33c <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800b0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b0aa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800b0ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3738      	adds	r7, #56	@ 0x38
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop
 800b0b8:	200024ec 	.word	0x200024ec
 800b0bc:	2000000c 	.word	0x2000000c
 800b0c0:	20002634 	.word	0x20002634
 800b0c4:	20002584 	.word	0x20002584

0800b0c8 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b089      	sub	sp, #36	@ 0x24
 800b0cc:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b0ce:	4b17      	ldr	r3, [pc, #92]	@ (800b12c <_tx_thread_system_preempt_check+0x64>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800b0d4:	69fb      	ldr	r3, [r7, #28]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d121      	bne.n	800b11e <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800b0da:	4b15      	ldr	r3, [pc, #84]	@ (800b130 <_tx_thread_system_preempt_check+0x68>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800b0e0:	4b14      	ldr	r3, [pc, #80]	@ (800b134 <_tx_thread_system_preempt_check+0x6c>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800b0e6:	69ba      	ldr	r2, [r7, #24]
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	d017      	beq.n	800b11e <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b0ee:	4b12      	ldr	r3, [pc, #72]	@ (800b138 <_tx_thread_system_preempt_check+0x70>)
 800b0f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0f4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b0f6:	f3ef 8305 	mrs	r3, IPSR
 800b0fa:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b0fc:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d10c      	bne.n	800b11c <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b102:	f3ef 8310 	mrs	r3, PRIMASK
 800b106:	60fb      	str	r3, [r7, #12]
    return(posture);
 800b108:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800b10a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b10c:	b662      	cpsie	i
}
 800b10e:	bf00      	nop
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f383 8810 	msr	PRIMASK, r3
}
 800b11a:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800b11c:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800b11e:	bf00      	nop
 800b120:	3724      	adds	r7, #36	@ 0x24
 800b122:	46bd      	mov	sp, r7
 800b124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b128:	4770      	bx	lr
 800b12a:	bf00      	nop
 800b12c:	20002584 	.word	0x20002584
 800b130:	200024ec 	.word	0x200024ec
 800b134:	200024f0 	.word	0x200024f0
 800b138:	e000ed04 	.word	0xe000ed04

0800b13c <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b096      	sub	sp, #88	@ 0x58
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b144:	f3ef 8310 	mrs	r3, PRIMASK
 800b148:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800b14a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800b14c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800b14e:	b672      	cpsid	i
    return(int_posture);
 800b150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b152:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d005      	beq.n	800b168 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	334c      	adds	r3, #76	@ 0x4c
 800b160:	4618      	mov	r0, r3
 800b162:	f000 fbaf 	bl	800b8c4 <_tx_timer_system_deactivate>
 800b166:	e002      	b.n	800b16e <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2200      	movs	r2, #0
 800b16c:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b16e:	4b6c      	ldr	r3, [pc, #432]	@ (800b320 <_tx_thread_system_resume+0x1e4>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	3b01      	subs	r3, #1
 800b174:	4a6a      	ldr	r2, [pc, #424]	@ (800b320 <_tx_thread_system_resume+0x1e4>)
 800b176:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	f040 8083 	bne.w	800b288 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b186:	2b00      	cmp	r3, #0
 800b188:	f000 8097 	beq.w	800b2ba <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b190:	2b00      	cmp	r3, #0
 800b192:	d172      	bne.n	800b27a <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2200      	movs	r2, #0
 800b198:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b19e:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800b1a0:	4a60      	ldr	r2, [pc, #384]	@ (800b324 <_tx_thread_system_resume+0x1e8>)
 800b1a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800b1aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d154      	bne.n	800b25a <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800b1b0:	495c      	ldr	r1, [pc, #368]	@ (800b324 <_tx_thread_system_resume+0x1e8>)
 800b1b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1b4:	687a      	ldr	r2, [r7, #4]
 800b1b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	687a      	ldr	r2, [r7, #4]
 800b1c4:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b1ce:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800b1d0:	4b55      	ldr	r3, [pc, #340]	@ (800b328 <_tx_thread_system_resume+0x1ec>)
 800b1d2:	681a      	ldr	r2, [r3, #0]
 800b1d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1d6:	4313      	orrs	r3, r2
 800b1d8:	4a53      	ldr	r2, [pc, #332]	@ (800b328 <_tx_thread_system_resume+0x1ec>)
 800b1da:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800b1dc:	4b53      	ldr	r3, [pc, #332]	@ (800b32c <_tx_thread_system_resume+0x1f0>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b1e2:	429a      	cmp	r2, r3
 800b1e4:	d269      	bcs.n	800b2ba <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800b1e6:	4a51      	ldr	r2, [pc, #324]	@ (800b32c <_tx_thread_system_resume+0x1f0>)
 800b1e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1ea:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800b1ec:	4b50      	ldr	r3, [pc, #320]	@ (800b330 <_tx_thread_system_resume+0x1f4>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800b1f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d103      	bne.n	800b200 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800b1f8:	4a4d      	ldr	r2, [pc, #308]	@ (800b330 <_tx_thread_system_resume+0x1f4>)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6013      	str	r3, [r2, #0]
 800b1fe:	e05c      	b.n	800b2ba <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800b200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b204:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b206:	429a      	cmp	r2, r3
 800b208:	d257      	bcs.n	800b2ba <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800b20a:	4a49      	ldr	r2, [pc, #292]	@ (800b330 <_tx_thread_system_resume+0x1f4>)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6013      	str	r3, [r2, #0]
 800b210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b212:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b216:	f383 8810 	msr	PRIMASK, r3
}
 800b21a:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b21c:	4b40      	ldr	r3, [pc, #256]	@ (800b320 <_tx_thread_system_resume+0x1e4>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800b222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b224:	2b00      	cmp	r3, #0
 800b226:	d174      	bne.n	800b312 <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b228:	4b42      	ldr	r3, [pc, #264]	@ (800b334 <_tx_thread_system_resume+0x1f8>)
 800b22a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b22e:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b230:	f3ef 8305 	mrs	r3, IPSR
 800b234:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800b236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d10c      	bne.n	800b256 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b23c:	f3ef 8310 	mrs	r3, PRIMASK
 800b240:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800b244:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b246:	b662      	cpsie	i
}
 800b248:	bf00      	nop
 800b24a:	6a3b      	ldr	r3, [r7, #32]
 800b24c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b24e:	69fb      	ldr	r3, [r7, #28]
 800b250:	f383 8810 	msr	PRIMASK, r3
}
 800b254:	bf00      	nop
}
 800b256:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800b258:	e05b      	b.n	800b312 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800b25a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b25c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b25e:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800b260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b262:	687a      	ldr	r2, [r7, #4]
 800b264:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800b266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b268:	687a      	ldr	r2, [r7, #4]
 800b26a:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b270:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b276:	621a      	str	r2, [r3, #32]
 800b278:	e01f      	b.n	800b2ba <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2200      	movs	r2, #0
 800b27e:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2203      	movs	r2, #3
 800b284:	631a      	str	r2, [r3, #48]	@ 0x30
 800b286:	e018      	b.n	800b2ba <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b28c:	2b01      	cmp	r3, #1
 800b28e:	d014      	beq.n	800b2ba <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b294:	2b02      	cmp	r3, #2
 800b296:	d010      	beq.n	800b2ba <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d106      	bne.n	800b2ae <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	631a      	str	r2, [r3, #48]	@ 0x30
 800b2ac:	e005      	b.n	800b2ba <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2203      	movs	r2, #3
 800b2b8:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b2ba:	4b1f      	ldr	r3, [pc, #124]	@ (800b338 <_tx_thread_system_resume+0x1fc>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b2c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b2c2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b2c4:	69bb      	ldr	r3, [r7, #24]
 800b2c6:	f383 8810 	msr	PRIMASK, r3
}
 800b2ca:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800b2cc:	4b18      	ldr	r3, [pc, #96]	@ (800b330 <_tx_thread_system_resume+0x1f4>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d020      	beq.n	800b318 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b2d6:	4b12      	ldr	r3, [pc, #72]	@ (800b320 <_tx_thread_system_resume+0x1e4>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800b2dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d11a      	bne.n	800b318 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b2e2:	4b14      	ldr	r3, [pc, #80]	@ (800b334 <_tx_thread_system_resume+0x1f8>)
 800b2e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2e8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b2ea:	f3ef 8305 	mrs	r3, IPSR
 800b2ee:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b2f0:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d10f      	bne.n	800b316 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b2f6:	f3ef 8310 	mrs	r3, PRIMASK
 800b2fa:	613b      	str	r3, [r7, #16]
    return(posture);
 800b2fc:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800b2fe:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b300:	b662      	cpsie	i
}
 800b302:	bf00      	nop
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	f383 8810 	msr	PRIMASK, r3
}
 800b30e:	bf00      	nop
}
 800b310:	e001      	b.n	800b316 <_tx_thread_system_resume+0x1da>
                                return;
 800b312:	bf00      	nop
 800b314:	e000      	b.n	800b318 <_tx_thread_system_resume+0x1dc>
 800b316:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800b318:	3758      	adds	r7, #88	@ 0x58
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}
 800b31e:	bf00      	nop
 800b320:	20002584 	.word	0x20002584
 800b324:	20002504 	.word	0x20002504
 800b328:	200024fc 	.word	0x200024fc
 800b32c:	20002500 	.word	0x20002500
 800b330:	200024f0 	.word	0x200024f0
 800b334:	e000ed04 	.word	0xe000ed04
 800b338:	200024ec 	.word	0x200024ec

0800b33c <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b09e      	sub	sp, #120	@ 0x78
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b344:	4b81      	ldr	r3, [pc, #516]	@ (800b54c <_tx_thread_system_suspend+0x210>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b34a:	f3ef 8310 	mrs	r3, PRIMASK
 800b34e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800b350:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800b352:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800b354:	b672      	cpsid	i
    return(int_posture);
 800b356:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800b358:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800b35a:	687a      	ldr	r2, [r7, #4]
 800b35c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b35e:	429a      	cmp	r2, r3
 800b360:	d112      	bne.n	800b388 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b366:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800b368:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d008      	beq.n	800b380 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800b36e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b370:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b374:	d004      	beq.n	800b380 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	334c      	adds	r3, #76	@ 0x4c
 800b37a:	4618      	mov	r0, r3
 800b37c:	f000 fa40 	bl	800b800 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	69db      	ldr	r3, [r3, #28]
 800b384:	4a72      	ldr	r2, [pc, #456]	@ (800b550 <_tx_thread_system_suspend+0x214>)
 800b386:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b388:	4b72      	ldr	r3, [pc, #456]	@ (800b554 <_tx_thread_system_suspend+0x218>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	3b01      	subs	r3, #1
 800b38e:	4a71      	ldr	r2, [pc, #452]	@ (800b554 <_tx_thread_system_suspend+0x218>)
 800b390:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b396:	2b01      	cmp	r3, #1
 800b398:	f040 80a6 	bne.w	800b4e8 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3a6:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6a1b      	ldr	r3, [r3, #32]
 800b3ac:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800b3ae:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d015      	beq.n	800b3e2 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3ba:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800b3bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b3be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b3c0:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800b3c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b3c6:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800b3c8:	4a63      	ldr	r2, [pc, #396]	@ (800b558 <_tx_thread_system_suspend+0x21c>)
 800b3ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b3cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3d0:	687a      	ldr	r2, [r7, #4]
 800b3d2:	429a      	cmp	r2, r3
 800b3d4:	d157      	bne.n	800b486 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800b3d6:	4960      	ldr	r1, [pc, #384]	@ (800b558 <_tx_thread_system_suspend+0x21c>)
 800b3d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b3da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b3dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b3e0:	e051      	b.n	800b486 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800b3e2:	4a5d      	ldr	r2, [pc, #372]	@ (800b558 <_tx_thread_system_suspend+0x21c>)
 800b3e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b3e6:	2100      	movs	r1, #0
 800b3e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b3f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b3f4:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800b3f6:	4b59      	ldr	r3, [pc, #356]	@ (800b55c <_tx_thread_system_suspend+0x220>)
 800b3f8:	681a      	ldr	r2, [r3, #0]
 800b3fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3fc:	43db      	mvns	r3, r3
 800b3fe:	4013      	ands	r3, r2
 800b400:	4a56      	ldr	r2, [pc, #344]	@ (800b55c <_tx_thread_system_suspend+0x220>)
 800b402:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800b404:	2300      	movs	r3, #0
 800b406:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800b408:	4b54      	ldr	r3, [pc, #336]	@ (800b55c <_tx_thread_system_suspend+0x220>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800b40e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b410:	2b00      	cmp	r3, #0
 800b412:	d12b      	bne.n	800b46c <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b414:	4b52      	ldr	r3, [pc, #328]	@ (800b560 <_tx_thread_system_suspend+0x224>)
 800b416:	2220      	movs	r2, #32
 800b418:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800b41a:	4b52      	ldr	r3, [pc, #328]	@ (800b564 <_tx_thread_system_suspend+0x228>)
 800b41c:	2200      	movs	r2, #0
 800b41e:	601a      	str	r2, [r3, #0]
 800b420:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b422:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b424:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b426:	f383 8810 	msr	PRIMASK, r3
}
 800b42a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b42c:	4b49      	ldr	r3, [pc, #292]	@ (800b554 <_tx_thread_system_suspend+0x218>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800b432:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b434:	2b00      	cmp	r3, #0
 800b436:	f040 8081 	bne.w	800b53c <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b43a:	4b4b      	ldr	r3, [pc, #300]	@ (800b568 <_tx_thread_system_suspend+0x22c>)
 800b43c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b440:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b442:	f3ef 8305 	mrs	r3, IPSR
 800b446:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800b448:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d10c      	bne.n	800b468 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b44e:	f3ef 8310 	mrs	r3, PRIMASK
 800b452:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800b454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800b456:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b458:	b662      	cpsie	i
}
 800b45a:	bf00      	nop
 800b45c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b45e:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b462:	f383 8810 	msr	PRIMASK, r3
}
 800b466:	bf00      	nop
}
 800b468:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800b46a:	e067      	b.n	800b53c <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800b46c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b46e:	fa93 f3a3 	rbit	r3, r3
 800b472:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b474:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b476:	fab3 f383 	clz	r3, r3
 800b47a:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800b47c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b47e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b480:	4413      	add	r3, r2
 800b482:	4a37      	ldr	r2, [pc, #220]	@ (800b560 <_tx_thread_system_suspend+0x224>)
 800b484:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800b486:	4b37      	ldr	r3, [pc, #220]	@ (800b564 <_tx_thread_system_suspend+0x228>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d12b      	bne.n	800b4e8 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800b490:	4b33      	ldr	r3, [pc, #204]	@ (800b560 <_tx_thread_system_suspend+0x224>)
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4a30      	ldr	r2, [pc, #192]	@ (800b558 <_tx_thread_system_suspend+0x21c>)
 800b496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b49a:	4a32      	ldr	r2, [pc, #200]	@ (800b564 <_tx_thread_system_suspend+0x228>)
 800b49c:	6013      	str	r3, [r2, #0]
 800b49e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4a0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a4:	f383 8810 	msr	PRIMASK, r3
}
 800b4a8:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b4aa:	4b2a      	ldr	r3, [pc, #168]	@ (800b554 <_tx_thread_system_suspend+0x218>)
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800b4b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d144      	bne.n	800b540 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b4b6:	4b2c      	ldr	r3, [pc, #176]	@ (800b568 <_tx_thread_system_suspend+0x22c>)
 800b4b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4bc:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b4be:	f3ef 8305 	mrs	r3, IPSR
 800b4c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800b4c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d10c      	bne.n	800b4e4 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b4ca:	f3ef 8310 	mrs	r3, PRIMASK
 800b4ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b4d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800b4d2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b4d4:	b662      	cpsie	i
}
 800b4d6:	bf00      	nop
 800b4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4da:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4dc:	6a3b      	ldr	r3, [r7, #32]
 800b4de:	f383 8810 	msr	PRIMASK, r3
}
 800b4e2:	bf00      	nop
}
 800b4e4:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800b4e6:	e02b      	b.n	800b540 <_tx_thread_system_suspend+0x204>
 800b4e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4ea:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4ec:	69fb      	ldr	r3, [r7, #28]
 800b4ee:	f383 8810 	msr	PRIMASK, r3
}
 800b4f2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800b4f4:	4b1b      	ldr	r3, [pc, #108]	@ (800b564 <_tx_thread_system_suspend+0x228>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	d022      	beq.n	800b544 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b4fe:	4b15      	ldr	r3, [pc, #84]	@ (800b554 <_tx_thread_system_suspend+0x218>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800b504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b506:	2b00      	cmp	r3, #0
 800b508:	d11c      	bne.n	800b544 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b50a:	4b17      	ldr	r3, [pc, #92]	@ (800b568 <_tx_thread_system_suspend+0x22c>)
 800b50c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b510:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b512:	f3ef 8305 	mrs	r3, IPSR
 800b516:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800b518:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d10c      	bne.n	800b538 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b51e:	f3ef 8310 	mrs	r3, PRIMASK
 800b522:	617b      	str	r3, [r7, #20]
    return(posture);
 800b524:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800b526:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b528:	b662      	cpsie	i
}
 800b52a:	bf00      	nop
 800b52c:	693b      	ldr	r3, [r7, #16]
 800b52e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f383 8810 	msr	PRIMASK, r3
}
 800b536:	bf00      	nop
}
 800b538:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800b53a:	e003      	b.n	800b544 <_tx_thread_system_suspend+0x208>
                return;
 800b53c:	bf00      	nop
 800b53e:	e002      	b.n	800b546 <_tx_thread_system_suspend+0x20a>
            return;
 800b540:	bf00      	nop
 800b542:	e000      	b.n	800b546 <_tx_thread_system_suspend+0x20a>
    return;
 800b544:	bf00      	nop
}
 800b546:	3778      	adds	r7, #120	@ 0x78
 800b548:	46bd      	mov	sp, r7
 800b54a:	bd80      	pop	{r7, pc}
 800b54c:	200024ec 	.word	0x200024ec
 800b550:	20002af0 	.word	0x20002af0
 800b554:	20002584 	.word	0x20002584
 800b558:	20002504 	.word	0x20002504
 800b55c:	200024fc 	.word	0x200024fc
 800b560:	20002500 	.word	0x20002500
 800b564:	200024f0 	.word	0x200024f0
 800b568:	e000ed04 	.word	0xe000ed04

0800b56c <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b087      	sub	sp, #28
 800b570:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b572:	4b21      	ldr	r3, [pc, #132]	@ (800b5f8 <_tx_thread_time_slice+0x8c>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b578:	f3ef 8310 	mrs	r3, PRIMASK
 800b57c:	60fb      	str	r3, [r7, #12]
    return(posture);
 800b57e:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800b580:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b582:	b672      	cpsid	i
    return(int_posture);
 800b584:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800b586:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800b588:	4b1c      	ldr	r3, [pc, #112]	@ (800b5fc <_tx_thread_time_slice+0x90>)
 800b58a:	2200      	movs	r2, #0
 800b58c:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d024      	beq.n	800b5de <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d120      	bne.n	800b5de <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	69da      	ldr	r2, [r3, #28]
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	699b      	ldr	r3, [r3, #24]
 800b5a8:	4a15      	ldr	r2, [pc, #84]	@ (800b600 <_tx_thread_time_slice+0x94>)
 800b5aa:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	6a1b      	ldr	r3, [r3, #32]
 800b5b0:	697a      	ldr	r2, [r7, #20]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d013      	beq.n	800b5de <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	d10d      	bne.n	800b5de <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5c6:	697a      	ldr	r2, [r7, #20]
 800b5c8:	6a12      	ldr	r2, [r2, #32]
 800b5ca:	490e      	ldr	r1, [pc, #56]	@ (800b604 <_tx_thread_time_slice+0x98>)
 800b5cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800b5d0:	4b0d      	ldr	r3, [pc, #52]	@ (800b608 <_tx_thread_time_slice+0x9c>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	4a0b      	ldr	r2, [pc, #44]	@ (800b604 <_tx_thread_time_slice+0x98>)
 800b5d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5da:	4a0c      	ldr	r2, [pc, #48]	@ (800b60c <_tx_thread_time_slice+0xa0>)
 800b5dc:	6013      	str	r3, [r2, #0]
 800b5de:	693b      	ldr	r3, [r7, #16]
 800b5e0:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f383 8810 	msr	PRIMASK, r3
}
 800b5e8:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800b5ea:	bf00      	nop
 800b5ec:	371c      	adds	r7, #28
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	200024ec 	.word	0x200024ec
 800b5fc:	20002594 	.word	0x20002594
 800b600:	20002af0 	.word	0x20002af0
 800b604:	20002504 	.word	0x20002504
 800b608:	20002500 	.word	0x20002500
 800b60c:	200024f0 	.word	0x200024f0

0800b610 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b08a      	sub	sp, #40	@ 0x28
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b61c:	f3ef 8310 	mrs	r3, PRIMASK
 800b620:	617b      	str	r3, [r7, #20]
    return(posture);
 800b622:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800b624:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b626:	b672      	cpsid	i
    return(int_posture);
 800b628:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800b62a:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800b62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b62e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b630:	2b04      	cmp	r3, #4
 800b632:	d10e      	bne.n	800b652 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800b634:	4b13      	ldr	r3, [pc, #76]	@ (800b684 <_tx_thread_timeout+0x74>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	3301      	adds	r3, #1
 800b63a:	4a12      	ldr	r2, [pc, #72]	@ (800b684 <_tx_thread_timeout+0x74>)
 800b63c:	6013      	str	r3, [r2, #0]
 800b63e:	6a3b      	ldr	r3, [r7, #32]
 800b640:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	f383 8810 	msr	PRIMASK, r3
}
 800b648:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800b64a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b64c:	f7ff fd76 	bl	800b13c <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800b650:	e013      	b.n	800b67a <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800b652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b654:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b656:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800b658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b65a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b65e:	61bb      	str	r3, [r7, #24]
 800b660:	6a3b      	ldr	r3, [r7, #32]
 800b662:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	f383 8810 	msr	PRIMASK, r3
}
 800b66a:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d003      	beq.n	800b67a <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800b672:	69fb      	ldr	r3, [r7, #28]
 800b674:	69b9      	ldr	r1, [r7, #24]
 800b676:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b678:	4798      	blx	r3
}
 800b67a:	bf00      	nop
 800b67c:	3728      	adds	r7, #40	@ 0x28
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}
 800b682:	bf00      	nop
 800b684:	20002584 	.word	0x20002584

0800b688 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 800b688:	b480      	push	{r7}
 800b68a:	b087      	sub	sp, #28
 800b68c:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b68e:	f3ef 8310 	mrs	r3, PRIMASK
 800b692:	60bb      	str	r3, [r7, #8]
    return(posture);
 800b694:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800b696:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b698:	b672      	cpsid	i
    return(int_posture);
 800b69a:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 800b69c:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 800b69e:	4b08      	ldr	r3, [pc, #32]	@ (800b6c0 <_tx_time_get+0x38>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	613b      	str	r3, [r7, #16]
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f383 8810 	msr	PRIMASK, r3
}
 800b6ae:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 800b6b0:	693b      	ldr	r3, [r7, #16]
}
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	371c      	adds	r7, #28
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr
 800b6be:	bf00      	nop
 800b6c0:	20002590 	.word	0x20002590

0800b6c4 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b084      	sub	sp, #16
 800b6c8:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b6ca:	f3ef 8310 	mrs	r3, PRIMASK
 800b6ce:	607b      	str	r3, [r7, #4]
    return(posture);
 800b6d0:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800b6d2:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b6d4:	b672      	cpsid	i
    return(int_posture);
 800b6d6:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800b6d8:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800b6da:	4b09      	ldr	r3, [pc, #36]	@ (800b700 <_tx_timer_expiration_process+0x3c>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	3301      	adds	r3, #1
 800b6e0:	4a07      	ldr	r2, [pc, #28]	@ (800b700 <_tx_timer_expiration_process+0x3c>)
 800b6e2:	6013      	str	r3, [r2, #0]
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	f383 8810 	msr	PRIMASK, r3
}
 800b6ee:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800b6f0:	4804      	ldr	r0, [pc, #16]	@ (800b704 <_tx_timer_expiration_process+0x40>)
 800b6f2:	f7ff fd23 	bl	800b13c <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800b6f6:	bf00      	nop
 800b6f8:	3710      	adds	r7, #16
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}
 800b6fe:	bf00      	nop
 800b700:	20002584 	.word	0x20002584
 800b704:	20002634 	.word	0x20002634

0800b708 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800b708:	b590      	push	{r4, r7, lr}
 800b70a:	b089      	sub	sp, #36	@ 0x24
 800b70c:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800b70e:	4b28      	ldr	r3, [pc, #160]	@ (800b7b0 <_tx_timer_initialize+0xa8>)
 800b710:	2200      	movs	r2, #0
 800b712:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800b714:	4b27      	ldr	r3, [pc, #156]	@ (800b7b4 <_tx_timer_initialize+0xac>)
 800b716:	2200      	movs	r2, #0
 800b718:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800b71a:	4b27      	ldr	r3, [pc, #156]	@ (800b7b8 <_tx_timer_initialize+0xb0>)
 800b71c:	2200      	movs	r2, #0
 800b71e:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800b720:	4b26      	ldr	r3, [pc, #152]	@ (800b7bc <_tx_timer_initialize+0xb4>)
 800b722:	2200      	movs	r2, #0
 800b724:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800b726:	4b26      	ldr	r3, [pc, #152]	@ (800b7c0 <_tx_timer_initialize+0xb8>)
 800b728:	2200      	movs	r2, #0
 800b72a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800b72c:	2280      	movs	r2, #128	@ 0x80
 800b72e:	2100      	movs	r1, #0
 800b730:	4824      	ldr	r0, [pc, #144]	@ (800b7c4 <_tx_timer_initialize+0xbc>)
 800b732:	f001 fc32 	bl	800cf9a <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800b736:	4b24      	ldr	r3, [pc, #144]	@ (800b7c8 <_tx_timer_initialize+0xc0>)
 800b738:	4a22      	ldr	r2, [pc, #136]	@ (800b7c4 <_tx_timer_initialize+0xbc>)
 800b73a:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800b73c:	4b23      	ldr	r3, [pc, #140]	@ (800b7cc <_tx_timer_initialize+0xc4>)
 800b73e:	4a21      	ldr	r2, [pc, #132]	@ (800b7c4 <_tx_timer_initialize+0xbc>)
 800b740:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800b742:	4b23      	ldr	r3, [pc, #140]	@ (800b7d0 <_tx_timer_initialize+0xc8>)
 800b744:	4a23      	ldr	r2, [pc, #140]	@ (800b7d4 <_tx_timer_initialize+0xcc>)
 800b746:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800b748:	4b21      	ldr	r3, [pc, #132]	@ (800b7d0 <_tx_timer_initialize+0xc8>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	3304      	adds	r3, #4
 800b74e:	4a20      	ldr	r2, [pc, #128]	@ (800b7d0 <_tx_timer_initialize+0xc8>)
 800b750:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800b752:	4b21      	ldr	r3, [pc, #132]	@ (800b7d8 <_tx_timer_initialize+0xd0>)
 800b754:	4a21      	ldr	r2, [pc, #132]	@ (800b7dc <_tx_timer_initialize+0xd4>)
 800b756:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800b758:	4b21      	ldr	r3, [pc, #132]	@ (800b7e0 <_tx_timer_initialize+0xd8>)
 800b75a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b75e:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800b760:	4b20      	ldr	r3, [pc, #128]	@ (800b7e4 <_tx_timer_initialize+0xdc>)
 800b762:	2200      	movs	r2, #0
 800b764:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800b766:	4b1c      	ldr	r3, [pc, #112]	@ (800b7d8 <_tx_timer_initialize+0xd0>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	4a1d      	ldr	r2, [pc, #116]	@ (800b7e0 <_tx_timer_initialize+0xd8>)
 800b76c:	6812      	ldr	r2, [r2, #0]
 800b76e:	491d      	ldr	r1, [pc, #116]	@ (800b7e4 <_tx_timer_initialize+0xdc>)
 800b770:	6809      	ldr	r1, [r1, #0]
 800b772:	481c      	ldr	r0, [pc, #112]	@ (800b7e4 <_tx_timer_initialize+0xdc>)
 800b774:	6800      	ldr	r0, [r0, #0]
 800b776:	2400      	movs	r4, #0
 800b778:	9405      	str	r4, [sp, #20]
 800b77a:	2400      	movs	r4, #0
 800b77c:	9404      	str	r4, [sp, #16]
 800b77e:	9003      	str	r0, [sp, #12]
 800b780:	9102      	str	r1, [sp, #8]
 800b782:	9201      	str	r2, [sp, #4]
 800b784:	9300      	str	r3, [sp, #0]
 800b786:	4b18      	ldr	r3, [pc, #96]	@ (800b7e8 <_tx_timer_initialize+0xe0>)
 800b788:	4a18      	ldr	r2, [pc, #96]	@ (800b7ec <_tx_timer_initialize+0xe4>)
 800b78a:	4919      	ldr	r1, [pc, #100]	@ (800b7f0 <_tx_timer_initialize+0xe8>)
 800b78c:	4819      	ldr	r0, [pc, #100]	@ (800b7f4 <_tx_timer_initialize+0xec>)
 800b78e:	f7ff fa9d 	bl	800accc <_tx_thread_create>
 800b792:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d1e5      	bne.n	800b766 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800b79a:	4b17      	ldr	r3, [pc, #92]	@ (800b7f8 <_tx_timer_initialize+0xf0>)
 800b79c:	2200      	movs	r2, #0
 800b79e:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800b7a0:	4b16      	ldr	r3, [pc, #88]	@ (800b7fc <_tx_timer_initialize+0xf4>)
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800b7a6:	bf00      	nop
 800b7a8:	370c      	adds	r7, #12
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bd90      	pop	{r4, r7, pc}
 800b7ae:	bf00      	nop
 800b7b0:	20002590 	.word	0x20002590
 800b7b4:	20002af0 	.word	0x20002af0
 800b7b8:	20002594 	.word	0x20002594
 800b7bc:	20002624 	.word	0x20002624
 800b7c0:	20002630 	.word	0x20002630
 800b7c4:	20002598 	.word	0x20002598
 800b7c8:	20002618 	.word	0x20002618
 800b7cc:	20002620 	.word	0x20002620
 800b7d0:	2000261c 	.word	0x2000261c
 800b7d4:	20002614 	.word	0x20002614
 800b7d8:	200026e4 	.word	0x200026e4
 800b7dc:	200026f0 	.word	0x200026f0
 800b7e0:	200026e8 	.word	0x200026e8
 800b7e4:	200026ec 	.word	0x200026ec
 800b7e8:	4154494d 	.word	0x4154494d
 800b7ec:	0800b935 	.word	0x0800b935
 800b7f0:	0800f348 	.word	0x0800f348
 800b7f4:	20002634 	.word	0x20002634
 800b7f8:	20002628 	.word	0x20002628
 800b7fc:	2000262c 	.word	0x2000262c

0800b800 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800b800:	b480      	push	{r7}
 800b802:	b089      	sub	sp, #36	@ 0x24
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d04a      	beq.n	800b8aa <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800b814:	697b      	ldr	r3, [r7, #20]
 800b816:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b81a:	d046      	beq.n	800b8aa <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	699b      	ldr	r3, [r3, #24]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d142      	bne.n	800b8aa <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800b824:	697b      	ldr	r3, [r7, #20]
 800b826:	2b20      	cmp	r3, #32
 800b828:	d902      	bls.n	800b830 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800b82a:	231f      	movs	r3, #31
 800b82c:	61bb      	str	r3, [r7, #24]
 800b82e:	e002      	b.n	800b836 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	3b01      	subs	r3, #1
 800b834:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800b836:	4b20      	ldr	r3, [pc, #128]	@ (800b8b8 <_tx_timer_system_activate+0xb8>)
 800b838:	681a      	ldr	r2, [r3, #0]
 800b83a:	69bb      	ldr	r3, [r7, #24]
 800b83c:	009b      	lsls	r3, r3, #2
 800b83e:	4413      	add	r3, r2
 800b840:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800b842:	4b1e      	ldr	r3, [pc, #120]	@ (800b8bc <_tx_timer_system_activate+0xbc>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	69fa      	ldr	r2, [r7, #28]
 800b848:	429a      	cmp	r2, r3
 800b84a:	d30b      	bcc.n	800b864 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800b84c:	4b1b      	ldr	r3, [pc, #108]	@ (800b8bc <_tx_timer_system_activate+0xbc>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	69fa      	ldr	r2, [r7, #28]
 800b852:	1ad3      	subs	r3, r2, r3
 800b854:	109b      	asrs	r3, r3, #2
 800b856:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800b858:	4b19      	ldr	r3, [pc, #100]	@ (800b8c0 <_tx_timer_system_activate+0xc0>)
 800b85a:	681a      	ldr	r2, [r3, #0]
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	009b      	lsls	r3, r3, #2
 800b860:	4413      	add	r3, r2
 800b862:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800b864:	69fb      	ldr	r3, [r7, #28]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d109      	bne.n	800b880 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800b878:	69fb      	ldr	r3, [r7, #28]
 800b87a:	687a      	ldr	r2, [r7, #4]
 800b87c:	601a      	str	r2, [r3, #0]
 800b87e:	e011      	b.n	800b8a4 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800b880:	69fb      	ldr	r3, [r7, #28]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	695b      	ldr	r3, [r3, #20]
 800b88a:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	687a      	ldr	r2, [r7, #4]
 800b896:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	68fa      	ldr	r2, [r7, #12]
 800b89c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	68ba      	ldr	r2, [r7, #8]
 800b8a2:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	69fa      	ldr	r2, [r7, #28]
 800b8a8:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800b8aa:	bf00      	nop
 800b8ac:	3724      	adds	r7, #36	@ 0x24
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b4:	4770      	bx	lr
 800b8b6:	bf00      	nop
 800b8b8:	20002620 	.word	0x20002620
 800b8bc:	2000261c 	.word	0x2000261c
 800b8c0:	20002618 	.word	0x20002618

0800b8c4 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b087      	sub	sp, #28
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	699b      	ldr	r3, [r3, #24]
 800b8d0:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d026      	beq.n	800b926 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	691b      	ldr	r3, [r3, #16]
 800b8dc:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800b8de:	687a      	ldr	r2, [r7, #4]
 800b8e0:	693b      	ldr	r3, [r7, #16]
 800b8e2:	429a      	cmp	r2, r3
 800b8e4:	d108      	bne.n	800b8f8 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	687a      	ldr	r2, [r7, #4]
 800b8ec:	429a      	cmp	r2, r3
 800b8ee:	d117      	bne.n	800b920 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800b8f0:	697b      	ldr	r3, [r7, #20]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	601a      	str	r2, [r3, #0]
 800b8f6:	e013      	b.n	800b920 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	695b      	ldr	r3, [r3, #20]
 800b8fc:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	68fa      	ldr	r2, [r7, #12]
 800b902:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	693a      	ldr	r2, [r7, #16]
 800b908:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800b90a:	697b      	ldr	r3, [r7, #20]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	429a      	cmp	r2, r3
 800b912:	d105      	bne.n	800b920 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	697a      	ldr	r2, [r7, #20]
 800b918:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	693a      	ldr	r2, [r7, #16]
 800b91e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2200      	movs	r2, #0
 800b924:	619a      	str	r2, [r3, #24]
    }
}
 800b926:	bf00      	nop
 800b928:	371c      	adds	r7, #28
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr
	...

0800b934 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b098      	sub	sp, #96	@ 0x60
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800b93c:	2300      	movs	r3, #0
 800b93e:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	4a73      	ldr	r2, [pc, #460]	@ (800bb10 <_tx_timer_thread_entry+0x1dc>)
 800b944:	4293      	cmp	r3, r2
 800b946:	f040 80de 	bne.w	800bb06 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b94a:	f3ef 8310 	mrs	r3, PRIMASK
 800b94e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800b950:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800b952:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800b954:	b672      	cpsid	i
    return(int_posture);
 800b956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800b958:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800b95a:	4b6e      	ldr	r3, [pc, #440]	@ (800bb14 <_tx_timer_thread_entry+0x1e0>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d003      	beq.n	800b970 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	f107 020c 	add.w	r2, r7, #12
 800b96e:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800b970:	4b68      	ldr	r3, [pc, #416]	@ (800bb14 <_tx_timer_thread_entry+0x1e0>)
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	2200      	movs	r2, #0
 800b976:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800b978:	4b66      	ldr	r3, [pc, #408]	@ (800bb14 <_tx_timer_thread_entry+0x1e0>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	3304      	adds	r3, #4
 800b97e:	4a65      	ldr	r2, [pc, #404]	@ (800bb14 <_tx_timer_thread_entry+0x1e0>)
 800b980:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800b982:	4b64      	ldr	r3, [pc, #400]	@ (800bb14 <_tx_timer_thread_entry+0x1e0>)
 800b984:	681a      	ldr	r2, [r3, #0]
 800b986:	4b64      	ldr	r3, [pc, #400]	@ (800bb18 <_tx_timer_thread_entry+0x1e4>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d103      	bne.n	800b996 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800b98e:	4b63      	ldr	r3, [pc, #396]	@ (800bb1c <_tx_timer_thread_entry+0x1e8>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	4a60      	ldr	r2, [pc, #384]	@ (800bb14 <_tx_timer_thread_entry+0x1e0>)
 800b994:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800b996:	4b62      	ldr	r3, [pc, #392]	@ (800bb20 <_tx_timer_thread_entry+0x1ec>)
 800b998:	2200      	movs	r2, #0
 800b99a:	601a      	str	r2, [r3, #0]
 800b99c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b99e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b9a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a2:	f383 8810 	msr	PRIMASK, r3
}
 800b9a6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b9a8:	f3ef 8310 	mrs	r3, PRIMASK
 800b9ac:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800b9ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800b9b0:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800b9b2:	b672      	cpsid	i
    return(int_posture);
 800b9b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800b9b6:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800b9b8:	e07f      	b.n	800baba <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	691b      	ldr	r3, [r3, #16]
 800b9c2:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800b9c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b9ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9cc:	429a      	cmp	r2, r3
 800b9ce:	d102      	bne.n	800b9d6 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	60fb      	str	r3, [r7, #12]
 800b9d4:	e00e      	b.n	800b9f4 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800b9d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9d8:	695b      	ldr	r3, [r3, #20]
 800b9da:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800b9dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b9e0:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800b9e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b9e6:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800b9e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9ea:	f107 020c 	add.w	r2, r7, #12
 800b9ee:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800b9f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b9f2:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800b9f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	2b20      	cmp	r3, #32
 800b9fa:	d911      	bls.n	800ba20 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800b9fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800ba04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba06:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800ba08:	2300      	movs	r3, #0
 800ba0a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800ba0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba0e:	f107 0208 	add.w	r2, r7, #8
 800ba12:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800ba14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba18:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800ba1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba1c:	60bb      	str	r3, [r7, #8]
 800ba1e:	e01a      	b.n	800ba56 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800ba20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800ba26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba28:	68db      	ldr	r3, [r3, #12]
 800ba2a:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800ba2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba2e:	685a      	ldr	r2, [r3, #4]
 800ba30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba32:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800ba34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d009      	beq.n	800ba50 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800ba3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba3e:	f107 0208 	add.w	r2, r7, #8
 800ba42:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800ba44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba46:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba48:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800ba4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba4c:	60bb      	str	r3, [r7, #8]
 800ba4e:	e002      	b.n	800ba56 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800ba50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba52:	2200      	movs	r2, #0
 800ba54:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800ba56:	4a33      	ldr	r2, [pc, #204]	@ (800bb24 <_tx_timer_thread_entry+0x1f0>)
 800ba58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba5a:	6013      	str	r3, [r2, #0]
 800ba5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba62:	f383 8810 	msr	PRIMASK, r3
}
 800ba66:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800ba68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d002      	beq.n	800ba74 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800ba6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba70:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800ba72:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba74:	f3ef 8310 	mrs	r3, PRIMASK
 800ba78:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800ba7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800ba7c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba7e:	b672      	cpsid	i
    return(int_posture);
 800ba80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800ba82:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800ba84:	4b27      	ldr	r3, [pc, #156]	@ (800bb24 <_tx_timer_thread_entry+0x1f0>)
 800ba86:	2200      	movs	r2, #0
 800ba88:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba8e:	429a      	cmp	r2, r3
 800ba90:	d105      	bne.n	800ba9e <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800ba92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba94:	2200      	movs	r2, #0
 800ba96:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800ba98:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800ba9a:	f7ff feb1 	bl	800b800 <_tx_timer_system_activate>
 800ba9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800baa0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800baa2:	69bb      	ldr	r3, [r7, #24]
 800baa4:	f383 8810 	msr	PRIMASK, r3
}
 800baa8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800baaa:	f3ef 8310 	mrs	r3, PRIMASK
 800baae:	623b      	str	r3, [r7, #32]
    return(posture);
 800bab0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800bab2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bab4:	b672      	cpsid	i
    return(int_posture);
 800bab6:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800bab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2b00      	cmp	r3, #0
 800babe:	f47f af7c 	bne.w	800b9ba <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800bac2:	4b17      	ldr	r3, [pc, #92]	@ (800bb20 <_tx_timer_thread_entry+0x1ec>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d116      	bne.n	800baf8 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800baca:	4b17      	ldr	r3, [pc, #92]	@ (800bb28 <_tx_timer_thread_entry+0x1f4>)
 800bacc:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800bace:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bad0:	2203      	movs	r2, #3
 800bad2:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bad6:	2201      	movs	r2, #1
 800bad8:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800bada:	4b14      	ldr	r3, [pc, #80]	@ (800bb2c <_tx_timer_thread_entry+0x1f8>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	3301      	adds	r3, #1
 800bae0:	4a12      	ldr	r2, [pc, #72]	@ (800bb2c <_tx_timer_thread_entry+0x1f8>)
 800bae2:	6013      	str	r3, [r2, #0]
 800bae4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bae6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	f383 8810 	msr	PRIMASK, r3
}
 800baee:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800baf0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800baf2:	f7ff fc23 	bl	800b33c <_tx_thread_system_suspend>
 800baf6:	e728      	b.n	800b94a <_tx_timer_thread_entry+0x16>
 800baf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bafa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	f383 8810 	msr	PRIMASK, r3
}
 800bb02:	bf00      	nop
            TX_DISABLE
 800bb04:	e721      	b.n	800b94a <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800bb06:	bf00      	nop
 800bb08:	3760      	adds	r7, #96	@ 0x60
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	4154494d 	.word	0x4154494d
 800bb14:	20002620 	.word	0x20002620
 800bb18:	2000261c 	.word	0x2000261c
 800bb1c:	20002618 	.word	0x20002618
 800bb20:	20002624 	.word	0x20002624
 800bb24:	20002630 	.word	0x20002630
 800bb28:	20002634 	.word	0x20002634
 800bb2c:	20002584 	.word	0x20002584

0800bb30 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b092      	sub	sp, #72	@ 0x48
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	60f8      	str	r0, [r7, #12]
 800bb38:	60b9      	str	r1, [r7, #8]
 800bb3a:	607a      	str	r2, [r7, #4]
 800bb3c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d102      	bne.n	800bb4e <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800bb48:	2302      	movs	r3, #2
 800bb4a:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb4c:	e075      	b.n	800bc3a <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800bb4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb50:	2b34      	cmp	r3, #52	@ 0x34
 800bb52:	d002      	beq.n	800bb5a <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800bb54:	2302      	movs	r3, #2
 800bb56:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb58:	e06f      	b.n	800bc3a <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb5a:	f3ef 8310 	mrs	r3, PRIMASK
 800bb5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800bb60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800bb62:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb64:	b672      	cpsid	i
    return(int_posture);
 800bb66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800bb68:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800bb6a:	4b3b      	ldr	r3, [pc, #236]	@ (800bc58 <_txe_byte_pool_create+0x128>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	3301      	adds	r3, #1
 800bb70:	4a39      	ldr	r2, [pc, #228]	@ (800bc58 <_txe_byte_pool_create+0x128>)
 800bb72:	6013      	str	r3, [r2, #0]
 800bb74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb76:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb7a:	f383 8810 	msr	PRIMASK, r3
}
 800bb7e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800bb80:	4b36      	ldr	r3, [pc, #216]	@ (800bc5c <_txe_byte_pool_create+0x12c>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800bb86:	2300      	movs	r3, #0
 800bb88:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb8a:	e009      	b.n	800bba0 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800bb8c:	68fa      	ldr	r2, [r7, #12]
 800bb8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb90:	429a      	cmp	r2, r3
 800bb92:	d00b      	beq.n	800bbac <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800bb94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800bb9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	643b      	str	r3, [r7, #64]	@ 0x40
 800bba0:	4b2f      	ldr	r3, [pc, #188]	@ (800bc60 <_txe_byte_pool_create+0x130>)
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d3f0      	bcc.n	800bb8c <_txe_byte_pool_create+0x5c>
 800bbaa:	e000      	b.n	800bbae <_txe_byte_pool_create+0x7e>
                break;
 800bbac:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bbae:	f3ef 8310 	mrs	r3, PRIMASK
 800bbb2:	623b      	str	r3, [r7, #32]
    return(posture);
 800bbb4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800bbb6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bbb8:	b672      	cpsid	i
    return(int_posture);
 800bbba:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800bbbc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800bbbe:	4b26      	ldr	r3, [pc, #152]	@ (800bc58 <_txe_byte_pool_create+0x128>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	3b01      	subs	r3, #1
 800bbc4:	4a24      	ldr	r2, [pc, #144]	@ (800bc58 <_txe_byte_pool_create+0x128>)
 800bbc6:	6013      	str	r3, [r2, #0]
 800bbc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbca:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bbcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbce:	f383 8810 	msr	PRIMASK, r3
}
 800bbd2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800bbd4:	f7ff fa78 	bl	800b0c8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800bbd8:	68fa      	ldr	r2, [r7, #12]
 800bbda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbdc:	429a      	cmp	r2, r3
 800bbde:	d102      	bne.n	800bbe6 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800bbe0:	2302      	movs	r3, #2
 800bbe2:	647b      	str	r3, [r7, #68]	@ 0x44
 800bbe4:	e029      	b.n	800bc3a <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d102      	bne.n	800bbf2 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800bbec:	2303      	movs	r3, #3
 800bbee:	647b      	str	r3, [r7, #68]	@ 0x44
 800bbf0:	e023      	b.n	800bc3a <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	2b63      	cmp	r3, #99	@ 0x63
 800bbf6:	d802      	bhi.n	800bbfe <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800bbf8:	2305      	movs	r3, #5
 800bbfa:	647b      	str	r3, [r7, #68]	@ 0x44
 800bbfc:	e01d      	b.n	800bc3a <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800bbfe:	4b19      	ldr	r3, [pc, #100]	@ (800bc64 <_txe_byte_pool_create+0x134>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800bc04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc06:	4a18      	ldr	r2, [pc, #96]	@ (800bc68 <_txe_byte_pool_create+0x138>)
 800bc08:	4293      	cmp	r3, r2
 800bc0a:	d101      	bne.n	800bc10 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800bc0c:	2313      	movs	r3, #19
 800bc0e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bc10:	f3ef 8305 	mrs	r3, IPSR
 800bc14:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800bc16:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800bc18:	4b14      	ldr	r3, [pc, #80]	@ (800bc6c <_txe_byte_pool_create+0x13c>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	4313      	orrs	r3, r2
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d00b      	beq.n	800bc3a <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bc22:	f3ef 8305 	mrs	r3, IPSR
 800bc26:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800bc28:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800bc2a:	4b10      	ldr	r3, [pc, #64]	@ (800bc6c <_txe_byte_pool_create+0x13c>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	4313      	orrs	r3, r2
 800bc30:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800bc34:	d201      	bcs.n	800bc3a <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800bc36:	2313      	movs	r3, #19
 800bc38:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800bc3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d106      	bne.n	800bc4e <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	687a      	ldr	r2, [r7, #4]
 800bc44:	68b9      	ldr	r1, [r7, #8]
 800bc46:	68f8      	ldr	r0, [r7, #12]
 800bc48:	f7fd fa68 	bl	800911c <_tx_byte_pool_create>
 800bc4c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800bc4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3748      	adds	r7, #72	@ 0x48
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}
 800bc58:	20002584 	.word	0x20002584
 800bc5c:	200024dc 	.word	0x200024dc
 800bc60:	200024e0 	.word	0x200024e0
 800bc64:	200024ec 	.word	0x200024ec
 800bc68:	20002634 	.word	0x20002634
 800bc6c:	2000000c 	.word	0x2000000c

0800bc70 <_txe_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b092      	sub	sp, #72	@ 0x48
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	60f8      	str	r0, [r7, #12]
 800bc78:	60b9      	str	r1, [r7, #8]
 800bc7a:	607a      	str	r2, [r7, #4]
TX_THREAD                   *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid event flags group pointer.  */
    if (group_ptr == TX_NULL)
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d102      	bne.n	800bc8c <_txe_event_flags_create+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800bc86:	2306      	movs	r3, #6
 800bc88:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc8a:	e069      	b.n	800bd60 <_txe_event_flags_create+0xf0>
    }

    /* Now check for proper control block size.  */
    else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP)))
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2b24      	cmp	r3, #36	@ 0x24
 800bc90:	d002      	beq.n	800bc98 <_txe_event_flags_create+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800bc92:	2306      	movs	r3, #6
 800bc94:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc96:	e063      	b.n	800bd60 <_txe_event_flags_create+0xf0>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bc98:	f3ef 8310 	mrs	r3, PRIMASK
 800bc9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800bc9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800bca0:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800bca2:	b672      	cpsid	i
    return(int_posture);
 800bca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800bca6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800bca8:	4b34      	ldr	r3, [pc, #208]	@ (800bd7c <_txe_event_flags_create+0x10c>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	3301      	adds	r3, #1
 800bcae:	4a33      	ldr	r2, [pc, #204]	@ (800bd7c <_txe_event_flags_create+0x10c>)
 800bcb0:	6013      	str	r3, [r2, #0]
 800bcb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcb4:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bcb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb8:	f383 8810 	msr	PRIMASK, r3
}
 800bcbc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_group =   _tx_event_flags_created_ptr;
 800bcbe:	4b30      	ldr	r3, [pc, #192]	@ (800bd80 <_txe_event_flags_create+0x110>)
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	643b      	str	r3, [r7, #64]	@ 0x40
 800bcc8:	e009      	b.n	800bcde <_txe_event_flags_create+0x6e>
        {

            /* Determine if this group matches the event flags group in the list.  */
            if (group_ptr == next_group)
 800bcca:	68fa      	ldr	r2, [r7, #12]
 800bccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcce:	429a      	cmp	r2, r3
 800bcd0:	d00b      	beq.n	800bcea <_txe_event_flags_create+0x7a>
            }
            else
            {

                /* Move to the next group.  */
                next_group =  next_group -> tx_event_flags_group_created_next;
 800bcd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcd4:	699b      	ldr	r3, [r3, #24]
 800bcd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800bcd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcda:	3301      	adds	r3, #1
 800bcdc:	643b      	str	r3, [r7, #64]	@ 0x40
 800bcde:	4b29      	ldr	r3, [pc, #164]	@ (800bd84 <_txe_event_flags_create+0x114>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bce4:	429a      	cmp	r2, r3
 800bce6:	d3f0      	bcc.n	800bcca <_txe_event_flags_create+0x5a>
 800bce8:	e000      	b.n	800bcec <_txe_event_flags_create+0x7c>
                break;
 800bcea:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bcec:	f3ef 8310 	mrs	r3, PRIMASK
 800bcf0:	623b      	str	r3, [r7, #32]
    return(posture);
 800bcf2:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800bcf4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bcf6:	b672      	cpsid	i
    return(int_posture);
 800bcf8:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800bcfa:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800bcfc:	4b1f      	ldr	r3, [pc, #124]	@ (800bd7c <_txe_event_flags_create+0x10c>)
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	3b01      	subs	r3, #1
 800bd02:	4a1e      	ldr	r2, [pc, #120]	@ (800bd7c <_txe_event_flags_create+0x10c>)
 800bd04:	6013      	str	r3, [r2, #0]
 800bd06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd08:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd0c:	f383 8810 	msr	PRIMASK, r3
}
 800bd10:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800bd12:	f7ff f9d9 	bl	800b0c8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate event flag group.  */
        if (group_ptr == next_group)
 800bd16:	68fa      	ldr	r2, [r7, #12]
 800bd18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd1a:	429a      	cmp	r2, r3
 800bd1c:	d102      	bne.n	800bd24 <_txe_event_flags_create+0xb4>
        {

            /* Group is already created, return appropriate error code.  */
            status =  TX_GROUP_ERROR;
 800bd1e:	2306      	movs	r3, #6
 800bd20:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd22:	e01d      	b.n	800bd60 <_txe_event_flags_create+0xf0>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800bd24:	4b18      	ldr	r3, [pc, #96]	@ (800bd88 <_txe_event_flags_create+0x118>)
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800bd2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd2c:	4a17      	ldr	r2, [pc, #92]	@ (800bd8c <_txe_event_flags_create+0x11c>)
 800bd2e:	4293      	cmp	r3, r2
 800bd30:	d101      	bne.n	800bd36 <_txe_event_flags_create+0xc6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800bd32:	2313      	movs	r3, #19
 800bd34:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bd36:	f3ef 8305 	mrs	r3, IPSR
 800bd3a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800bd3c:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800bd3e:	4b14      	ldr	r3, [pc, #80]	@ (800bd90 <_txe_event_flags_create+0x120>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	4313      	orrs	r3, r2
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d00b      	beq.n	800bd60 <_txe_event_flags_create+0xf0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bd48:	f3ef 8305 	mrs	r3, IPSR
 800bd4c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800bd4e:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800bd50:	4b0f      	ldr	r3, [pc, #60]	@ (800bd90 <_txe_event_flags_create+0x120>)
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4313      	orrs	r3, r2
 800bd56:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800bd5a:	d201      	bcs.n	800bd60 <_txe_event_flags_create+0xf0>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800bd5c:	2313      	movs	r3, #19
 800bd5e:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800bd60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d104      	bne.n	800bd70 <_txe_event_flags_create+0x100>
    {

        /* Call actual event flags create function.  */
        status =  _tx_event_flags_create(group_ptr, name_ptr);
 800bd66:	68b9      	ldr	r1, [r7, #8]
 800bd68:	68f8      	ldr	r0, [r7, #12]
 800bd6a:	f7fd faf3 	bl	8009354 <_tx_event_flags_create>
 800bd6e:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800bd70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3748      	adds	r7, #72	@ 0x48
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	20002584 	.word	0x20002584
 800bd80:	200024c4 	.word	0x200024c4
 800bd84:	200024c8 	.word	0x200024c8
 800bd88:	200024ec 	.word	0x200024ec
 800bd8c:	20002634 	.word	0x20002634
 800bd90:	2000000c 	.word	0x2000000c

0800bd94 <_txe_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b08a      	sub	sp, #40	@ 0x28
 800bd98:	af02      	add	r7, sp, #8
 800bd9a:	60f8      	str	r0, [r7, #12]
 800bd9c:	60b9      	str	r1, [r7, #8]
 800bd9e:	607a      	str	r2, [r7, #4]
 800bda0:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800bda2:	2300      	movs	r3, #0
 800bda4:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d102      	bne.n	800bdb2 <_txe_event_flags_get+0x1e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800bdac:	2306      	movs	r3, #6
 800bdae:	61fb      	str	r3, [r7, #28]
 800bdb0:	e025      	b.n	800bdfe <_txe_event_flags_get+0x6a>
    }

    /* Now check for invalid event group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	4a1e      	ldr	r2, [pc, #120]	@ (800be30 <_txe_event_flags_get+0x9c>)
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d002      	beq.n	800bdc2 <_txe_event_flags_get+0x2e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800bdbc:	2306      	movs	r3, #6
 800bdbe:	61fb      	str	r3, [r7, #28]
 800bdc0:	e01d      	b.n	800bdfe <_txe_event_flags_get+0x6a>
    }

    /* Check for an invalid destination for actual flags.  */
    else if (actual_flags_ptr == TX_NULL)
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d102      	bne.n	800bdce <_txe_event_flags_get+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800bdc8:	2303      	movs	r3, #3
 800bdca:	61fb      	str	r3, [r7, #28]
 800bdcc:	e017      	b.n	800bdfe <_txe_event_flags_get+0x6a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800bdce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d014      	beq.n	800bdfe <_txe_event_flags_get+0x6a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bdd4:	f3ef 8305 	mrs	r3, IPSR
 800bdd8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800bdda:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800bddc:	4b15      	ldr	r3, [pc, #84]	@ (800be34 <_txe_event_flags_get+0xa0>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	4313      	orrs	r3, r2
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d002      	beq.n	800bdec <_txe_event_flags_get+0x58>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800bde6:	2304      	movs	r3, #4
 800bde8:	61fb      	str	r3, [r7, #28]
 800bdea:	e008      	b.n	800bdfe <_txe_event_flags_get+0x6a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800bdec:	4b12      	ldr	r3, [pc, #72]	@ (800be38 <_txe_event_flags_get+0xa4>)
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800bdf2:	69bb      	ldr	r3, [r7, #24]
 800bdf4:	4a11      	ldr	r2, [pc, #68]	@ (800be3c <_txe_event_flags_get+0xa8>)
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d101      	bne.n	800bdfe <_txe_event_flags_get+0x6a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800bdfa:	2304      	movs	r3, #4
 800bdfc:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800bdfe:	69fb      	ldr	r3, [r7, #28]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d104      	bne.n	800be0e <_txe_event_flags_get+0x7a>
    {

        /* Check for invalid get option.  */
        if (get_option > TX_AND_CLEAR)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2b03      	cmp	r3, #3
 800be08:	d901      	bls.n	800be0e <_txe_event_flags_get+0x7a>
        {

            /* Invalid get events option, return appropriate error.  */
            status =  TX_OPTION_ERROR;
 800be0a:	2308      	movs	r3, #8
 800be0c:	61fb      	str	r3, [r7, #28]
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800be0e:	69fb      	ldr	r3, [r7, #28]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d108      	bne.n	800be26 <_txe_event_flags_get+0x92>
    {

        /* Call actual event flags get function.  */
        status =  _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option);
 800be14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be16:	9300      	str	r3, [sp, #0]
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	687a      	ldr	r2, [r7, #4]
 800be1c:	68b9      	ldr	r1, [r7, #8]
 800be1e:	68f8      	ldr	r0, [r7, #12]
 800be20:	f7fd fae6 	bl	80093f0 <_tx_event_flags_get>
 800be24:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800be26:	69fb      	ldr	r3, [r7, #28]
}
 800be28:	4618      	mov	r0, r3
 800be2a:	3720      	adds	r7, #32
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}
 800be30:	4456444e 	.word	0x4456444e
 800be34:	2000000c 	.word	0x2000000c
 800be38:	200024ec 	.word	0x200024ec
 800be3c:	20002634 	.word	0x20002634

0800be40 <_txe_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b086      	sub	sp, #24
 800be44:	af00      	add	r7, sp, #0
 800be46:	60f8      	str	r0, [r7, #12]
 800be48:	60b9      	str	r1, [r7, #8]
 800be4a:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800be4c:	2300      	movs	r3, #0
 800be4e:	617b      	str	r3, [r7, #20]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d102      	bne.n	800be5c <_txe_event_flags_set+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800be56:	2306      	movs	r3, #6
 800be58:	617b      	str	r3, [r7, #20]
 800be5a:	e00f      	b.n	800be7c <_txe_event_flags_set+0x3c>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	4a0d      	ldr	r2, [pc, #52]	@ (800be98 <_txe_event_flags_set+0x58>)
 800be62:	4293      	cmp	r3, r2
 800be64:	d002      	beq.n	800be6c <_txe_event_flags_set+0x2c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800be66:	2306      	movs	r3, #6
 800be68:	617b      	str	r3, [r7, #20]
 800be6a:	e007      	b.n	800be7c <_txe_event_flags_set+0x3c>
    }
    else
    {

        /* Check for invalid set option.  */
        if (set_option != TX_AND)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2b02      	cmp	r3, #2
 800be70:	d004      	beq.n	800be7c <_txe_event_flags_set+0x3c>
        {

            if (set_option != TX_OR)
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d001      	beq.n	800be7c <_txe_event_flags_set+0x3c>
            {

                /* Invalid set events option, return appropriate error.  */
                status =  TX_OPTION_ERROR;
 800be78:	2308      	movs	r3, #8
 800be7a:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800be7c:	697b      	ldr	r3, [r7, #20]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d105      	bne.n	800be8e <_txe_event_flags_set+0x4e>
    {

        /* Call actual event flags set function.  */
        status =  _tx_event_flags_set(group_ptr, flags_to_set, set_option);
 800be82:	687a      	ldr	r2, [r7, #4]
 800be84:	68b9      	ldr	r1, [r7, #8]
 800be86:	68f8      	ldr	r0, [r7, #12]
 800be88:	f7fd fb9c 	bl	80095c4 <_tx_event_flags_set>
 800be8c:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800be8e:	697b      	ldr	r3, [r7, #20]
}
 800be90:	4618      	mov	r0, r3
 800be92:	3718      	adds	r7, #24
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}
 800be98:	4456444e 	.word	0x4456444e

0800be9c <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b088      	sub	sp, #32
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800bea6:	2300      	movs	r3, #0
 800bea8:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d102      	bne.n	800beb6 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800beb0:	231c      	movs	r3, #28
 800beb2:	61fb      	str	r3, [r7, #28]
 800beb4:	e01f      	b.n	800bef6 <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	4a21      	ldr	r2, [pc, #132]	@ (800bf40 <_txe_mutex_get+0xa4>)
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d002      	beq.n	800bec6 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800bec0:	231c      	movs	r3, #28
 800bec2:	61fb      	str	r3, [r7, #28]
 800bec4:	e017      	b.n	800bef6 <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d014      	beq.n	800bef6 <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800becc:	f3ef 8305 	mrs	r3, IPSR
 800bed0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800bed2:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800bed4:	4b1b      	ldr	r3, [pc, #108]	@ (800bf44 <_txe_mutex_get+0xa8>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	4313      	orrs	r3, r2
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d002      	beq.n	800bee4 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800bede:	2304      	movs	r3, #4
 800bee0:	61fb      	str	r3, [r7, #28]
 800bee2:	e008      	b.n	800bef6 <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800bee4:	4b18      	ldr	r3, [pc, #96]	@ (800bf48 <_txe_mutex_get+0xac>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800beea:	69bb      	ldr	r3, [r7, #24]
 800beec:	4a17      	ldr	r2, [pc, #92]	@ (800bf4c <_txe_mutex_get+0xb0>)
 800beee:	4293      	cmp	r3, r2
 800bef0:	d101      	bne.n	800bef6 <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800bef2:	2304      	movs	r3, #4
 800bef4:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800bef6:	69fb      	ldr	r3, [r7, #28]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d114      	bne.n	800bf26 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800befc:	f3ef 8305 	mrs	r3, IPSR
 800bf00:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800bf02:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800bf04:	4b0f      	ldr	r3, [pc, #60]	@ (800bf44 <_txe_mutex_get+0xa8>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d00b      	beq.n	800bf26 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bf0e:	f3ef 8305 	mrs	r3, IPSR
 800bf12:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800bf14:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800bf16:	4b0b      	ldr	r3, [pc, #44]	@ (800bf44 <_txe_mutex_get+0xa8>)
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	4313      	orrs	r3, r2
 800bf1c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800bf20:	d201      	bcs.n	800bf26 <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800bf22:	2313      	movs	r3, #19
 800bf24:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800bf26:	69fb      	ldr	r3, [r7, #28]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d104      	bne.n	800bf36 <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800bf2c:	6839      	ldr	r1, [r7, #0]
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f7fd fe42 	bl	8009bb8 <_tx_mutex_get>
 800bf34:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800bf36:	69fb      	ldr	r3, [r7, #28]
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3720      	adds	r7, #32
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}
 800bf40:	4d555445 	.word	0x4d555445
 800bf44:	2000000c 	.word	0x2000000c
 800bf48:	200024ec 	.word	0x200024ec
 800bf4c:	20002634 	.word	0x20002634

0800bf50 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b086      	sub	sp, #24
 800bf54:	af00      	add	r7, sp, #0
 800bf56:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800bf58:	2300      	movs	r3, #0
 800bf5a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d102      	bne.n	800bf68 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800bf62:	231c      	movs	r3, #28
 800bf64:	617b      	str	r3, [r7, #20]
 800bf66:	e01c      	b.n	800bfa2 <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	4a13      	ldr	r2, [pc, #76]	@ (800bfbc <_txe_mutex_put+0x6c>)
 800bf6e:	4293      	cmp	r3, r2
 800bf70:	d002      	beq.n	800bf78 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800bf72:	231c      	movs	r3, #28
 800bf74:	617b      	str	r3, [r7, #20]
 800bf76:	e014      	b.n	800bfa2 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bf78:	f3ef 8305 	mrs	r3, IPSR
 800bf7c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800bf7e:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800bf80:	4b0f      	ldr	r3, [pc, #60]	@ (800bfc0 <_txe_mutex_put+0x70>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	4313      	orrs	r3, r2
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d00b      	beq.n	800bfa2 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bf8a:	f3ef 8305 	mrs	r3, IPSR
 800bf8e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800bf90:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800bf92:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc0 <_txe_mutex_put+0x70>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4313      	orrs	r3, r2
 800bf98:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800bf9c:	d201      	bcs.n	800bfa2 <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800bf9e:	2313      	movs	r3, #19
 800bfa0:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d103      	bne.n	800bfb0 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f7fe f87d 	bl	800a0a8 <_tx_mutex_put>
 800bfae:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800bfb0:	697b      	ldr	r3, [r7, #20]
}
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	3718      	adds	r7, #24
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}
 800bfba:	bf00      	nop
 800bfbc:	4d555445 	.word	0x4d555445
 800bfc0:	2000000c 	.word	0x2000000c

0800bfc4 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b094      	sub	sp, #80	@ 0x50
 800bfc8:	af02      	add	r7, sp, #8
 800bfca:	60f8      	str	r0, [r7, #12]
 800bfcc:	60b9      	str	r1, [r7, #8]
 800bfce:	607a      	str	r2, [r7, #4]
 800bfd0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d102      	bne.n	800bfe2 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800bfdc:	2309      	movs	r3, #9
 800bfde:	647b      	str	r3, [r7, #68]	@ 0x44
 800bfe0:	e083      	b.n	800c0ea <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 800bfe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bfe4:	2b38      	cmp	r3, #56	@ 0x38
 800bfe6:	d002      	beq.n	800bfee <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800bfe8:	2309      	movs	r3, #9
 800bfea:	647b      	str	r3, [r7, #68]	@ 0x44
 800bfec:	e07d      	b.n	800c0ea <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bfee:	f3ef 8310 	mrs	r3, PRIMASK
 800bff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800bff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800bff6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800bff8:	b672      	cpsid	i
    return(int_posture);
 800bffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800bffc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800bffe:	4b43      	ldr	r3, [pc, #268]	@ (800c10c <_txe_queue_create+0x148>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	3301      	adds	r3, #1
 800c004:	4a41      	ldr	r2, [pc, #260]	@ (800c10c <_txe_queue_create+0x148>)
 800c006:	6013      	str	r3, [r2, #0]
 800c008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c00a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c00c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c00e:	f383 8810 	msr	PRIMASK, r3
}
 800c012:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 800c014:	4b3e      	ldr	r3, [pc, #248]	@ (800c110 <_txe_queue_create+0x14c>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800c01a:	2300      	movs	r3, #0
 800c01c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c01e:	e009      	b.n	800c034 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 800c020:	68fa      	ldr	r2, [r7, #12]
 800c022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c024:	429a      	cmp	r2, r3
 800c026:	d00b      	beq.n	800c040 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 800c028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c02a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c02c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800c02e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c030:	3301      	adds	r3, #1
 800c032:	643b      	str	r3, [r7, #64]	@ 0x40
 800c034:	4b37      	ldr	r3, [pc, #220]	@ (800c114 <_txe_queue_create+0x150>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d3f0      	bcc.n	800c020 <_txe_queue_create+0x5c>
 800c03e:	e000      	b.n	800c042 <_txe_queue_create+0x7e>
                break;
 800c040:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c042:	f3ef 8310 	mrs	r3, PRIMASK
 800c046:	623b      	str	r3, [r7, #32]
    return(posture);
 800c048:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c04a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c04c:	b672      	cpsid	i
    return(int_posture);
 800c04e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c050:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c052:	4b2e      	ldr	r3, [pc, #184]	@ (800c10c <_txe_queue_create+0x148>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	3b01      	subs	r3, #1
 800c058:	4a2c      	ldr	r2, [pc, #176]	@ (800c10c <_txe_queue_create+0x148>)
 800c05a:	6013      	str	r3, [r2, #0]
 800c05c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c05e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c062:	f383 8810 	msr	PRIMASK, r3
}
 800c066:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c068:	f7ff f82e 	bl	800b0c8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 800c06c:	68fa      	ldr	r2, [r7, #12]
 800c06e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c070:	429a      	cmp	r2, r3
 800c072:	d102      	bne.n	800c07a <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 800c074:	2309      	movs	r3, #9
 800c076:	647b      	str	r3, [r7, #68]	@ 0x44
 800c078:	e037      	b.n	800c0ea <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d102      	bne.n	800c086 <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 800c080:	2303      	movs	r3, #3
 800c082:	647b      	str	r3, [r7, #68]	@ 0x44
 800c084:	e031      	b.n	800c0ea <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d102      	bne.n	800c092 <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800c08c:	2305      	movs	r3, #5
 800c08e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c090:	e02b      	b.n	800c0ea <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2b10      	cmp	r3, #16
 800c096:	d902      	bls.n	800c09e <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800c098:	2305      	movs	r3, #5
 800c09a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c09c:	e025      	b.n	800c0ea <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 800c09e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0a0:	089b      	lsrs	r3, r3, #2
 800c0a2:	687a      	ldr	r2, [r7, #4]
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	d902      	bls.n	800c0ae <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 800c0a8:	2305      	movs	r3, #5
 800c0aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800c0ac:	e01d      	b.n	800c0ea <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c0ae:	4b1a      	ldr	r3, [pc, #104]	@ (800c118 <_txe_queue_create+0x154>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800c0b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0b6:	4a19      	ldr	r2, [pc, #100]	@ (800c11c <_txe_queue_create+0x158>)
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	d101      	bne.n	800c0c0 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c0bc:	2313      	movs	r3, #19
 800c0be:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c0c0:	f3ef 8305 	mrs	r3, IPSR
 800c0c4:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c0c6:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c0c8:	4b15      	ldr	r3, [pc, #84]	@ (800c120 <_txe_queue_create+0x15c>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d00b      	beq.n	800c0ea <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c0d2:	f3ef 8305 	mrs	r3, IPSR
 800c0d6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c0d8:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c0da:	4b11      	ldr	r3, [pc, #68]	@ (800c120 <_txe_queue_create+0x15c>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	4313      	orrs	r3, r2
 800c0e0:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c0e4:	d201      	bcs.n	800c0ea <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c0e6:	2313      	movs	r3, #19
 800c0e8:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c0ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d108      	bne.n	800c102 <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 800c0f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0f2:	9300      	str	r3, [sp, #0]
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	687a      	ldr	r2, [r7, #4]
 800c0f8:	68b9      	ldr	r1, [r7, #8]
 800c0fa:	68f8      	ldr	r0, [r7, #12]
 800c0fc:	f7fe fa7e 	bl	800a5fc <_tx_queue_create>
 800c100:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c102:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c104:	4618      	mov	r0, r3
 800c106:	3748      	adds	r7, #72	@ 0x48
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	20002584 	.word	0x20002584
 800c110:	200024bc 	.word	0x200024bc
 800c114:	200024c0 	.word	0x200024c0
 800c118:	200024ec 	.word	0x200024ec
 800c11c:	20002634 	.word	0x20002634
 800c120:	2000000c 	.word	0x2000000c

0800c124 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b088      	sub	sp, #32
 800c128:	af00      	add	r7, sp, #0
 800c12a:	60f8      	str	r0, [r7, #12]
 800c12c:	60b9      	str	r1, [r7, #8]
 800c12e:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c130:	2300      	movs	r3, #0
 800c132:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d102      	bne.n	800c140 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800c13a:	2309      	movs	r3, #9
 800c13c:	61fb      	str	r3, [r7, #28]
 800c13e:	e025      	b.n	800c18c <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	4a18      	ldr	r2, [pc, #96]	@ (800c1a8 <_txe_queue_receive+0x84>)
 800c146:	4293      	cmp	r3, r2
 800c148:	d002      	beq.n	800c150 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800c14a:	2309      	movs	r3, #9
 800c14c:	61fb      	str	r3, [r7, #28]
 800c14e:	e01d      	b.n	800c18c <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d102      	bne.n	800c15c <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800c156:	2303      	movs	r3, #3
 800c158:	61fb      	str	r3, [r7, #28]
 800c15a:	e017      	b.n	800c18c <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d014      	beq.n	800c18c <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c162:	f3ef 8305 	mrs	r3, IPSR
 800c166:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c168:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c16a:	4b10      	ldr	r3, [pc, #64]	@ (800c1ac <_txe_queue_receive+0x88>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	4313      	orrs	r3, r2
 800c170:	2b00      	cmp	r3, #0
 800c172:	d002      	beq.n	800c17a <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c174:	2304      	movs	r3, #4
 800c176:	61fb      	str	r3, [r7, #28]
 800c178:	e008      	b.n	800c18c <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800c17a:	4b0d      	ldr	r3, [pc, #52]	@ (800c1b0 <_txe_queue_receive+0x8c>)
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800c180:	69bb      	ldr	r3, [r7, #24]
 800c182:	4a0c      	ldr	r2, [pc, #48]	@ (800c1b4 <_txe_queue_receive+0x90>)
 800c184:	4293      	cmp	r3, r2
 800c186:	d101      	bne.n	800c18c <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800c188:	2304      	movs	r3, #4
 800c18a:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c18c:	69fb      	ldr	r3, [r7, #28]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d105      	bne.n	800c19e <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 800c192:	687a      	ldr	r2, [r7, #4]
 800c194:	68b9      	ldr	r1, [r7, #8]
 800c196:	68f8      	ldr	r0, [r7, #12]
 800c198:	f7fe faa4 	bl	800a6e4 <_tx_queue_receive>
 800c19c:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800c19e:	69fb      	ldr	r3, [r7, #28]
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3720      	adds	r7, #32
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}
 800c1a8:	51554555 	.word	0x51554555
 800c1ac:	2000000c 	.word	0x2000000c
 800c1b0:	200024ec 	.word	0x200024ec
 800c1b4:	20002634 	.word	0x20002634

0800c1b8 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b088      	sub	sp, #32
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	60f8      	str	r0, [r7, #12]
 800c1c0:	60b9      	str	r1, [r7, #8]
 800c1c2:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d102      	bne.n	800c1d4 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800c1ce:	2309      	movs	r3, #9
 800c1d0:	61fb      	str	r3, [r7, #28]
 800c1d2:	e025      	b.n	800c220 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4a18      	ldr	r2, [pc, #96]	@ (800c23c <_txe_queue_send+0x84>)
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d002      	beq.n	800c1e4 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800c1de:	2309      	movs	r3, #9
 800c1e0:	61fb      	str	r3, [r7, #28]
 800c1e2:	e01d      	b.n	800c220 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d102      	bne.n	800c1f0 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800c1ea:	2303      	movs	r3, #3
 800c1ec:	61fb      	str	r3, [r7, #28]
 800c1ee:	e017      	b.n	800c220 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d014      	beq.n	800c220 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c1f6:	f3ef 8305 	mrs	r3, IPSR
 800c1fa:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c1fc:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c1fe:	4b10      	ldr	r3, [pc, #64]	@ (800c240 <_txe_queue_send+0x88>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	4313      	orrs	r3, r2
 800c204:	2b00      	cmp	r3, #0
 800c206:	d002      	beq.n	800c20e <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c208:	2304      	movs	r3, #4
 800c20a:	61fb      	str	r3, [r7, #28]
 800c20c:	e008      	b.n	800c220 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800c20e:	4b0d      	ldr	r3, [pc, #52]	@ (800c244 <_txe_queue_send+0x8c>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800c214:	69bb      	ldr	r3, [r7, #24]
 800c216:	4a0c      	ldr	r2, [pc, #48]	@ (800c248 <_txe_queue_send+0x90>)
 800c218:	4293      	cmp	r3, r2
 800c21a:	d101      	bne.n	800c220 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800c21c:	2304      	movs	r3, #4
 800c21e:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c220:	69fb      	ldr	r3, [r7, #28]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d105      	bne.n	800c232 <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 800c226:	687a      	ldr	r2, [r7, #4]
 800c228:	68b9      	ldr	r1, [r7, #8]
 800c22a:	68f8      	ldr	r0, [r7, #12]
 800c22c:	f7fe fc22 	bl	800aa74 <_tx_queue_send>
 800c230:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800c232:	69fb      	ldr	r3, [r7, #28]
}
 800c234:	4618      	mov	r0, r3
 800c236:	3720      	adds	r7, #32
 800c238:	46bd      	mov	sp, r7
 800c23a:	bd80      	pop	{r7, pc}
 800c23c:	51554555 	.word	0x51554555
 800c240:	2000000c 	.word	0x2000000c
 800c244:	200024ec 	.word	0x200024ec
 800c248:	20002634 	.word	0x20002634

0800c24c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b09a      	sub	sp, #104	@ 0x68
 800c250:	af06      	add	r7, sp, #24
 800c252:	60f8      	str	r0, [r7, #12]
 800c254:	60b9      	str	r1, [r7, #8]
 800c256:	607a      	str	r2, [r7, #4]
 800c258:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c25a:	2300      	movs	r3, #0
 800c25c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d102      	bne.n	800c26a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800c264:	230e      	movs	r3, #14
 800c266:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c268:	e0bb      	b.n	800c3e2 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800c26a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c26c:	2bb0      	cmp	r3, #176	@ 0xb0
 800c26e:	d002      	beq.n	800c276 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800c270:	230e      	movs	r3, #14
 800c272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c274:	e0b5      	b.n	800c3e2 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c276:	f3ef 8310 	mrs	r3, PRIMASK
 800c27a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c27c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800c27e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800c280:	b672      	cpsid	i
    return(int_posture);
 800c282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c284:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c286:	4b64      	ldr	r3, [pc, #400]	@ (800c418 <_txe_thread_create+0x1cc>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	3301      	adds	r3, #1
 800c28c:	4a62      	ldr	r2, [pc, #392]	@ (800c418 <_txe_thread_create+0x1cc>)
 800c28e:	6013      	str	r3, [r2, #0]
 800c290:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c292:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c296:	f383 8810 	msr	PRIMASK, r3
}
 800c29a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800c29c:	2300      	movs	r3, #0
 800c29e:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800c2a0:	4b5e      	ldr	r3, [pc, #376]	@ (800c41c <_txe_thread_create+0x1d0>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800c2a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c2a8:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800c2aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c2ac:	3b01      	subs	r3, #1
 800c2ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c2b0:	4413      	add	r3, r2
 800c2b2:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800c2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2b6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2bc:	e02b      	b.n	800c316 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800c2be:	68fa      	ldr	r2, [r7, #12]
 800c2c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d101      	bne.n	800c2ca <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800c2c6:	2301      	movs	r3, #1
 800c2c8:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800c2ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2cc:	2b01      	cmp	r3, #1
 800c2ce:	d028      	beq.n	800c322 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800c2d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2d2:	68db      	ldr	r3, [r3, #12]
 800c2d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c2d6:	429a      	cmp	r2, r3
 800c2d8:	d308      	bcc.n	800c2ec <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800c2da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2dc:	691b      	ldr	r3, [r3, #16]
 800c2de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d203      	bcs.n	800c2ec <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800c2ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2ee:	68db      	ldr	r3, [r3, #12]
 800c2f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d308      	bcc.n	800c308 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800c2f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2f8:	691b      	ldr	r3, [r3, #16]
 800c2fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c2fc:	429a      	cmp	r2, r3
 800c2fe:	d203      	bcs.n	800c308 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800c300:	2300      	movs	r3, #0
 800c302:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800c304:	2301      	movs	r3, #1
 800c306:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800c308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c30e:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800c310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c312:	3301      	adds	r3, #1
 800c314:	647b      	str	r3, [r7, #68]	@ 0x44
 800c316:	4b42      	ldr	r3, [pc, #264]	@ (800c420 <_txe_thread_create+0x1d4>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c31c:	429a      	cmp	r2, r3
 800c31e:	d3ce      	bcc.n	800c2be <_txe_thread_create+0x72>
 800c320:	e000      	b.n	800c324 <_txe_thread_create+0xd8>
                break;
 800c322:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c324:	f3ef 8310 	mrs	r3, PRIMASK
 800c328:	61fb      	str	r3, [r7, #28]
    return(posture);
 800c32a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800c32c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c32e:	b672      	cpsid	i
    return(int_posture);
 800c330:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c332:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c334:	4b38      	ldr	r3, [pc, #224]	@ (800c418 <_txe_thread_create+0x1cc>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	3b01      	subs	r3, #1
 800c33a:	4a37      	ldr	r2, [pc, #220]	@ (800c418 <_txe_thread_create+0x1cc>)
 800c33c:	6013      	str	r3, [r2, #0]
 800c33e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c340:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c342:	6a3b      	ldr	r3, [r7, #32]
 800c344:	f383 8810 	msr	PRIMASK, r3
}
 800c348:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c34a:	f7fe febd 	bl	800b0c8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800c34e:	68fa      	ldr	r2, [r7, #12]
 800c350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c352:	429a      	cmp	r2, r3
 800c354:	d102      	bne.n	800c35c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800c356:	230e      	movs	r3, #14
 800c358:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c35a:	e042      	b.n	800c3e2 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800c35c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d102      	bne.n	800c368 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800c362:	2303      	movs	r3, #3
 800c364:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c366:	e03c      	b.n	800c3e2 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d102      	bne.n	800c374 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800c36e:	2303      	movs	r3, #3
 800c370:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c372:	e036      	b.n	800c3e2 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800c374:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c376:	2bc7      	cmp	r3, #199	@ 0xc7
 800c378:	d802      	bhi.n	800c380 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800c37a:	2305      	movs	r3, #5
 800c37c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c37e:	e030      	b.n	800c3e2 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800c380:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c382:	2b1f      	cmp	r3, #31
 800c384:	d902      	bls.n	800c38c <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800c386:	230f      	movs	r3, #15
 800c388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c38a:	e02a      	b.n	800c3e2 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800c38c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c38e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c390:	429a      	cmp	r2, r3
 800c392:	d902      	bls.n	800c39a <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800c394:	2318      	movs	r3, #24
 800c396:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c398:	e023      	b.n	800c3e2 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800c39a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c39c:	2b01      	cmp	r3, #1
 800c39e:	d902      	bls.n	800c3a6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800c3a0:	2310      	movs	r3, #16
 800c3a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c3a4:	e01d      	b.n	800c3e2 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800c3a6:	4b1f      	ldr	r3, [pc, #124]	@ (800c424 <_txe_thread_create+0x1d8>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800c3ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3ae:	4a1e      	ldr	r2, [pc, #120]	@ (800c428 <_txe_thread_create+0x1dc>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d101      	bne.n	800c3b8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c3b4:	2313      	movs	r3, #19
 800c3b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c3b8:	f3ef 8305 	mrs	r3, IPSR
 800c3bc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c3be:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c3c0:	4b1a      	ldr	r3, [pc, #104]	@ (800c42c <_txe_thread_create+0x1e0>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d00b      	beq.n	800c3e2 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c3ca:	f3ef 8305 	mrs	r3, IPSR
 800c3ce:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c3d0:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c3d2:	4b16      	ldr	r3, [pc, #88]	@ (800c42c <_txe_thread_create+0x1e0>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	4313      	orrs	r3, r2
 800c3d8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c3dc:	d201      	bcs.n	800c3e2 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c3de:	2313      	movs	r3, #19
 800c3e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c3e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d112      	bne.n	800c40e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800c3e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c3ea:	9305      	str	r3, [sp, #20]
 800c3ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c3ee:	9304      	str	r3, [sp, #16]
 800c3f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c3f2:	9303      	str	r3, [sp, #12]
 800c3f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c3f6:	9302      	str	r3, [sp, #8]
 800c3f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3fa:	9301      	str	r3, [sp, #4]
 800c3fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3fe:	9300      	str	r3, [sp, #0]
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	687a      	ldr	r2, [r7, #4]
 800c404:	68b9      	ldr	r1, [r7, #8]
 800c406:	68f8      	ldr	r0, [r7, #12]
 800c408:	f7fe fc60 	bl	800accc <_tx_thread_create>
 800c40c:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800c40e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800c410:	4618      	mov	r0, r3
 800c412:	3750      	adds	r7, #80	@ 0x50
 800c414:	46bd      	mov	sp, r7
 800c416:	bd80      	pop	{r7, pc}
 800c418:	20002584 	.word	0x20002584
 800c41c:	200024f4 	.word	0x200024f4
 800c420:	200024f8 	.word	0x200024f8
 800c424:	200024ec 	.word	0x200024ec
 800c428:	20002634 	.word	0x20002634
 800c42c:	2000000c 	.word	0x2000000c

0800c430 <__cvt>:
 800c430:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c434:	ec57 6b10 	vmov	r6, r7, d0
 800c438:	2f00      	cmp	r7, #0
 800c43a:	460c      	mov	r4, r1
 800c43c:	4619      	mov	r1, r3
 800c43e:	463b      	mov	r3, r7
 800c440:	bfb4      	ite	lt
 800c442:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c446:	2300      	movge	r3, #0
 800c448:	4691      	mov	r9, r2
 800c44a:	bfbf      	itttt	lt
 800c44c:	4632      	movlt	r2, r6
 800c44e:	461f      	movlt	r7, r3
 800c450:	232d      	movlt	r3, #45	@ 0x2d
 800c452:	4616      	movlt	r6, r2
 800c454:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c458:	700b      	strb	r3, [r1, #0]
 800c45a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c45c:	f023 0820 	bic.w	r8, r3, #32
 800c460:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c464:	d005      	beq.n	800c472 <__cvt+0x42>
 800c466:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c46a:	d100      	bne.n	800c46e <__cvt+0x3e>
 800c46c:	3401      	adds	r4, #1
 800c46e:	2102      	movs	r1, #2
 800c470:	e000      	b.n	800c474 <__cvt+0x44>
 800c472:	2103      	movs	r1, #3
 800c474:	ab03      	add	r3, sp, #12
 800c476:	4622      	mov	r2, r4
 800c478:	9301      	str	r3, [sp, #4]
 800c47a:	ab02      	add	r3, sp, #8
 800c47c:	ec47 6b10 	vmov	d0, r6, r7
 800c480:	9300      	str	r3, [sp, #0]
 800c482:	4653      	mov	r3, sl
 800c484:	f000 feb4 	bl	800d1f0 <_dtoa_r>
 800c488:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c48c:	4605      	mov	r5, r0
 800c48e:	d119      	bne.n	800c4c4 <__cvt+0x94>
 800c490:	f019 0f01 	tst.w	r9, #1
 800c494:	d00e      	beq.n	800c4b4 <__cvt+0x84>
 800c496:	eb00 0904 	add.w	r9, r0, r4
 800c49a:	2200      	movs	r2, #0
 800c49c:	2300      	movs	r3, #0
 800c49e:	4630      	mov	r0, r6
 800c4a0:	4639      	mov	r1, r7
 800c4a2:	f7f4 fc33 	bl	8000d0c <__aeabi_dcmpeq>
 800c4a6:	b108      	cbz	r0, 800c4ac <__cvt+0x7c>
 800c4a8:	f8cd 900c 	str.w	r9, [sp, #12]
 800c4ac:	2230      	movs	r2, #48	@ 0x30
 800c4ae:	9b03      	ldr	r3, [sp, #12]
 800c4b0:	454b      	cmp	r3, r9
 800c4b2:	d31e      	bcc.n	800c4f2 <__cvt+0xc2>
 800c4b4:	9b03      	ldr	r3, [sp, #12]
 800c4b6:	4628      	mov	r0, r5
 800c4b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c4ba:	1b5b      	subs	r3, r3, r5
 800c4bc:	6013      	str	r3, [r2, #0]
 800c4be:	b004      	add	sp, #16
 800c4c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c4c8:	eb00 0904 	add.w	r9, r0, r4
 800c4cc:	d1e5      	bne.n	800c49a <__cvt+0x6a>
 800c4ce:	7803      	ldrb	r3, [r0, #0]
 800c4d0:	2b30      	cmp	r3, #48	@ 0x30
 800c4d2:	d10a      	bne.n	800c4ea <__cvt+0xba>
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	4630      	mov	r0, r6
 800c4da:	4639      	mov	r1, r7
 800c4dc:	f7f4 fc16 	bl	8000d0c <__aeabi_dcmpeq>
 800c4e0:	b918      	cbnz	r0, 800c4ea <__cvt+0xba>
 800c4e2:	f1c4 0401 	rsb	r4, r4, #1
 800c4e6:	f8ca 4000 	str.w	r4, [sl]
 800c4ea:	f8da 3000 	ldr.w	r3, [sl]
 800c4ee:	4499      	add	r9, r3
 800c4f0:	e7d3      	b.n	800c49a <__cvt+0x6a>
 800c4f2:	1c59      	adds	r1, r3, #1
 800c4f4:	9103      	str	r1, [sp, #12]
 800c4f6:	701a      	strb	r2, [r3, #0]
 800c4f8:	e7d9      	b.n	800c4ae <__cvt+0x7e>

0800c4fa <__exponent>:
 800c4fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4fc:	2900      	cmp	r1, #0
 800c4fe:	7002      	strb	r2, [r0, #0]
 800c500:	bfba      	itte	lt
 800c502:	4249      	neglt	r1, r1
 800c504:	232d      	movlt	r3, #45	@ 0x2d
 800c506:	232b      	movge	r3, #43	@ 0x2b
 800c508:	2909      	cmp	r1, #9
 800c50a:	7043      	strb	r3, [r0, #1]
 800c50c:	dd28      	ble.n	800c560 <__exponent+0x66>
 800c50e:	f10d 0307 	add.w	r3, sp, #7
 800c512:	270a      	movs	r7, #10
 800c514:	461d      	mov	r5, r3
 800c516:	461a      	mov	r2, r3
 800c518:	3b01      	subs	r3, #1
 800c51a:	fbb1 f6f7 	udiv	r6, r1, r7
 800c51e:	fb07 1416 	mls	r4, r7, r6, r1
 800c522:	3430      	adds	r4, #48	@ 0x30
 800c524:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c528:	460c      	mov	r4, r1
 800c52a:	4631      	mov	r1, r6
 800c52c:	2c63      	cmp	r4, #99	@ 0x63
 800c52e:	dcf2      	bgt.n	800c516 <__exponent+0x1c>
 800c530:	3130      	adds	r1, #48	@ 0x30
 800c532:	1e94      	subs	r4, r2, #2
 800c534:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c538:	1c41      	adds	r1, r0, #1
 800c53a:	4623      	mov	r3, r4
 800c53c:	42ab      	cmp	r3, r5
 800c53e:	d30a      	bcc.n	800c556 <__exponent+0x5c>
 800c540:	f10d 0309 	add.w	r3, sp, #9
 800c544:	1a9b      	subs	r3, r3, r2
 800c546:	42ac      	cmp	r4, r5
 800c548:	bf88      	it	hi
 800c54a:	2300      	movhi	r3, #0
 800c54c:	3302      	adds	r3, #2
 800c54e:	4403      	add	r3, r0
 800c550:	1a18      	subs	r0, r3, r0
 800c552:	b003      	add	sp, #12
 800c554:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c556:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c55a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c55e:	e7ed      	b.n	800c53c <__exponent+0x42>
 800c560:	2330      	movs	r3, #48	@ 0x30
 800c562:	3130      	adds	r1, #48	@ 0x30
 800c564:	7083      	strb	r3, [r0, #2]
 800c566:	1d03      	adds	r3, r0, #4
 800c568:	70c1      	strb	r1, [r0, #3]
 800c56a:	e7f1      	b.n	800c550 <__exponent+0x56>

0800c56c <_printf_float>:
 800c56c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c570:	b08d      	sub	sp, #52	@ 0x34
 800c572:	460c      	mov	r4, r1
 800c574:	4616      	mov	r6, r2
 800c576:	461f      	mov	r7, r3
 800c578:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c57c:	4605      	mov	r5, r0
 800c57e:	f000 fd15 	bl	800cfac <_localeconv_r>
 800c582:	6803      	ldr	r3, [r0, #0]
 800c584:	4618      	mov	r0, r3
 800c586:	9304      	str	r3, [sp, #16]
 800c588:	f7f3 ff94 	bl	80004b4 <strlen>
 800c58c:	2300      	movs	r3, #0
 800c58e:	9005      	str	r0, [sp, #20]
 800c590:	930a      	str	r3, [sp, #40]	@ 0x28
 800c592:	f8d8 3000 	ldr.w	r3, [r8]
 800c596:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c59a:	3307      	adds	r3, #7
 800c59c:	f8d4 b000 	ldr.w	fp, [r4]
 800c5a0:	f023 0307 	bic.w	r3, r3, #7
 800c5a4:	f103 0208 	add.w	r2, r3, #8
 800c5a8:	f8c8 2000 	str.w	r2, [r8]
 800c5ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c5b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c5b8:	f8cd 8018 	str.w	r8, [sp, #24]
 800c5bc:	9307      	str	r3, [sp, #28]
 800c5be:	4b9d      	ldr	r3, [pc, #628]	@ (800c834 <_printf_float+0x2c8>)
 800c5c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5c4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c5c8:	f7f4 fbd2 	bl	8000d70 <__aeabi_dcmpun>
 800c5cc:	bb70      	cbnz	r0, 800c62c <_printf_float+0xc0>
 800c5ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c5d2:	4b98      	ldr	r3, [pc, #608]	@ (800c834 <_printf_float+0x2c8>)
 800c5d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5d8:	f7f4 fbac 	bl	8000d34 <__aeabi_dcmple>
 800c5dc:	bb30      	cbnz	r0, 800c62c <_printf_float+0xc0>
 800c5de:	2200      	movs	r2, #0
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	4640      	mov	r0, r8
 800c5e4:	4649      	mov	r1, r9
 800c5e6:	f7f4 fb9b 	bl	8000d20 <__aeabi_dcmplt>
 800c5ea:	b110      	cbz	r0, 800c5f2 <_printf_float+0x86>
 800c5ec:	232d      	movs	r3, #45	@ 0x2d
 800c5ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c5f2:	4a91      	ldr	r2, [pc, #580]	@ (800c838 <_printf_float+0x2cc>)
 800c5f4:	4b91      	ldr	r3, [pc, #580]	@ (800c83c <_printf_float+0x2d0>)
 800c5f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c5fa:	bf8c      	ite	hi
 800c5fc:	4690      	movhi	r8, r2
 800c5fe:	4698      	movls	r8, r3
 800c600:	2303      	movs	r3, #3
 800c602:	f04f 0900 	mov.w	r9, #0
 800c606:	6123      	str	r3, [r4, #16]
 800c608:	f02b 0304 	bic.w	r3, fp, #4
 800c60c:	6023      	str	r3, [r4, #0]
 800c60e:	4633      	mov	r3, r6
 800c610:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c612:	4621      	mov	r1, r4
 800c614:	4628      	mov	r0, r5
 800c616:	9700      	str	r7, [sp, #0]
 800c618:	f000 f9d2 	bl	800c9c0 <_printf_common>
 800c61c:	3001      	adds	r0, #1
 800c61e:	f040 808d 	bne.w	800c73c <_printf_float+0x1d0>
 800c622:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c626:	b00d      	add	sp, #52	@ 0x34
 800c628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c62c:	4642      	mov	r2, r8
 800c62e:	464b      	mov	r3, r9
 800c630:	4640      	mov	r0, r8
 800c632:	4649      	mov	r1, r9
 800c634:	f7f4 fb9c 	bl	8000d70 <__aeabi_dcmpun>
 800c638:	b140      	cbz	r0, 800c64c <_printf_float+0xe0>
 800c63a:	464b      	mov	r3, r9
 800c63c:	4a80      	ldr	r2, [pc, #512]	@ (800c840 <_printf_float+0x2d4>)
 800c63e:	2b00      	cmp	r3, #0
 800c640:	bfbc      	itt	lt
 800c642:	232d      	movlt	r3, #45	@ 0x2d
 800c644:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c648:	4b7e      	ldr	r3, [pc, #504]	@ (800c844 <_printf_float+0x2d8>)
 800c64a:	e7d4      	b.n	800c5f6 <_printf_float+0x8a>
 800c64c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c650:	6863      	ldr	r3, [r4, #4]
 800c652:	9206      	str	r2, [sp, #24]
 800c654:	1c5a      	adds	r2, r3, #1
 800c656:	d13b      	bne.n	800c6d0 <_printf_float+0x164>
 800c658:	2306      	movs	r3, #6
 800c65a:	6063      	str	r3, [r4, #4]
 800c65c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c660:	2300      	movs	r3, #0
 800c662:	4628      	mov	r0, r5
 800c664:	6022      	str	r2, [r4, #0]
 800c666:	9303      	str	r3, [sp, #12]
 800c668:	ab0a      	add	r3, sp, #40	@ 0x28
 800c66a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c66e:	ab09      	add	r3, sp, #36	@ 0x24
 800c670:	ec49 8b10 	vmov	d0, r8, r9
 800c674:	9300      	str	r3, [sp, #0]
 800c676:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c67a:	6861      	ldr	r1, [r4, #4]
 800c67c:	f7ff fed8 	bl	800c430 <__cvt>
 800c680:	9b06      	ldr	r3, [sp, #24]
 800c682:	4680      	mov	r8, r0
 800c684:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c686:	2b47      	cmp	r3, #71	@ 0x47
 800c688:	d129      	bne.n	800c6de <_printf_float+0x172>
 800c68a:	1cc8      	adds	r0, r1, #3
 800c68c:	db02      	blt.n	800c694 <_printf_float+0x128>
 800c68e:	6863      	ldr	r3, [r4, #4]
 800c690:	4299      	cmp	r1, r3
 800c692:	dd41      	ble.n	800c718 <_printf_float+0x1ac>
 800c694:	f1aa 0a02 	sub.w	sl, sl, #2
 800c698:	fa5f fa8a 	uxtb.w	sl, sl
 800c69c:	3901      	subs	r1, #1
 800c69e:	4652      	mov	r2, sl
 800c6a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c6a4:	9109      	str	r1, [sp, #36]	@ 0x24
 800c6a6:	f7ff ff28 	bl	800c4fa <__exponent>
 800c6aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c6ac:	4681      	mov	r9, r0
 800c6ae:	1813      	adds	r3, r2, r0
 800c6b0:	2a01      	cmp	r2, #1
 800c6b2:	6123      	str	r3, [r4, #16]
 800c6b4:	dc02      	bgt.n	800c6bc <_printf_float+0x150>
 800c6b6:	6822      	ldr	r2, [r4, #0]
 800c6b8:	07d2      	lsls	r2, r2, #31
 800c6ba:	d501      	bpl.n	800c6c0 <_printf_float+0x154>
 800c6bc:	3301      	adds	r3, #1
 800c6be:	6123      	str	r3, [r4, #16]
 800c6c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d0a2      	beq.n	800c60e <_printf_float+0xa2>
 800c6c8:	232d      	movs	r3, #45	@ 0x2d
 800c6ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6ce:	e79e      	b.n	800c60e <_printf_float+0xa2>
 800c6d0:	9a06      	ldr	r2, [sp, #24]
 800c6d2:	2a47      	cmp	r2, #71	@ 0x47
 800c6d4:	d1c2      	bne.n	800c65c <_printf_float+0xf0>
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d1c0      	bne.n	800c65c <_printf_float+0xf0>
 800c6da:	2301      	movs	r3, #1
 800c6dc:	e7bd      	b.n	800c65a <_printf_float+0xee>
 800c6de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c6e2:	d9db      	bls.n	800c69c <_printf_float+0x130>
 800c6e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c6e8:	d118      	bne.n	800c71c <_printf_float+0x1b0>
 800c6ea:	2900      	cmp	r1, #0
 800c6ec:	6863      	ldr	r3, [r4, #4]
 800c6ee:	dd0b      	ble.n	800c708 <_printf_float+0x19c>
 800c6f0:	6121      	str	r1, [r4, #16]
 800c6f2:	b913      	cbnz	r3, 800c6fa <_printf_float+0x18e>
 800c6f4:	6822      	ldr	r2, [r4, #0]
 800c6f6:	07d0      	lsls	r0, r2, #31
 800c6f8:	d502      	bpl.n	800c700 <_printf_float+0x194>
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	440b      	add	r3, r1
 800c6fe:	6123      	str	r3, [r4, #16]
 800c700:	f04f 0900 	mov.w	r9, #0
 800c704:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c706:	e7db      	b.n	800c6c0 <_printf_float+0x154>
 800c708:	b913      	cbnz	r3, 800c710 <_printf_float+0x1a4>
 800c70a:	6822      	ldr	r2, [r4, #0]
 800c70c:	07d2      	lsls	r2, r2, #31
 800c70e:	d501      	bpl.n	800c714 <_printf_float+0x1a8>
 800c710:	3302      	adds	r3, #2
 800c712:	e7f4      	b.n	800c6fe <_printf_float+0x192>
 800c714:	2301      	movs	r3, #1
 800c716:	e7f2      	b.n	800c6fe <_printf_float+0x192>
 800c718:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c71c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c71e:	4299      	cmp	r1, r3
 800c720:	db05      	blt.n	800c72e <_printf_float+0x1c2>
 800c722:	6823      	ldr	r3, [r4, #0]
 800c724:	6121      	str	r1, [r4, #16]
 800c726:	07d8      	lsls	r0, r3, #31
 800c728:	d5ea      	bpl.n	800c700 <_printf_float+0x194>
 800c72a:	1c4b      	adds	r3, r1, #1
 800c72c:	e7e7      	b.n	800c6fe <_printf_float+0x192>
 800c72e:	2900      	cmp	r1, #0
 800c730:	bfd4      	ite	le
 800c732:	f1c1 0202 	rsble	r2, r1, #2
 800c736:	2201      	movgt	r2, #1
 800c738:	4413      	add	r3, r2
 800c73a:	e7e0      	b.n	800c6fe <_printf_float+0x192>
 800c73c:	6823      	ldr	r3, [r4, #0]
 800c73e:	055a      	lsls	r2, r3, #21
 800c740:	d407      	bmi.n	800c752 <_printf_float+0x1e6>
 800c742:	6923      	ldr	r3, [r4, #16]
 800c744:	4642      	mov	r2, r8
 800c746:	4631      	mov	r1, r6
 800c748:	4628      	mov	r0, r5
 800c74a:	47b8      	blx	r7
 800c74c:	3001      	adds	r0, #1
 800c74e:	d12b      	bne.n	800c7a8 <_printf_float+0x23c>
 800c750:	e767      	b.n	800c622 <_printf_float+0xb6>
 800c752:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c756:	f240 80dd 	bls.w	800c914 <_printf_float+0x3a8>
 800c75a:	2200      	movs	r2, #0
 800c75c:	2300      	movs	r3, #0
 800c75e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c762:	f7f4 fad3 	bl	8000d0c <__aeabi_dcmpeq>
 800c766:	2800      	cmp	r0, #0
 800c768:	d033      	beq.n	800c7d2 <_printf_float+0x266>
 800c76a:	2301      	movs	r3, #1
 800c76c:	4a36      	ldr	r2, [pc, #216]	@ (800c848 <_printf_float+0x2dc>)
 800c76e:	4631      	mov	r1, r6
 800c770:	4628      	mov	r0, r5
 800c772:	47b8      	blx	r7
 800c774:	3001      	adds	r0, #1
 800c776:	f43f af54 	beq.w	800c622 <_printf_float+0xb6>
 800c77a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c77e:	4543      	cmp	r3, r8
 800c780:	db02      	blt.n	800c788 <_printf_float+0x21c>
 800c782:	6823      	ldr	r3, [r4, #0]
 800c784:	07d8      	lsls	r0, r3, #31
 800c786:	d50f      	bpl.n	800c7a8 <_printf_float+0x23c>
 800c788:	4631      	mov	r1, r6
 800c78a:	4628      	mov	r0, r5
 800c78c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c790:	47b8      	blx	r7
 800c792:	3001      	adds	r0, #1
 800c794:	f43f af45 	beq.w	800c622 <_printf_float+0xb6>
 800c798:	f04f 0900 	mov.w	r9, #0
 800c79c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c7a0:	f104 0a1a 	add.w	sl, r4, #26
 800c7a4:	45c8      	cmp	r8, r9
 800c7a6:	dc09      	bgt.n	800c7bc <_printf_float+0x250>
 800c7a8:	6823      	ldr	r3, [r4, #0]
 800c7aa:	079b      	lsls	r3, r3, #30
 800c7ac:	f100 8103 	bmi.w	800c9b6 <_printf_float+0x44a>
 800c7b0:	68e0      	ldr	r0, [r4, #12]
 800c7b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7b4:	4298      	cmp	r0, r3
 800c7b6:	bfb8      	it	lt
 800c7b8:	4618      	movlt	r0, r3
 800c7ba:	e734      	b.n	800c626 <_printf_float+0xba>
 800c7bc:	2301      	movs	r3, #1
 800c7be:	4652      	mov	r2, sl
 800c7c0:	4631      	mov	r1, r6
 800c7c2:	4628      	mov	r0, r5
 800c7c4:	47b8      	blx	r7
 800c7c6:	3001      	adds	r0, #1
 800c7c8:	f43f af2b 	beq.w	800c622 <_printf_float+0xb6>
 800c7cc:	f109 0901 	add.w	r9, r9, #1
 800c7d0:	e7e8      	b.n	800c7a4 <_printf_float+0x238>
 800c7d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	dc39      	bgt.n	800c84c <_printf_float+0x2e0>
 800c7d8:	2301      	movs	r3, #1
 800c7da:	4a1b      	ldr	r2, [pc, #108]	@ (800c848 <_printf_float+0x2dc>)
 800c7dc:	4631      	mov	r1, r6
 800c7de:	4628      	mov	r0, r5
 800c7e0:	47b8      	blx	r7
 800c7e2:	3001      	adds	r0, #1
 800c7e4:	f43f af1d 	beq.w	800c622 <_printf_float+0xb6>
 800c7e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c7ec:	ea59 0303 	orrs.w	r3, r9, r3
 800c7f0:	d102      	bne.n	800c7f8 <_printf_float+0x28c>
 800c7f2:	6823      	ldr	r3, [r4, #0]
 800c7f4:	07d9      	lsls	r1, r3, #31
 800c7f6:	d5d7      	bpl.n	800c7a8 <_printf_float+0x23c>
 800c7f8:	4631      	mov	r1, r6
 800c7fa:	4628      	mov	r0, r5
 800c7fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c800:	47b8      	blx	r7
 800c802:	3001      	adds	r0, #1
 800c804:	f43f af0d 	beq.w	800c622 <_printf_float+0xb6>
 800c808:	f04f 0a00 	mov.w	sl, #0
 800c80c:	f104 0b1a 	add.w	fp, r4, #26
 800c810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c812:	425b      	negs	r3, r3
 800c814:	4553      	cmp	r3, sl
 800c816:	dc01      	bgt.n	800c81c <_printf_float+0x2b0>
 800c818:	464b      	mov	r3, r9
 800c81a:	e793      	b.n	800c744 <_printf_float+0x1d8>
 800c81c:	2301      	movs	r3, #1
 800c81e:	465a      	mov	r2, fp
 800c820:	4631      	mov	r1, r6
 800c822:	4628      	mov	r0, r5
 800c824:	47b8      	blx	r7
 800c826:	3001      	adds	r0, #1
 800c828:	f43f aefb 	beq.w	800c622 <_printf_float+0xb6>
 800c82c:	f10a 0a01 	add.w	sl, sl, #1
 800c830:	e7ee      	b.n	800c810 <_printf_float+0x2a4>
 800c832:	bf00      	nop
 800c834:	7fefffff 	.word	0x7fefffff
 800c838:	0800f470 	.word	0x0800f470
 800c83c:	0800f46c 	.word	0x0800f46c
 800c840:	0800f478 	.word	0x0800f478
 800c844:	0800f474 	.word	0x0800f474
 800c848:	0800f47c 	.word	0x0800f47c
 800c84c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c84e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c852:	4553      	cmp	r3, sl
 800c854:	bfa8      	it	ge
 800c856:	4653      	movge	r3, sl
 800c858:	2b00      	cmp	r3, #0
 800c85a:	4699      	mov	r9, r3
 800c85c:	dc36      	bgt.n	800c8cc <_printf_float+0x360>
 800c85e:	f04f 0b00 	mov.w	fp, #0
 800c862:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c866:	f104 021a 	add.w	r2, r4, #26
 800c86a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c86c:	9306      	str	r3, [sp, #24]
 800c86e:	eba3 0309 	sub.w	r3, r3, r9
 800c872:	455b      	cmp	r3, fp
 800c874:	dc31      	bgt.n	800c8da <_printf_float+0x36e>
 800c876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c878:	459a      	cmp	sl, r3
 800c87a:	dc3a      	bgt.n	800c8f2 <_printf_float+0x386>
 800c87c:	6823      	ldr	r3, [r4, #0]
 800c87e:	07da      	lsls	r2, r3, #31
 800c880:	d437      	bmi.n	800c8f2 <_printf_float+0x386>
 800c882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c884:	ebaa 0903 	sub.w	r9, sl, r3
 800c888:	9b06      	ldr	r3, [sp, #24]
 800c88a:	ebaa 0303 	sub.w	r3, sl, r3
 800c88e:	4599      	cmp	r9, r3
 800c890:	bfa8      	it	ge
 800c892:	4699      	movge	r9, r3
 800c894:	f1b9 0f00 	cmp.w	r9, #0
 800c898:	dc33      	bgt.n	800c902 <_printf_float+0x396>
 800c89a:	f04f 0800 	mov.w	r8, #0
 800c89e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c8a2:	f104 0b1a 	add.w	fp, r4, #26
 800c8a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8a8:	ebaa 0303 	sub.w	r3, sl, r3
 800c8ac:	eba3 0309 	sub.w	r3, r3, r9
 800c8b0:	4543      	cmp	r3, r8
 800c8b2:	f77f af79 	ble.w	800c7a8 <_printf_float+0x23c>
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	465a      	mov	r2, fp
 800c8ba:	4631      	mov	r1, r6
 800c8bc:	4628      	mov	r0, r5
 800c8be:	47b8      	blx	r7
 800c8c0:	3001      	adds	r0, #1
 800c8c2:	f43f aeae 	beq.w	800c622 <_printf_float+0xb6>
 800c8c6:	f108 0801 	add.w	r8, r8, #1
 800c8ca:	e7ec      	b.n	800c8a6 <_printf_float+0x33a>
 800c8cc:	4642      	mov	r2, r8
 800c8ce:	4631      	mov	r1, r6
 800c8d0:	4628      	mov	r0, r5
 800c8d2:	47b8      	blx	r7
 800c8d4:	3001      	adds	r0, #1
 800c8d6:	d1c2      	bne.n	800c85e <_printf_float+0x2f2>
 800c8d8:	e6a3      	b.n	800c622 <_printf_float+0xb6>
 800c8da:	2301      	movs	r3, #1
 800c8dc:	4631      	mov	r1, r6
 800c8de:	4628      	mov	r0, r5
 800c8e0:	9206      	str	r2, [sp, #24]
 800c8e2:	47b8      	blx	r7
 800c8e4:	3001      	adds	r0, #1
 800c8e6:	f43f ae9c 	beq.w	800c622 <_printf_float+0xb6>
 800c8ea:	f10b 0b01 	add.w	fp, fp, #1
 800c8ee:	9a06      	ldr	r2, [sp, #24]
 800c8f0:	e7bb      	b.n	800c86a <_printf_float+0x2fe>
 800c8f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8f6:	4631      	mov	r1, r6
 800c8f8:	4628      	mov	r0, r5
 800c8fa:	47b8      	blx	r7
 800c8fc:	3001      	adds	r0, #1
 800c8fe:	d1c0      	bne.n	800c882 <_printf_float+0x316>
 800c900:	e68f      	b.n	800c622 <_printf_float+0xb6>
 800c902:	9a06      	ldr	r2, [sp, #24]
 800c904:	464b      	mov	r3, r9
 800c906:	4631      	mov	r1, r6
 800c908:	4628      	mov	r0, r5
 800c90a:	4442      	add	r2, r8
 800c90c:	47b8      	blx	r7
 800c90e:	3001      	adds	r0, #1
 800c910:	d1c3      	bne.n	800c89a <_printf_float+0x32e>
 800c912:	e686      	b.n	800c622 <_printf_float+0xb6>
 800c914:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c918:	f1ba 0f01 	cmp.w	sl, #1
 800c91c:	dc01      	bgt.n	800c922 <_printf_float+0x3b6>
 800c91e:	07db      	lsls	r3, r3, #31
 800c920:	d536      	bpl.n	800c990 <_printf_float+0x424>
 800c922:	2301      	movs	r3, #1
 800c924:	4642      	mov	r2, r8
 800c926:	4631      	mov	r1, r6
 800c928:	4628      	mov	r0, r5
 800c92a:	47b8      	blx	r7
 800c92c:	3001      	adds	r0, #1
 800c92e:	f43f ae78 	beq.w	800c622 <_printf_float+0xb6>
 800c932:	4631      	mov	r1, r6
 800c934:	4628      	mov	r0, r5
 800c936:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c93a:	47b8      	blx	r7
 800c93c:	3001      	adds	r0, #1
 800c93e:	f43f ae70 	beq.w	800c622 <_printf_float+0xb6>
 800c942:	2200      	movs	r2, #0
 800c944:	2300      	movs	r3, #0
 800c946:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c94a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c94e:	f7f4 f9dd 	bl	8000d0c <__aeabi_dcmpeq>
 800c952:	b9c0      	cbnz	r0, 800c986 <_printf_float+0x41a>
 800c954:	4653      	mov	r3, sl
 800c956:	f108 0201 	add.w	r2, r8, #1
 800c95a:	4631      	mov	r1, r6
 800c95c:	4628      	mov	r0, r5
 800c95e:	47b8      	blx	r7
 800c960:	3001      	adds	r0, #1
 800c962:	d10c      	bne.n	800c97e <_printf_float+0x412>
 800c964:	e65d      	b.n	800c622 <_printf_float+0xb6>
 800c966:	2301      	movs	r3, #1
 800c968:	465a      	mov	r2, fp
 800c96a:	4631      	mov	r1, r6
 800c96c:	4628      	mov	r0, r5
 800c96e:	47b8      	blx	r7
 800c970:	3001      	adds	r0, #1
 800c972:	f43f ae56 	beq.w	800c622 <_printf_float+0xb6>
 800c976:	f108 0801 	add.w	r8, r8, #1
 800c97a:	45d0      	cmp	r8, sl
 800c97c:	dbf3      	blt.n	800c966 <_printf_float+0x3fa>
 800c97e:	464b      	mov	r3, r9
 800c980:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c984:	e6df      	b.n	800c746 <_printf_float+0x1da>
 800c986:	f04f 0800 	mov.w	r8, #0
 800c98a:	f104 0b1a 	add.w	fp, r4, #26
 800c98e:	e7f4      	b.n	800c97a <_printf_float+0x40e>
 800c990:	2301      	movs	r3, #1
 800c992:	4642      	mov	r2, r8
 800c994:	e7e1      	b.n	800c95a <_printf_float+0x3ee>
 800c996:	2301      	movs	r3, #1
 800c998:	464a      	mov	r2, r9
 800c99a:	4631      	mov	r1, r6
 800c99c:	4628      	mov	r0, r5
 800c99e:	47b8      	blx	r7
 800c9a0:	3001      	adds	r0, #1
 800c9a2:	f43f ae3e 	beq.w	800c622 <_printf_float+0xb6>
 800c9a6:	f108 0801 	add.w	r8, r8, #1
 800c9aa:	68e3      	ldr	r3, [r4, #12]
 800c9ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c9ae:	1a5b      	subs	r3, r3, r1
 800c9b0:	4543      	cmp	r3, r8
 800c9b2:	dcf0      	bgt.n	800c996 <_printf_float+0x42a>
 800c9b4:	e6fc      	b.n	800c7b0 <_printf_float+0x244>
 800c9b6:	f04f 0800 	mov.w	r8, #0
 800c9ba:	f104 0919 	add.w	r9, r4, #25
 800c9be:	e7f4      	b.n	800c9aa <_printf_float+0x43e>

0800c9c0 <_printf_common>:
 800c9c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9c4:	4616      	mov	r6, r2
 800c9c6:	4698      	mov	r8, r3
 800c9c8:	688a      	ldr	r2, [r1, #8]
 800c9ca:	4607      	mov	r7, r0
 800c9cc:	690b      	ldr	r3, [r1, #16]
 800c9ce:	460c      	mov	r4, r1
 800c9d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c9d4:	4293      	cmp	r3, r2
 800c9d6:	bfb8      	it	lt
 800c9d8:	4613      	movlt	r3, r2
 800c9da:	6033      	str	r3, [r6, #0]
 800c9dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c9e0:	b10a      	cbz	r2, 800c9e6 <_printf_common+0x26>
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	6033      	str	r3, [r6, #0]
 800c9e6:	6823      	ldr	r3, [r4, #0]
 800c9e8:	0699      	lsls	r1, r3, #26
 800c9ea:	bf42      	ittt	mi
 800c9ec:	6833      	ldrmi	r3, [r6, #0]
 800c9ee:	3302      	addmi	r3, #2
 800c9f0:	6033      	strmi	r3, [r6, #0]
 800c9f2:	6825      	ldr	r5, [r4, #0]
 800c9f4:	f015 0506 	ands.w	r5, r5, #6
 800c9f8:	d106      	bne.n	800ca08 <_printf_common+0x48>
 800c9fa:	f104 0a19 	add.w	sl, r4, #25
 800c9fe:	68e3      	ldr	r3, [r4, #12]
 800ca00:	6832      	ldr	r2, [r6, #0]
 800ca02:	1a9b      	subs	r3, r3, r2
 800ca04:	42ab      	cmp	r3, r5
 800ca06:	dc2b      	bgt.n	800ca60 <_printf_common+0xa0>
 800ca08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ca0c:	6822      	ldr	r2, [r4, #0]
 800ca0e:	3b00      	subs	r3, #0
 800ca10:	bf18      	it	ne
 800ca12:	2301      	movne	r3, #1
 800ca14:	0692      	lsls	r2, r2, #26
 800ca16:	d430      	bmi.n	800ca7a <_printf_common+0xba>
 800ca18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ca1c:	4641      	mov	r1, r8
 800ca1e:	4638      	mov	r0, r7
 800ca20:	47c8      	blx	r9
 800ca22:	3001      	adds	r0, #1
 800ca24:	d023      	beq.n	800ca6e <_printf_common+0xae>
 800ca26:	6823      	ldr	r3, [r4, #0]
 800ca28:	341a      	adds	r4, #26
 800ca2a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ca2e:	f003 0306 	and.w	r3, r3, #6
 800ca32:	2b04      	cmp	r3, #4
 800ca34:	bf0a      	itet	eq
 800ca36:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ca3a:	2500      	movne	r5, #0
 800ca3c:	6833      	ldreq	r3, [r6, #0]
 800ca3e:	f04f 0600 	mov.w	r6, #0
 800ca42:	bf08      	it	eq
 800ca44:	1aed      	subeq	r5, r5, r3
 800ca46:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ca4a:	bf08      	it	eq
 800ca4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca50:	4293      	cmp	r3, r2
 800ca52:	bfc4      	itt	gt
 800ca54:	1a9b      	subgt	r3, r3, r2
 800ca56:	18ed      	addgt	r5, r5, r3
 800ca58:	42b5      	cmp	r5, r6
 800ca5a:	d11a      	bne.n	800ca92 <_printf_common+0xd2>
 800ca5c:	2000      	movs	r0, #0
 800ca5e:	e008      	b.n	800ca72 <_printf_common+0xb2>
 800ca60:	2301      	movs	r3, #1
 800ca62:	4652      	mov	r2, sl
 800ca64:	4641      	mov	r1, r8
 800ca66:	4638      	mov	r0, r7
 800ca68:	47c8      	blx	r9
 800ca6a:	3001      	adds	r0, #1
 800ca6c:	d103      	bne.n	800ca76 <_printf_common+0xb6>
 800ca6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ca72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca76:	3501      	adds	r5, #1
 800ca78:	e7c1      	b.n	800c9fe <_printf_common+0x3e>
 800ca7a:	18e1      	adds	r1, r4, r3
 800ca7c:	1c5a      	adds	r2, r3, #1
 800ca7e:	2030      	movs	r0, #48	@ 0x30
 800ca80:	3302      	adds	r3, #2
 800ca82:	4422      	add	r2, r4
 800ca84:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ca88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ca8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ca90:	e7c2      	b.n	800ca18 <_printf_common+0x58>
 800ca92:	2301      	movs	r3, #1
 800ca94:	4622      	mov	r2, r4
 800ca96:	4641      	mov	r1, r8
 800ca98:	4638      	mov	r0, r7
 800ca9a:	47c8      	blx	r9
 800ca9c:	3001      	adds	r0, #1
 800ca9e:	d0e6      	beq.n	800ca6e <_printf_common+0xae>
 800caa0:	3601      	adds	r6, #1
 800caa2:	e7d9      	b.n	800ca58 <_printf_common+0x98>

0800caa4 <_printf_i>:
 800caa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800caa8:	7e0f      	ldrb	r7, [r1, #24]
 800caaa:	4691      	mov	r9, r2
 800caac:	4680      	mov	r8, r0
 800caae:	460c      	mov	r4, r1
 800cab0:	2f78      	cmp	r7, #120	@ 0x78
 800cab2:	469a      	mov	sl, r3
 800cab4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cab6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800caba:	d807      	bhi.n	800cacc <_printf_i+0x28>
 800cabc:	2f62      	cmp	r7, #98	@ 0x62
 800cabe:	d80a      	bhi.n	800cad6 <_printf_i+0x32>
 800cac0:	2f00      	cmp	r7, #0
 800cac2:	f000 80d1 	beq.w	800cc68 <_printf_i+0x1c4>
 800cac6:	2f58      	cmp	r7, #88	@ 0x58
 800cac8:	f000 80b8 	beq.w	800cc3c <_printf_i+0x198>
 800cacc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cad0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cad4:	e03a      	b.n	800cb4c <_printf_i+0xa8>
 800cad6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cada:	2b15      	cmp	r3, #21
 800cadc:	d8f6      	bhi.n	800cacc <_printf_i+0x28>
 800cade:	a101      	add	r1, pc, #4	@ (adr r1, 800cae4 <_printf_i+0x40>)
 800cae0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cae4:	0800cb3d 	.word	0x0800cb3d
 800cae8:	0800cb51 	.word	0x0800cb51
 800caec:	0800cacd 	.word	0x0800cacd
 800caf0:	0800cacd 	.word	0x0800cacd
 800caf4:	0800cacd 	.word	0x0800cacd
 800caf8:	0800cacd 	.word	0x0800cacd
 800cafc:	0800cb51 	.word	0x0800cb51
 800cb00:	0800cacd 	.word	0x0800cacd
 800cb04:	0800cacd 	.word	0x0800cacd
 800cb08:	0800cacd 	.word	0x0800cacd
 800cb0c:	0800cacd 	.word	0x0800cacd
 800cb10:	0800cc4f 	.word	0x0800cc4f
 800cb14:	0800cb7b 	.word	0x0800cb7b
 800cb18:	0800cc09 	.word	0x0800cc09
 800cb1c:	0800cacd 	.word	0x0800cacd
 800cb20:	0800cacd 	.word	0x0800cacd
 800cb24:	0800cc71 	.word	0x0800cc71
 800cb28:	0800cacd 	.word	0x0800cacd
 800cb2c:	0800cb7b 	.word	0x0800cb7b
 800cb30:	0800cacd 	.word	0x0800cacd
 800cb34:	0800cacd 	.word	0x0800cacd
 800cb38:	0800cc11 	.word	0x0800cc11
 800cb3c:	6833      	ldr	r3, [r6, #0]
 800cb3e:	1d1a      	adds	r2, r3, #4
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	6032      	str	r2, [r6, #0]
 800cb44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cb48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	e09c      	b.n	800cc8a <_printf_i+0x1e6>
 800cb50:	6833      	ldr	r3, [r6, #0]
 800cb52:	6820      	ldr	r0, [r4, #0]
 800cb54:	1d19      	adds	r1, r3, #4
 800cb56:	6031      	str	r1, [r6, #0]
 800cb58:	0606      	lsls	r6, r0, #24
 800cb5a:	d501      	bpl.n	800cb60 <_printf_i+0xbc>
 800cb5c:	681d      	ldr	r5, [r3, #0]
 800cb5e:	e003      	b.n	800cb68 <_printf_i+0xc4>
 800cb60:	0645      	lsls	r5, r0, #25
 800cb62:	d5fb      	bpl.n	800cb5c <_printf_i+0xb8>
 800cb64:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cb68:	2d00      	cmp	r5, #0
 800cb6a:	da03      	bge.n	800cb74 <_printf_i+0xd0>
 800cb6c:	232d      	movs	r3, #45	@ 0x2d
 800cb6e:	426d      	negs	r5, r5
 800cb70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb74:	4858      	ldr	r0, [pc, #352]	@ (800ccd8 <_printf_i+0x234>)
 800cb76:	230a      	movs	r3, #10
 800cb78:	e011      	b.n	800cb9e <_printf_i+0xfa>
 800cb7a:	6821      	ldr	r1, [r4, #0]
 800cb7c:	6833      	ldr	r3, [r6, #0]
 800cb7e:	0608      	lsls	r0, r1, #24
 800cb80:	f853 5b04 	ldr.w	r5, [r3], #4
 800cb84:	d402      	bmi.n	800cb8c <_printf_i+0xe8>
 800cb86:	0649      	lsls	r1, r1, #25
 800cb88:	bf48      	it	mi
 800cb8a:	b2ad      	uxthmi	r5, r5
 800cb8c:	2f6f      	cmp	r7, #111	@ 0x6f
 800cb8e:	6033      	str	r3, [r6, #0]
 800cb90:	4851      	ldr	r0, [pc, #324]	@ (800ccd8 <_printf_i+0x234>)
 800cb92:	bf14      	ite	ne
 800cb94:	230a      	movne	r3, #10
 800cb96:	2308      	moveq	r3, #8
 800cb98:	2100      	movs	r1, #0
 800cb9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cb9e:	6866      	ldr	r6, [r4, #4]
 800cba0:	2e00      	cmp	r6, #0
 800cba2:	60a6      	str	r6, [r4, #8]
 800cba4:	db05      	blt.n	800cbb2 <_printf_i+0x10e>
 800cba6:	6821      	ldr	r1, [r4, #0]
 800cba8:	432e      	orrs	r6, r5
 800cbaa:	f021 0104 	bic.w	r1, r1, #4
 800cbae:	6021      	str	r1, [r4, #0]
 800cbb0:	d04b      	beq.n	800cc4a <_printf_i+0x1a6>
 800cbb2:	4616      	mov	r6, r2
 800cbb4:	fbb5 f1f3 	udiv	r1, r5, r3
 800cbb8:	fb03 5711 	mls	r7, r3, r1, r5
 800cbbc:	5dc7      	ldrb	r7, [r0, r7]
 800cbbe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cbc2:	462f      	mov	r7, r5
 800cbc4:	460d      	mov	r5, r1
 800cbc6:	42bb      	cmp	r3, r7
 800cbc8:	d9f4      	bls.n	800cbb4 <_printf_i+0x110>
 800cbca:	2b08      	cmp	r3, #8
 800cbcc:	d10b      	bne.n	800cbe6 <_printf_i+0x142>
 800cbce:	6823      	ldr	r3, [r4, #0]
 800cbd0:	07df      	lsls	r7, r3, #31
 800cbd2:	d508      	bpl.n	800cbe6 <_printf_i+0x142>
 800cbd4:	6923      	ldr	r3, [r4, #16]
 800cbd6:	6861      	ldr	r1, [r4, #4]
 800cbd8:	4299      	cmp	r1, r3
 800cbda:	bfde      	ittt	le
 800cbdc:	2330      	movle	r3, #48	@ 0x30
 800cbde:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cbe2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800cbe6:	1b92      	subs	r2, r2, r6
 800cbe8:	6122      	str	r2, [r4, #16]
 800cbea:	464b      	mov	r3, r9
 800cbec:	aa03      	add	r2, sp, #12
 800cbee:	4621      	mov	r1, r4
 800cbf0:	4640      	mov	r0, r8
 800cbf2:	f8cd a000 	str.w	sl, [sp]
 800cbf6:	f7ff fee3 	bl	800c9c0 <_printf_common>
 800cbfa:	3001      	adds	r0, #1
 800cbfc:	d14a      	bne.n	800cc94 <_printf_i+0x1f0>
 800cbfe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc02:	b004      	add	sp, #16
 800cc04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc08:	6823      	ldr	r3, [r4, #0]
 800cc0a:	f043 0320 	orr.w	r3, r3, #32
 800cc0e:	6023      	str	r3, [r4, #0]
 800cc10:	2778      	movs	r7, #120	@ 0x78
 800cc12:	4832      	ldr	r0, [pc, #200]	@ (800ccdc <_printf_i+0x238>)
 800cc14:	6823      	ldr	r3, [r4, #0]
 800cc16:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cc1a:	061f      	lsls	r7, r3, #24
 800cc1c:	6831      	ldr	r1, [r6, #0]
 800cc1e:	f851 5b04 	ldr.w	r5, [r1], #4
 800cc22:	d402      	bmi.n	800cc2a <_printf_i+0x186>
 800cc24:	065f      	lsls	r7, r3, #25
 800cc26:	bf48      	it	mi
 800cc28:	b2ad      	uxthmi	r5, r5
 800cc2a:	6031      	str	r1, [r6, #0]
 800cc2c:	07d9      	lsls	r1, r3, #31
 800cc2e:	bf44      	itt	mi
 800cc30:	f043 0320 	orrmi.w	r3, r3, #32
 800cc34:	6023      	strmi	r3, [r4, #0]
 800cc36:	b11d      	cbz	r5, 800cc40 <_printf_i+0x19c>
 800cc38:	2310      	movs	r3, #16
 800cc3a:	e7ad      	b.n	800cb98 <_printf_i+0xf4>
 800cc3c:	4826      	ldr	r0, [pc, #152]	@ (800ccd8 <_printf_i+0x234>)
 800cc3e:	e7e9      	b.n	800cc14 <_printf_i+0x170>
 800cc40:	6823      	ldr	r3, [r4, #0]
 800cc42:	f023 0320 	bic.w	r3, r3, #32
 800cc46:	6023      	str	r3, [r4, #0]
 800cc48:	e7f6      	b.n	800cc38 <_printf_i+0x194>
 800cc4a:	4616      	mov	r6, r2
 800cc4c:	e7bd      	b.n	800cbca <_printf_i+0x126>
 800cc4e:	6833      	ldr	r3, [r6, #0]
 800cc50:	6825      	ldr	r5, [r4, #0]
 800cc52:	1d18      	adds	r0, r3, #4
 800cc54:	6961      	ldr	r1, [r4, #20]
 800cc56:	6030      	str	r0, [r6, #0]
 800cc58:	062e      	lsls	r6, r5, #24
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	d501      	bpl.n	800cc62 <_printf_i+0x1be>
 800cc5e:	6019      	str	r1, [r3, #0]
 800cc60:	e002      	b.n	800cc68 <_printf_i+0x1c4>
 800cc62:	0668      	lsls	r0, r5, #25
 800cc64:	d5fb      	bpl.n	800cc5e <_printf_i+0x1ba>
 800cc66:	8019      	strh	r1, [r3, #0]
 800cc68:	2300      	movs	r3, #0
 800cc6a:	4616      	mov	r6, r2
 800cc6c:	6123      	str	r3, [r4, #16]
 800cc6e:	e7bc      	b.n	800cbea <_printf_i+0x146>
 800cc70:	6833      	ldr	r3, [r6, #0]
 800cc72:	2100      	movs	r1, #0
 800cc74:	1d1a      	adds	r2, r3, #4
 800cc76:	6032      	str	r2, [r6, #0]
 800cc78:	681e      	ldr	r6, [r3, #0]
 800cc7a:	6862      	ldr	r2, [r4, #4]
 800cc7c:	4630      	mov	r0, r6
 800cc7e:	f000 fa0c 	bl	800d09a <memchr>
 800cc82:	b108      	cbz	r0, 800cc88 <_printf_i+0x1e4>
 800cc84:	1b80      	subs	r0, r0, r6
 800cc86:	6060      	str	r0, [r4, #4]
 800cc88:	6863      	ldr	r3, [r4, #4]
 800cc8a:	6123      	str	r3, [r4, #16]
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc92:	e7aa      	b.n	800cbea <_printf_i+0x146>
 800cc94:	6923      	ldr	r3, [r4, #16]
 800cc96:	4632      	mov	r2, r6
 800cc98:	4649      	mov	r1, r9
 800cc9a:	4640      	mov	r0, r8
 800cc9c:	47d0      	blx	sl
 800cc9e:	3001      	adds	r0, #1
 800cca0:	d0ad      	beq.n	800cbfe <_printf_i+0x15a>
 800cca2:	6823      	ldr	r3, [r4, #0]
 800cca4:	079b      	lsls	r3, r3, #30
 800cca6:	d413      	bmi.n	800ccd0 <_printf_i+0x22c>
 800cca8:	68e0      	ldr	r0, [r4, #12]
 800ccaa:	9b03      	ldr	r3, [sp, #12]
 800ccac:	4298      	cmp	r0, r3
 800ccae:	bfb8      	it	lt
 800ccb0:	4618      	movlt	r0, r3
 800ccb2:	e7a6      	b.n	800cc02 <_printf_i+0x15e>
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	4632      	mov	r2, r6
 800ccb8:	4649      	mov	r1, r9
 800ccba:	4640      	mov	r0, r8
 800ccbc:	47d0      	blx	sl
 800ccbe:	3001      	adds	r0, #1
 800ccc0:	d09d      	beq.n	800cbfe <_printf_i+0x15a>
 800ccc2:	3501      	adds	r5, #1
 800ccc4:	68e3      	ldr	r3, [r4, #12]
 800ccc6:	9903      	ldr	r1, [sp, #12]
 800ccc8:	1a5b      	subs	r3, r3, r1
 800ccca:	42ab      	cmp	r3, r5
 800cccc:	dcf2      	bgt.n	800ccb4 <_printf_i+0x210>
 800ccce:	e7eb      	b.n	800cca8 <_printf_i+0x204>
 800ccd0:	2500      	movs	r5, #0
 800ccd2:	f104 0619 	add.w	r6, r4, #25
 800ccd6:	e7f5      	b.n	800ccc4 <_printf_i+0x220>
 800ccd8:	0800f47e 	.word	0x0800f47e
 800ccdc:	0800f48f 	.word	0x0800f48f

0800cce0 <std>:
 800cce0:	2300      	movs	r3, #0
 800cce2:	b510      	push	{r4, lr}
 800cce4:	4604      	mov	r4, r0
 800cce6:	6083      	str	r3, [r0, #8]
 800cce8:	8181      	strh	r1, [r0, #12]
 800ccea:	4619      	mov	r1, r3
 800ccec:	6643      	str	r3, [r0, #100]	@ 0x64
 800ccee:	81c2      	strh	r2, [r0, #14]
 800ccf0:	2208      	movs	r2, #8
 800ccf2:	6183      	str	r3, [r0, #24]
 800ccf4:	e9c0 3300 	strd	r3, r3, [r0]
 800ccf8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ccfc:	305c      	adds	r0, #92	@ 0x5c
 800ccfe:	f000 f94c 	bl	800cf9a <memset>
 800cd02:	4b0d      	ldr	r3, [pc, #52]	@ (800cd38 <std+0x58>)
 800cd04:	6224      	str	r4, [r4, #32]
 800cd06:	6263      	str	r3, [r4, #36]	@ 0x24
 800cd08:	4b0c      	ldr	r3, [pc, #48]	@ (800cd3c <std+0x5c>)
 800cd0a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cd0c:	4b0c      	ldr	r3, [pc, #48]	@ (800cd40 <std+0x60>)
 800cd0e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cd10:	4b0c      	ldr	r3, [pc, #48]	@ (800cd44 <std+0x64>)
 800cd12:	6323      	str	r3, [r4, #48]	@ 0x30
 800cd14:	4b0c      	ldr	r3, [pc, #48]	@ (800cd48 <std+0x68>)
 800cd16:	429c      	cmp	r4, r3
 800cd18:	d006      	beq.n	800cd28 <std+0x48>
 800cd1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cd1e:	4294      	cmp	r4, r2
 800cd20:	d002      	beq.n	800cd28 <std+0x48>
 800cd22:	33d0      	adds	r3, #208	@ 0xd0
 800cd24:	429c      	cmp	r4, r3
 800cd26:	d105      	bne.n	800cd34 <std+0x54>
 800cd28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cd2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd30:	f000 b9b0 	b.w	800d094 <__retarget_lock_init_recursive>
 800cd34:	bd10      	pop	{r4, pc}
 800cd36:	bf00      	nop
 800cd38:	0800cf15 	.word	0x0800cf15
 800cd3c:	0800cf37 	.word	0x0800cf37
 800cd40:	0800cf6f 	.word	0x0800cf6f
 800cd44:	0800cf93 	.word	0x0800cf93
 800cd48:	20002af4 	.word	0x20002af4

0800cd4c <stdio_exit_handler>:
 800cd4c:	4a02      	ldr	r2, [pc, #8]	@ (800cd58 <stdio_exit_handler+0xc>)
 800cd4e:	4903      	ldr	r1, [pc, #12]	@ (800cd5c <stdio_exit_handler+0x10>)
 800cd50:	4803      	ldr	r0, [pc, #12]	@ (800cd60 <stdio_exit_handler+0x14>)
 800cd52:	f000 b869 	b.w	800ce28 <_fwalk_sglue>
 800cd56:	bf00      	nop
 800cd58:	20000010 	.word	0x20000010
 800cd5c:	0800ea51 	.word	0x0800ea51
 800cd60:	20000020 	.word	0x20000020

0800cd64 <cleanup_stdio>:
 800cd64:	6841      	ldr	r1, [r0, #4]
 800cd66:	4b0c      	ldr	r3, [pc, #48]	@ (800cd98 <cleanup_stdio+0x34>)
 800cd68:	4299      	cmp	r1, r3
 800cd6a:	b510      	push	{r4, lr}
 800cd6c:	4604      	mov	r4, r0
 800cd6e:	d001      	beq.n	800cd74 <cleanup_stdio+0x10>
 800cd70:	f001 fe6e 	bl	800ea50 <_fflush_r>
 800cd74:	68a1      	ldr	r1, [r4, #8]
 800cd76:	4b09      	ldr	r3, [pc, #36]	@ (800cd9c <cleanup_stdio+0x38>)
 800cd78:	4299      	cmp	r1, r3
 800cd7a:	d002      	beq.n	800cd82 <cleanup_stdio+0x1e>
 800cd7c:	4620      	mov	r0, r4
 800cd7e:	f001 fe67 	bl	800ea50 <_fflush_r>
 800cd82:	68e1      	ldr	r1, [r4, #12]
 800cd84:	4b06      	ldr	r3, [pc, #24]	@ (800cda0 <cleanup_stdio+0x3c>)
 800cd86:	4299      	cmp	r1, r3
 800cd88:	d004      	beq.n	800cd94 <cleanup_stdio+0x30>
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd90:	f001 be5e 	b.w	800ea50 <_fflush_r>
 800cd94:	bd10      	pop	{r4, pc}
 800cd96:	bf00      	nop
 800cd98:	20002af4 	.word	0x20002af4
 800cd9c:	20002b5c 	.word	0x20002b5c
 800cda0:	20002bc4 	.word	0x20002bc4

0800cda4 <global_stdio_init.part.0>:
 800cda4:	b510      	push	{r4, lr}
 800cda6:	4b0b      	ldr	r3, [pc, #44]	@ (800cdd4 <global_stdio_init.part.0+0x30>)
 800cda8:	2104      	movs	r1, #4
 800cdaa:	4c0b      	ldr	r4, [pc, #44]	@ (800cdd8 <global_stdio_init.part.0+0x34>)
 800cdac:	4a0b      	ldr	r2, [pc, #44]	@ (800cddc <global_stdio_init.part.0+0x38>)
 800cdae:	4620      	mov	r0, r4
 800cdb0:	601a      	str	r2, [r3, #0]
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	f7ff ff94 	bl	800cce0 <std>
 800cdb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	2109      	movs	r1, #9
 800cdc0:	f7ff ff8e 	bl	800cce0 <std>
 800cdc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cdc8:	2202      	movs	r2, #2
 800cdca:	2112      	movs	r1, #18
 800cdcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cdd0:	f7ff bf86 	b.w	800cce0 <std>
 800cdd4:	20002c2c 	.word	0x20002c2c
 800cdd8:	20002af4 	.word	0x20002af4
 800cddc:	0800cd4d 	.word	0x0800cd4d

0800cde0 <__sfp_lock_acquire>:
 800cde0:	4801      	ldr	r0, [pc, #4]	@ (800cde8 <__sfp_lock_acquire+0x8>)
 800cde2:	f000 b958 	b.w	800d096 <__retarget_lock_acquire_recursive>
 800cde6:	bf00      	nop
 800cde8:	20002c35 	.word	0x20002c35

0800cdec <__sfp_lock_release>:
 800cdec:	4801      	ldr	r0, [pc, #4]	@ (800cdf4 <__sfp_lock_release+0x8>)
 800cdee:	f000 b953 	b.w	800d098 <__retarget_lock_release_recursive>
 800cdf2:	bf00      	nop
 800cdf4:	20002c35 	.word	0x20002c35

0800cdf8 <__sinit>:
 800cdf8:	b510      	push	{r4, lr}
 800cdfa:	4604      	mov	r4, r0
 800cdfc:	f7ff fff0 	bl	800cde0 <__sfp_lock_acquire>
 800ce00:	6a23      	ldr	r3, [r4, #32]
 800ce02:	b11b      	cbz	r3, 800ce0c <__sinit+0x14>
 800ce04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce08:	f7ff bff0 	b.w	800cdec <__sfp_lock_release>
 800ce0c:	4b04      	ldr	r3, [pc, #16]	@ (800ce20 <__sinit+0x28>)
 800ce0e:	6223      	str	r3, [r4, #32]
 800ce10:	4b04      	ldr	r3, [pc, #16]	@ (800ce24 <__sinit+0x2c>)
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d1f5      	bne.n	800ce04 <__sinit+0xc>
 800ce18:	f7ff ffc4 	bl	800cda4 <global_stdio_init.part.0>
 800ce1c:	e7f2      	b.n	800ce04 <__sinit+0xc>
 800ce1e:	bf00      	nop
 800ce20:	0800cd65 	.word	0x0800cd65
 800ce24:	20002c2c 	.word	0x20002c2c

0800ce28 <_fwalk_sglue>:
 800ce28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce2c:	4607      	mov	r7, r0
 800ce2e:	4688      	mov	r8, r1
 800ce30:	4614      	mov	r4, r2
 800ce32:	2600      	movs	r6, #0
 800ce34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ce38:	f1b9 0901 	subs.w	r9, r9, #1
 800ce3c:	d505      	bpl.n	800ce4a <_fwalk_sglue+0x22>
 800ce3e:	6824      	ldr	r4, [r4, #0]
 800ce40:	2c00      	cmp	r4, #0
 800ce42:	d1f7      	bne.n	800ce34 <_fwalk_sglue+0xc>
 800ce44:	4630      	mov	r0, r6
 800ce46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce4a:	89ab      	ldrh	r3, [r5, #12]
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	d907      	bls.n	800ce60 <_fwalk_sglue+0x38>
 800ce50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ce54:	3301      	adds	r3, #1
 800ce56:	d003      	beq.n	800ce60 <_fwalk_sglue+0x38>
 800ce58:	4629      	mov	r1, r5
 800ce5a:	4638      	mov	r0, r7
 800ce5c:	47c0      	blx	r8
 800ce5e:	4306      	orrs	r6, r0
 800ce60:	3568      	adds	r5, #104	@ 0x68
 800ce62:	e7e9      	b.n	800ce38 <_fwalk_sglue+0x10>

0800ce64 <sniprintf>:
 800ce64:	b40c      	push	{r2, r3}
 800ce66:	4b19      	ldr	r3, [pc, #100]	@ (800cecc <sniprintf+0x68>)
 800ce68:	b530      	push	{r4, r5, lr}
 800ce6a:	1e0c      	subs	r4, r1, #0
 800ce6c:	b09d      	sub	sp, #116	@ 0x74
 800ce6e:	681d      	ldr	r5, [r3, #0]
 800ce70:	da08      	bge.n	800ce84 <sniprintf+0x20>
 800ce72:	238b      	movs	r3, #139	@ 0x8b
 800ce74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce78:	602b      	str	r3, [r5, #0]
 800ce7a:	b01d      	add	sp, #116	@ 0x74
 800ce7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ce80:	b002      	add	sp, #8
 800ce82:	4770      	bx	lr
 800ce84:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ce88:	9002      	str	r0, [sp, #8]
 800ce8a:	9006      	str	r0, [sp, #24]
 800ce8c:	a902      	add	r1, sp, #8
 800ce8e:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ce92:	f04f 0300 	mov.w	r3, #0
 800ce96:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ce98:	4628      	mov	r0, r5
 800ce9a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ce9c:	bf14      	ite	ne
 800ce9e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800cea2:	4623      	moveq	r3, r4
 800cea4:	9304      	str	r3, [sp, #16]
 800cea6:	9307      	str	r3, [sp, #28]
 800cea8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ceac:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ceb0:	ab21      	add	r3, sp, #132	@ 0x84
 800ceb2:	9301      	str	r3, [sp, #4]
 800ceb4:	f001 fc4c 	bl	800e750 <_svfiprintf_r>
 800ceb8:	1c43      	adds	r3, r0, #1
 800ceba:	bfbc      	itt	lt
 800cebc:	238b      	movlt	r3, #139	@ 0x8b
 800cebe:	602b      	strlt	r3, [r5, #0]
 800cec0:	2c00      	cmp	r4, #0
 800cec2:	d0da      	beq.n	800ce7a <sniprintf+0x16>
 800cec4:	9b02      	ldr	r3, [sp, #8]
 800cec6:	2200      	movs	r2, #0
 800cec8:	701a      	strb	r2, [r3, #0]
 800ceca:	e7d6      	b.n	800ce7a <sniprintf+0x16>
 800cecc:	2000001c 	.word	0x2000001c

0800ced0 <siprintf>:
 800ced0:	b40e      	push	{r1, r2, r3}
 800ced2:	b510      	push	{r4, lr}
 800ced4:	b09d      	sub	sp, #116	@ 0x74
 800ced6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ceda:	2400      	movs	r4, #0
 800cedc:	ab1f      	add	r3, sp, #124	@ 0x7c
 800cede:	9002      	str	r0, [sp, #8]
 800cee0:	9006      	str	r0, [sp, #24]
 800cee2:	9107      	str	r1, [sp, #28]
 800cee4:	9104      	str	r1, [sp, #16]
 800cee6:	4809      	ldr	r0, [pc, #36]	@ (800cf0c <siprintf+0x3c>)
 800cee8:	4909      	ldr	r1, [pc, #36]	@ (800cf10 <siprintf+0x40>)
 800ceea:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceee:	9105      	str	r1, [sp, #20]
 800cef0:	a902      	add	r1, sp, #8
 800cef2:	6800      	ldr	r0, [r0, #0]
 800cef4:	9301      	str	r3, [sp, #4]
 800cef6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800cef8:	f001 fc2a 	bl	800e750 <_svfiprintf_r>
 800cefc:	9b02      	ldr	r3, [sp, #8]
 800cefe:	701c      	strb	r4, [r3, #0]
 800cf00:	b01d      	add	sp, #116	@ 0x74
 800cf02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf06:	b003      	add	sp, #12
 800cf08:	4770      	bx	lr
 800cf0a:	bf00      	nop
 800cf0c:	2000001c 	.word	0x2000001c
 800cf10:	ffff0208 	.word	0xffff0208

0800cf14 <__sread>:
 800cf14:	b510      	push	{r4, lr}
 800cf16:	460c      	mov	r4, r1
 800cf18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf1c:	f000 f86c 	bl	800cff8 <_read_r>
 800cf20:	2800      	cmp	r0, #0
 800cf22:	bfab      	itete	ge
 800cf24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cf26:	89a3      	ldrhlt	r3, [r4, #12]
 800cf28:	181b      	addge	r3, r3, r0
 800cf2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cf2e:	bfac      	ite	ge
 800cf30:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cf32:	81a3      	strhlt	r3, [r4, #12]
 800cf34:	bd10      	pop	{r4, pc}

0800cf36 <__swrite>:
 800cf36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf3a:	461f      	mov	r7, r3
 800cf3c:	898b      	ldrh	r3, [r1, #12]
 800cf3e:	4605      	mov	r5, r0
 800cf40:	460c      	mov	r4, r1
 800cf42:	05db      	lsls	r3, r3, #23
 800cf44:	4616      	mov	r6, r2
 800cf46:	d505      	bpl.n	800cf54 <__swrite+0x1e>
 800cf48:	2302      	movs	r3, #2
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf50:	f000 f840 	bl	800cfd4 <_lseek_r>
 800cf54:	89a3      	ldrh	r3, [r4, #12]
 800cf56:	4632      	mov	r2, r6
 800cf58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf5c:	4628      	mov	r0, r5
 800cf5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cf62:	81a3      	strh	r3, [r4, #12]
 800cf64:	463b      	mov	r3, r7
 800cf66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf6a:	f000 b857 	b.w	800d01c <_write_r>

0800cf6e <__sseek>:
 800cf6e:	b510      	push	{r4, lr}
 800cf70:	460c      	mov	r4, r1
 800cf72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf76:	f000 f82d 	bl	800cfd4 <_lseek_r>
 800cf7a:	1c43      	adds	r3, r0, #1
 800cf7c:	89a3      	ldrh	r3, [r4, #12]
 800cf7e:	bf15      	itete	ne
 800cf80:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cf82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cf86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cf8a:	81a3      	strheq	r3, [r4, #12]
 800cf8c:	bf18      	it	ne
 800cf8e:	81a3      	strhne	r3, [r4, #12]
 800cf90:	bd10      	pop	{r4, pc}

0800cf92 <__sclose>:
 800cf92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf96:	f000 b80d 	b.w	800cfb4 <_close_r>

0800cf9a <memset>:
 800cf9a:	4402      	add	r2, r0
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	4293      	cmp	r3, r2
 800cfa0:	d100      	bne.n	800cfa4 <memset+0xa>
 800cfa2:	4770      	bx	lr
 800cfa4:	f803 1b01 	strb.w	r1, [r3], #1
 800cfa8:	e7f9      	b.n	800cf9e <memset+0x4>
	...

0800cfac <_localeconv_r>:
 800cfac:	4800      	ldr	r0, [pc, #0]	@ (800cfb0 <_localeconv_r+0x4>)
 800cfae:	4770      	bx	lr
 800cfb0:	2000015c 	.word	0x2000015c

0800cfb4 <_close_r>:
 800cfb4:	b538      	push	{r3, r4, r5, lr}
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	4d05      	ldr	r5, [pc, #20]	@ (800cfd0 <_close_r+0x1c>)
 800cfba:	4604      	mov	r4, r0
 800cfbc:	4608      	mov	r0, r1
 800cfbe:	602b      	str	r3, [r5, #0]
 800cfc0:	f7f5 fa0a 	bl	80023d8 <_close>
 800cfc4:	1c43      	adds	r3, r0, #1
 800cfc6:	d102      	bne.n	800cfce <_close_r+0x1a>
 800cfc8:	682b      	ldr	r3, [r5, #0]
 800cfca:	b103      	cbz	r3, 800cfce <_close_r+0x1a>
 800cfcc:	6023      	str	r3, [r4, #0]
 800cfce:	bd38      	pop	{r3, r4, r5, pc}
 800cfd0:	20002c30 	.word	0x20002c30

0800cfd4 <_lseek_r>:
 800cfd4:	b538      	push	{r3, r4, r5, lr}
 800cfd6:	4604      	mov	r4, r0
 800cfd8:	4d06      	ldr	r5, [pc, #24]	@ (800cff4 <_lseek_r+0x20>)
 800cfda:	4608      	mov	r0, r1
 800cfdc:	4611      	mov	r1, r2
 800cfde:	2200      	movs	r2, #0
 800cfe0:	602a      	str	r2, [r5, #0]
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	f7f5 fa1f 	bl	8002426 <_lseek>
 800cfe8:	1c43      	adds	r3, r0, #1
 800cfea:	d102      	bne.n	800cff2 <_lseek_r+0x1e>
 800cfec:	682b      	ldr	r3, [r5, #0]
 800cfee:	b103      	cbz	r3, 800cff2 <_lseek_r+0x1e>
 800cff0:	6023      	str	r3, [r4, #0]
 800cff2:	bd38      	pop	{r3, r4, r5, pc}
 800cff4:	20002c30 	.word	0x20002c30

0800cff8 <_read_r>:
 800cff8:	b538      	push	{r3, r4, r5, lr}
 800cffa:	4604      	mov	r4, r0
 800cffc:	4d06      	ldr	r5, [pc, #24]	@ (800d018 <_read_r+0x20>)
 800cffe:	4608      	mov	r0, r1
 800d000:	4611      	mov	r1, r2
 800d002:	2200      	movs	r2, #0
 800d004:	602a      	str	r2, [r5, #0]
 800d006:	461a      	mov	r2, r3
 800d008:	f7f5 f9ad 	bl	8002366 <_read>
 800d00c:	1c43      	adds	r3, r0, #1
 800d00e:	d102      	bne.n	800d016 <_read_r+0x1e>
 800d010:	682b      	ldr	r3, [r5, #0]
 800d012:	b103      	cbz	r3, 800d016 <_read_r+0x1e>
 800d014:	6023      	str	r3, [r4, #0]
 800d016:	bd38      	pop	{r3, r4, r5, pc}
 800d018:	20002c30 	.word	0x20002c30

0800d01c <_write_r>:
 800d01c:	b538      	push	{r3, r4, r5, lr}
 800d01e:	4604      	mov	r4, r0
 800d020:	4d06      	ldr	r5, [pc, #24]	@ (800d03c <_write_r+0x20>)
 800d022:	4608      	mov	r0, r1
 800d024:	4611      	mov	r1, r2
 800d026:	2200      	movs	r2, #0
 800d028:	602a      	str	r2, [r5, #0]
 800d02a:	461a      	mov	r2, r3
 800d02c:	f7f5 f9b8 	bl	80023a0 <_write>
 800d030:	1c43      	adds	r3, r0, #1
 800d032:	d102      	bne.n	800d03a <_write_r+0x1e>
 800d034:	682b      	ldr	r3, [r5, #0]
 800d036:	b103      	cbz	r3, 800d03a <_write_r+0x1e>
 800d038:	6023      	str	r3, [r4, #0]
 800d03a:	bd38      	pop	{r3, r4, r5, pc}
 800d03c:	20002c30 	.word	0x20002c30

0800d040 <__errno>:
 800d040:	4b01      	ldr	r3, [pc, #4]	@ (800d048 <__errno+0x8>)
 800d042:	6818      	ldr	r0, [r3, #0]
 800d044:	4770      	bx	lr
 800d046:	bf00      	nop
 800d048:	2000001c 	.word	0x2000001c

0800d04c <__libc_init_array>:
 800d04c:	b570      	push	{r4, r5, r6, lr}
 800d04e:	4d0d      	ldr	r5, [pc, #52]	@ (800d084 <__libc_init_array+0x38>)
 800d050:	2600      	movs	r6, #0
 800d052:	4c0d      	ldr	r4, [pc, #52]	@ (800d088 <__libc_init_array+0x3c>)
 800d054:	1b64      	subs	r4, r4, r5
 800d056:	10a4      	asrs	r4, r4, #2
 800d058:	42a6      	cmp	r6, r4
 800d05a:	d109      	bne.n	800d070 <__libc_init_array+0x24>
 800d05c:	4d0b      	ldr	r5, [pc, #44]	@ (800d08c <__libc_init_array+0x40>)
 800d05e:	2600      	movs	r6, #0
 800d060:	4c0b      	ldr	r4, [pc, #44]	@ (800d090 <__libc_init_array+0x44>)
 800d062:	f002 f885 	bl	800f170 <_init>
 800d066:	1b64      	subs	r4, r4, r5
 800d068:	10a4      	asrs	r4, r4, #2
 800d06a:	42a6      	cmp	r6, r4
 800d06c:	d105      	bne.n	800d07a <__libc_init_array+0x2e>
 800d06e:	bd70      	pop	{r4, r5, r6, pc}
 800d070:	f855 3b04 	ldr.w	r3, [r5], #4
 800d074:	3601      	adds	r6, #1
 800d076:	4798      	blx	r3
 800d078:	e7ee      	b.n	800d058 <__libc_init_array+0xc>
 800d07a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d07e:	3601      	adds	r6, #1
 800d080:	4798      	blx	r3
 800d082:	e7f2      	b.n	800d06a <__libc_init_array+0x1e>
 800d084:	0800f7ec 	.word	0x0800f7ec
 800d088:	0800f7ec 	.word	0x0800f7ec
 800d08c:	0800f7ec 	.word	0x0800f7ec
 800d090:	0800f7f0 	.word	0x0800f7f0

0800d094 <__retarget_lock_init_recursive>:
 800d094:	4770      	bx	lr

0800d096 <__retarget_lock_acquire_recursive>:
 800d096:	4770      	bx	lr

0800d098 <__retarget_lock_release_recursive>:
 800d098:	4770      	bx	lr

0800d09a <memchr>:
 800d09a:	b2c9      	uxtb	r1, r1
 800d09c:	4603      	mov	r3, r0
 800d09e:	4402      	add	r2, r0
 800d0a0:	b510      	push	{r4, lr}
 800d0a2:	4293      	cmp	r3, r2
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	d101      	bne.n	800d0ac <memchr+0x12>
 800d0a8:	2000      	movs	r0, #0
 800d0aa:	e003      	b.n	800d0b4 <memchr+0x1a>
 800d0ac:	7804      	ldrb	r4, [r0, #0]
 800d0ae:	3301      	adds	r3, #1
 800d0b0:	428c      	cmp	r4, r1
 800d0b2:	d1f6      	bne.n	800d0a2 <memchr+0x8>
 800d0b4:	bd10      	pop	{r4, pc}

0800d0b6 <memcpy>:
 800d0b6:	440a      	add	r2, r1
 800d0b8:	1e43      	subs	r3, r0, #1
 800d0ba:	4291      	cmp	r1, r2
 800d0bc:	d100      	bne.n	800d0c0 <memcpy+0xa>
 800d0be:	4770      	bx	lr
 800d0c0:	b510      	push	{r4, lr}
 800d0c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d0c6:	4291      	cmp	r1, r2
 800d0c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d0cc:	d1f9      	bne.n	800d0c2 <memcpy+0xc>
 800d0ce:	bd10      	pop	{r4, pc}

0800d0d0 <quorem>:
 800d0d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0d4:	6903      	ldr	r3, [r0, #16]
 800d0d6:	4607      	mov	r7, r0
 800d0d8:	690c      	ldr	r4, [r1, #16]
 800d0da:	42a3      	cmp	r3, r4
 800d0dc:	f2c0 8083 	blt.w	800d1e6 <quorem+0x116>
 800d0e0:	3c01      	subs	r4, #1
 800d0e2:	f100 0514 	add.w	r5, r0, #20
 800d0e6:	f101 0814 	add.w	r8, r1, #20
 800d0ea:	00a3      	lsls	r3, r4, #2
 800d0ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d0f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d0f4:	9300      	str	r3, [sp, #0]
 800d0f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d0fa:	9301      	str	r3, [sp, #4]
 800d0fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d100:	3301      	adds	r3, #1
 800d102:	429a      	cmp	r2, r3
 800d104:	fbb2 f6f3 	udiv	r6, r2, r3
 800d108:	d331      	bcc.n	800d16e <quorem+0x9e>
 800d10a:	f04f 0a00 	mov.w	sl, #0
 800d10e:	46c4      	mov	ip, r8
 800d110:	46ae      	mov	lr, r5
 800d112:	46d3      	mov	fp, sl
 800d114:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d118:	b298      	uxth	r0, r3
 800d11a:	45e1      	cmp	r9, ip
 800d11c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d120:	fb06 a000 	mla	r0, r6, r0, sl
 800d124:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d128:	b280      	uxth	r0, r0
 800d12a:	fb06 2303 	mla	r3, r6, r3, r2
 800d12e:	f8de 2000 	ldr.w	r2, [lr]
 800d132:	b292      	uxth	r2, r2
 800d134:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d138:	eba2 0200 	sub.w	r2, r2, r0
 800d13c:	b29b      	uxth	r3, r3
 800d13e:	f8de 0000 	ldr.w	r0, [lr]
 800d142:	445a      	add	r2, fp
 800d144:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d148:	b292      	uxth	r2, r2
 800d14a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d14e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d152:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d156:	f84e 2b04 	str.w	r2, [lr], #4
 800d15a:	d2db      	bcs.n	800d114 <quorem+0x44>
 800d15c:	9b00      	ldr	r3, [sp, #0]
 800d15e:	58eb      	ldr	r3, [r5, r3]
 800d160:	b92b      	cbnz	r3, 800d16e <quorem+0x9e>
 800d162:	9b01      	ldr	r3, [sp, #4]
 800d164:	3b04      	subs	r3, #4
 800d166:	429d      	cmp	r5, r3
 800d168:	461a      	mov	r2, r3
 800d16a:	d330      	bcc.n	800d1ce <quorem+0xfe>
 800d16c:	613c      	str	r4, [r7, #16]
 800d16e:	4638      	mov	r0, r7
 800d170:	f001 f986 	bl	800e480 <__mcmp>
 800d174:	2800      	cmp	r0, #0
 800d176:	db26      	blt.n	800d1c6 <quorem+0xf6>
 800d178:	4629      	mov	r1, r5
 800d17a:	2000      	movs	r0, #0
 800d17c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d180:	f8d1 c000 	ldr.w	ip, [r1]
 800d184:	fa1f fe82 	uxth.w	lr, r2
 800d188:	45c1      	cmp	r9, r8
 800d18a:	fa1f f38c 	uxth.w	r3, ip
 800d18e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d192:	eba3 030e 	sub.w	r3, r3, lr
 800d196:	4403      	add	r3, r0
 800d198:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d19c:	b29b      	uxth	r3, r3
 800d19e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d1a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1a6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d1aa:	f841 3b04 	str.w	r3, [r1], #4
 800d1ae:	d2e5      	bcs.n	800d17c <quorem+0xac>
 800d1b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d1b8:	b922      	cbnz	r2, 800d1c4 <quorem+0xf4>
 800d1ba:	3b04      	subs	r3, #4
 800d1bc:	429d      	cmp	r5, r3
 800d1be:	461a      	mov	r2, r3
 800d1c0:	d30b      	bcc.n	800d1da <quorem+0x10a>
 800d1c2:	613c      	str	r4, [r7, #16]
 800d1c4:	3601      	adds	r6, #1
 800d1c6:	4630      	mov	r0, r6
 800d1c8:	b003      	add	sp, #12
 800d1ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ce:	6812      	ldr	r2, [r2, #0]
 800d1d0:	3b04      	subs	r3, #4
 800d1d2:	2a00      	cmp	r2, #0
 800d1d4:	d1ca      	bne.n	800d16c <quorem+0x9c>
 800d1d6:	3c01      	subs	r4, #1
 800d1d8:	e7c5      	b.n	800d166 <quorem+0x96>
 800d1da:	6812      	ldr	r2, [r2, #0]
 800d1dc:	3b04      	subs	r3, #4
 800d1de:	2a00      	cmp	r2, #0
 800d1e0:	d1ef      	bne.n	800d1c2 <quorem+0xf2>
 800d1e2:	3c01      	subs	r4, #1
 800d1e4:	e7ea      	b.n	800d1bc <quorem+0xec>
 800d1e6:	2000      	movs	r0, #0
 800d1e8:	e7ee      	b.n	800d1c8 <quorem+0xf8>
 800d1ea:	0000      	movs	r0, r0
 800d1ec:	0000      	movs	r0, r0
	...

0800d1f0 <_dtoa_r>:
 800d1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f4:	69c7      	ldr	r7, [r0, #28]
 800d1f6:	b097      	sub	sp, #92	@ 0x5c
 800d1f8:	4681      	mov	r9, r0
 800d1fa:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d1fc:	9107      	str	r1, [sp, #28]
 800d1fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800d200:	9311      	str	r3, [sp, #68]	@ 0x44
 800d202:	ec55 4b10 	vmov	r4, r5, d0
 800d206:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d20a:	b97f      	cbnz	r7, 800d22c <_dtoa_r+0x3c>
 800d20c:	2010      	movs	r0, #16
 800d20e:	f000 fe0b 	bl	800de28 <malloc>
 800d212:	4602      	mov	r2, r0
 800d214:	f8c9 001c 	str.w	r0, [r9, #28]
 800d218:	b920      	cbnz	r0, 800d224 <_dtoa_r+0x34>
 800d21a:	4ba9      	ldr	r3, [pc, #676]	@ (800d4c0 <_dtoa_r+0x2d0>)
 800d21c:	21ef      	movs	r1, #239	@ 0xef
 800d21e:	48a9      	ldr	r0, [pc, #676]	@ (800d4c4 <_dtoa_r+0x2d4>)
 800d220:	f001 fc68 	bl	800eaf4 <__assert_func>
 800d224:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d228:	6007      	str	r7, [r0, #0]
 800d22a:	60c7      	str	r7, [r0, #12]
 800d22c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d230:	6819      	ldr	r1, [r3, #0]
 800d232:	b159      	cbz	r1, 800d24c <_dtoa_r+0x5c>
 800d234:	685a      	ldr	r2, [r3, #4]
 800d236:	2301      	movs	r3, #1
 800d238:	4648      	mov	r0, r9
 800d23a:	4093      	lsls	r3, r2
 800d23c:	604a      	str	r2, [r1, #4]
 800d23e:	608b      	str	r3, [r1, #8]
 800d240:	f000 fee8 	bl	800e014 <_Bfree>
 800d244:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d248:	2200      	movs	r2, #0
 800d24a:	601a      	str	r2, [r3, #0]
 800d24c:	1e2b      	subs	r3, r5, #0
 800d24e:	bfb7      	itett	lt
 800d250:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d254:	2300      	movge	r3, #0
 800d256:	2201      	movlt	r2, #1
 800d258:	9305      	strlt	r3, [sp, #20]
 800d25a:	bfa8      	it	ge
 800d25c:	6033      	strge	r3, [r6, #0]
 800d25e:	9f05      	ldr	r7, [sp, #20]
 800d260:	4b99      	ldr	r3, [pc, #612]	@ (800d4c8 <_dtoa_r+0x2d8>)
 800d262:	bfb8      	it	lt
 800d264:	6032      	strlt	r2, [r6, #0]
 800d266:	43bb      	bics	r3, r7
 800d268:	d112      	bne.n	800d290 <_dtoa_r+0xa0>
 800d26a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d26e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d270:	6013      	str	r3, [r2, #0]
 800d272:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d276:	4323      	orrs	r3, r4
 800d278:	f000 855a 	beq.w	800dd30 <_dtoa_r+0xb40>
 800d27c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d27e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d4dc <_dtoa_r+0x2ec>
 800d282:	2b00      	cmp	r3, #0
 800d284:	f000 855c 	beq.w	800dd40 <_dtoa_r+0xb50>
 800d288:	f10a 0303 	add.w	r3, sl, #3
 800d28c:	f000 bd56 	b.w	800dd3c <_dtoa_r+0xb4c>
 800d290:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d294:	2200      	movs	r2, #0
 800d296:	2300      	movs	r3, #0
 800d298:	ec51 0b17 	vmov	r0, r1, d7
 800d29c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d2a0:	f7f3 fd34 	bl	8000d0c <__aeabi_dcmpeq>
 800d2a4:	4680      	mov	r8, r0
 800d2a6:	b158      	cbz	r0, 800d2c0 <_dtoa_r+0xd0>
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d2ac:	6013      	str	r3, [r2, #0]
 800d2ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d2b0:	b113      	cbz	r3, 800d2b8 <_dtoa_r+0xc8>
 800d2b2:	4b86      	ldr	r3, [pc, #536]	@ (800d4cc <_dtoa_r+0x2dc>)
 800d2b4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d2b6:	6013      	str	r3, [r2, #0]
 800d2b8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800d4e0 <_dtoa_r+0x2f0>
 800d2bc:	f000 bd40 	b.w	800dd40 <_dtoa_r+0xb50>
 800d2c0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d2c4:	aa14      	add	r2, sp, #80	@ 0x50
 800d2c6:	a915      	add	r1, sp, #84	@ 0x54
 800d2c8:	4648      	mov	r0, r9
 800d2ca:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d2ce:	f001 f98b 	bl	800e5e8 <__d2b>
 800d2d2:	9002      	str	r0, [sp, #8]
 800d2d4:	2e00      	cmp	r6, #0
 800d2d6:	d076      	beq.n	800d3c6 <_dtoa_r+0x1d6>
 800d2d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2da:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d2de:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d2e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d2e6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d2ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d2ee:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d2f2:	4619      	mov	r1, r3
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	4b76      	ldr	r3, [pc, #472]	@ (800d4d0 <_dtoa_r+0x2e0>)
 800d2f8:	f7f3 f8e8 	bl	80004cc <__aeabi_dsub>
 800d2fc:	a36a      	add	r3, pc, #424	@ (adr r3, 800d4a8 <_dtoa_r+0x2b8>)
 800d2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d302:	f7f3 fa9b 	bl	800083c <__aeabi_dmul>
 800d306:	a36a      	add	r3, pc, #424	@ (adr r3, 800d4b0 <_dtoa_r+0x2c0>)
 800d308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d30c:	f7f3 f8e0 	bl	80004d0 <__adddf3>
 800d310:	4604      	mov	r4, r0
 800d312:	460d      	mov	r5, r1
 800d314:	4630      	mov	r0, r6
 800d316:	f7f3 fa27 	bl	8000768 <__aeabi_i2d>
 800d31a:	a367      	add	r3, pc, #412	@ (adr r3, 800d4b8 <_dtoa_r+0x2c8>)
 800d31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d320:	f7f3 fa8c 	bl	800083c <__aeabi_dmul>
 800d324:	4602      	mov	r2, r0
 800d326:	460b      	mov	r3, r1
 800d328:	4620      	mov	r0, r4
 800d32a:	4629      	mov	r1, r5
 800d32c:	f7f3 f8d0 	bl	80004d0 <__adddf3>
 800d330:	4604      	mov	r4, r0
 800d332:	460d      	mov	r5, r1
 800d334:	f7f3 fd32 	bl	8000d9c <__aeabi_d2iz>
 800d338:	2200      	movs	r2, #0
 800d33a:	4607      	mov	r7, r0
 800d33c:	2300      	movs	r3, #0
 800d33e:	4620      	mov	r0, r4
 800d340:	4629      	mov	r1, r5
 800d342:	f7f3 fced 	bl	8000d20 <__aeabi_dcmplt>
 800d346:	b140      	cbz	r0, 800d35a <_dtoa_r+0x16a>
 800d348:	4638      	mov	r0, r7
 800d34a:	f7f3 fa0d 	bl	8000768 <__aeabi_i2d>
 800d34e:	4622      	mov	r2, r4
 800d350:	462b      	mov	r3, r5
 800d352:	f7f3 fcdb 	bl	8000d0c <__aeabi_dcmpeq>
 800d356:	b900      	cbnz	r0, 800d35a <_dtoa_r+0x16a>
 800d358:	3f01      	subs	r7, #1
 800d35a:	2f16      	cmp	r7, #22
 800d35c:	d852      	bhi.n	800d404 <_dtoa_r+0x214>
 800d35e:	4b5d      	ldr	r3, [pc, #372]	@ (800d4d4 <_dtoa_r+0x2e4>)
 800d360:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d364:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d36c:	f7f3 fcd8 	bl	8000d20 <__aeabi_dcmplt>
 800d370:	2800      	cmp	r0, #0
 800d372:	d049      	beq.n	800d408 <_dtoa_r+0x218>
 800d374:	3f01      	subs	r7, #1
 800d376:	2300      	movs	r3, #0
 800d378:	9310      	str	r3, [sp, #64]	@ 0x40
 800d37a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d37c:	1b9b      	subs	r3, r3, r6
 800d37e:	1e5a      	subs	r2, r3, #1
 800d380:	bf4c      	ite	mi
 800d382:	f1c3 0301 	rsbmi	r3, r3, #1
 800d386:	2300      	movpl	r3, #0
 800d388:	9206      	str	r2, [sp, #24]
 800d38a:	bf45      	ittet	mi
 800d38c:	9300      	strmi	r3, [sp, #0]
 800d38e:	2300      	movmi	r3, #0
 800d390:	9300      	strpl	r3, [sp, #0]
 800d392:	9306      	strmi	r3, [sp, #24]
 800d394:	2f00      	cmp	r7, #0
 800d396:	db39      	blt.n	800d40c <_dtoa_r+0x21c>
 800d398:	9b06      	ldr	r3, [sp, #24]
 800d39a:	970d      	str	r7, [sp, #52]	@ 0x34
 800d39c:	443b      	add	r3, r7
 800d39e:	9306      	str	r3, [sp, #24]
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	9308      	str	r3, [sp, #32]
 800d3a4:	9b07      	ldr	r3, [sp, #28]
 800d3a6:	2b09      	cmp	r3, #9
 800d3a8:	d863      	bhi.n	800d472 <_dtoa_r+0x282>
 800d3aa:	2b05      	cmp	r3, #5
 800d3ac:	bfc5      	ittet	gt
 800d3ae:	3b04      	subgt	r3, #4
 800d3b0:	2400      	movgt	r4, #0
 800d3b2:	2401      	movle	r4, #1
 800d3b4:	9307      	strgt	r3, [sp, #28]
 800d3b6:	9b07      	ldr	r3, [sp, #28]
 800d3b8:	3b02      	subs	r3, #2
 800d3ba:	2b03      	cmp	r3, #3
 800d3bc:	d865      	bhi.n	800d48a <_dtoa_r+0x29a>
 800d3be:	e8df f003 	tbb	[pc, r3]
 800d3c2:	5654      	.short	0x5654
 800d3c4:	2d39      	.short	0x2d39
 800d3c6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d3ca:	441e      	add	r6, r3
 800d3cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d3d0:	2b20      	cmp	r3, #32
 800d3d2:	bfc9      	itett	gt
 800d3d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d3d8:	f1c3 0320 	rsble	r3, r3, #32
 800d3dc:	409f      	lslgt	r7, r3
 800d3de:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d3e2:	bfd8      	it	le
 800d3e4:	fa04 f003 	lslle.w	r0, r4, r3
 800d3e8:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 800d3ec:	bfc4      	itt	gt
 800d3ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d3f2:	ea47 0003 	orrgt.w	r0, r7, r3
 800d3f6:	f7f3 f9a7 	bl	8000748 <__aeabi_ui2d>
 800d3fa:	2201      	movs	r2, #1
 800d3fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d400:	9212      	str	r2, [sp, #72]	@ 0x48
 800d402:	e776      	b.n	800d2f2 <_dtoa_r+0x102>
 800d404:	2301      	movs	r3, #1
 800d406:	e7b7      	b.n	800d378 <_dtoa_r+0x188>
 800d408:	9010      	str	r0, [sp, #64]	@ 0x40
 800d40a:	e7b6      	b.n	800d37a <_dtoa_r+0x18a>
 800d40c:	9b00      	ldr	r3, [sp, #0]
 800d40e:	1bdb      	subs	r3, r3, r7
 800d410:	9300      	str	r3, [sp, #0]
 800d412:	427b      	negs	r3, r7
 800d414:	9308      	str	r3, [sp, #32]
 800d416:	2300      	movs	r3, #0
 800d418:	930d      	str	r3, [sp, #52]	@ 0x34
 800d41a:	e7c3      	b.n	800d3a4 <_dtoa_r+0x1b4>
 800d41c:	2301      	movs	r3, #1
 800d41e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d420:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d422:	eb07 0b03 	add.w	fp, r7, r3
 800d426:	f10b 0301 	add.w	r3, fp, #1
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	9303      	str	r3, [sp, #12]
 800d42e:	bfb8      	it	lt
 800d430:	2301      	movlt	r3, #1
 800d432:	e006      	b.n	800d442 <_dtoa_r+0x252>
 800d434:	2301      	movs	r3, #1
 800d436:	9309      	str	r3, [sp, #36]	@ 0x24
 800d438:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	dd28      	ble.n	800d490 <_dtoa_r+0x2a0>
 800d43e:	469b      	mov	fp, r3
 800d440:	9303      	str	r3, [sp, #12]
 800d442:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d446:	2100      	movs	r1, #0
 800d448:	2204      	movs	r2, #4
 800d44a:	f102 0514 	add.w	r5, r2, #20
 800d44e:	429d      	cmp	r5, r3
 800d450:	d926      	bls.n	800d4a0 <_dtoa_r+0x2b0>
 800d452:	6041      	str	r1, [r0, #4]
 800d454:	4648      	mov	r0, r9
 800d456:	f000 fd9d 	bl	800df94 <_Balloc>
 800d45a:	4682      	mov	sl, r0
 800d45c:	2800      	cmp	r0, #0
 800d45e:	d141      	bne.n	800d4e4 <_dtoa_r+0x2f4>
 800d460:	4b1d      	ldr	r3, [pc, #116]	@ (800d4d8 <_dtoa_r+0x2e8>)
 800d462:	4602      	mov	r2, r0
 800d464:	f240 11af 	movw	r1, #431	@ 0x1af
 800d468:	e6d9      	b.n	800d21e <_dtoa_r+0x2e>
 800d46a:	2300      	movs	r3, #0
 800d46c:	e7e3      	b.n	800d436 <_dtoa_r+0x246>
 800d46e:	2300      	movs	r3, #0
 800d470:	e7d5      	b.n	800d41e <_dtoa_r+0x22e>
 800d472:	2401      	movs	r4, #1
 800d474:	2300      	movs	r3, #0
 800d476:	9409      	str	r4, [sp, #36]	@ 0x24
 800d478:	9307      	str	r3, [sp, #28]
 800d47a:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d47e:	2200      	movs	r2, #0
 800d480:	2312      	movs	r3, #18
 800d482:	f8cd b00c 	str.w	fp, [sp, #12]
 800d486:	920c      	str	r2, [sp, #48]	@ 0x30
 800d488:	e7db      	b.n	800d442 <_dtoa_r+0x252>
 800d48a:	2301      	movs	r3, #1
 800d48c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d48e:	e7f4      	b.n	800d47a <_dtoa_r+0x28a>
 800d490:	f04f 0b01 	mov.w	fp, #1
 800d494:	465b      	mov	r3, fp
 800d496:	f8cd b00c 	str.w	fp, [sp, #12]
 800d49a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d49e:	e7d0      	b.n	800d442 <_dtoa_r+0x252>
 800d4a0:	3101      	adds	r1, #1
 800d4a2:	0052      	lsls	r2, r2, #1
 800d4a4:	e7d1      	b.n	800d44a <_dtoa_r+0x25a>
 800d4a6:	bf00      	nop
 800d4a8:	636f4361 	.word	0x636f4361
 800d4ac:	3fd287a7 	.word	0x3fd287a7
 800d4b0:	8b60c8b3 	.word	0x8b60c8b3
 800d4b4:	3fc68a28 	.word	0x3fc68a28
 800d4b8:	509f79fb 	.word	0x509f79fb
 800d4bc:	3fd34413 	.word	0x3fd34413
 800d4c0:	0800f4ad 	.word	0x0800f4ad
 800d4c4:	0800f4c4 	.word	0x0800f4c4
 800d4c8:	7ff00000 	.word	0x7ff00000
 800d4cc:	0800f47d 	.word	0x0800f47d
 800d4d0:	3ff80000 	.word	0x3ff80000
 800d4d4:	0800f618 	.word	0x0800f618
 800d4d8:	0800f51c 	.word	0x0800f51c
 800d4dc:	0800f4a9 	.word	0x0800f4a9
 800d4e0:	0800f47c 	.word	0x0800f47c
 800d4e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d4e8:	6018      	str	r0, [r3, #0]
 800d4ea:	9b03      	ldr	r3, [sp, #12]
 800d4ec:	2b0e      	cmp	r3, #14
 800d4ee:	f200 80a1 	bhi.w	800d634 <_dtoa_r+0x444>
 800d4f2:	2c00      	cmp	r4, #0
 800d4f4:	f000 809e 	beq.w	800d634 <_dtoa_r+0x444>
 800d4f8:	2f00      	cmp	r7, #0
 800d4fa:	dd33      	ble.n	800d564 <_dtoa_r+0x374>
 800d4fc:	f007 020f 	and.w	r2, r7, #15
 800d500:	4b9b      	ldr	r3, [pc, #620]	@ (800d770 <_dtoa_r+0x580>)
 800d502:	05f8      	lsls	r0, r7, #23
 800d504:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d508:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d50c:	ed93 7b00 	vldr	d7, [r3]
 800d510:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d514:	d516      	bpl.n	800d544 <_dtoa_r+0x354>
 800d516:	4b97      	ldr	r3, [pc, #604]	@ (800d774 <_dtoa_r+0x584>)
 800d518:	f004 040f 	and.w	r4, r4, #15
 800d51c:	2603      	movs	r6, #3
 800d51e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d522:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d526:	f7f3 fab3 	bl	8000a90 <__aeabi_ddiv>
 800d52a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d52e:	4d91      	ldr	r5, [pc, #580]	@ (800d774 <_dtoa_r+0x584>)
 800d530:	b954      	cbnz	r4, 800d548 <_dtoa_r+0x358>
 800d532:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d536:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d53a:	f7f3 faa9 	bl	8000a90 <__aeabi_ddiv>
 800d53e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d542:	e028      	b.n	800d596 <_dtoa_r+0x3a6>
 800d544:	2602      	movs	r6, #2
 800d546:	e7f2      	b.n	800d52e <_dtoa_r+0x33e>
 800d548:	07e1      	lsls	r1, r4, #31
 800d54a:	d508      	bpl.n	800d55e <_dtoa_r+0x36e>
 800d54c:	3601      	adds	r6, #1
 800d54e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d552:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d556:	f7f3 f971 	bl	800083c <__aeabi_dmul>
 800d55a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d55e:	1064      	asrs	r4, r4, #1
 800d560:	3508      	adds	r5, #8
 800d562:	e7e5      	b.n	800d530 <_dtoa_r+0x340>
 800d564:	f000 80af 	beq.w	800d6c6 <_dtoa_r+0x4d6>
 800d568:	427c      	negs	r4, r7
 800d56a:	4b81      	ldr	r3, [pc, #516]	@ (800d770 <_dtoa_r+0x580>)
 800d56c:	4d81      	ldr	r5, [pc, #516]	@ (800d774 <_dtoa_r+0x584>)
 800d56e:	2602      	movs	r6, #2
 800d570:	f004 020f 	and.w	r2, r4, #15
 800d574:	1124      	asrs	r4, r4, #4
 800d576:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d57a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d582:	f7f3 f95b 	bl	800083c <__aeabi_dmul>
 800d586:	2300      	movs	r3, #0
 800d588:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d58c:	2c00      	cmp	r4, #0
 800d58e:	f040 808f 	bne.w	800d6b0 <_dtoa_r+0x4c0>
 800d592:	2b00      	cmp	r3, #0
 800d594:	d1d3      	bne.n	800d53e <_dtoa_r+0x34e>
 800d596:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d598:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	f000 8094 	beq.w	800d6ca <_dtoa_r+0x4da>
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	4b74      	ldr	r3, [pc, #464]	@ (800d778 <_dtoa_r+0x588>)
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	4629      	mov	r1, r5
 800d5aa:	f7f3 fbb9 	bl	8000d20 <__aeabi_dcmplt>
 800d5ae:	2800      	cmp	r0, #0
 800d5b0:	f000 808b 	beq.w	800d6ca <_dtoa_r+0x4da>
 800d5b4:	9b03      	ldr	r3, [sp, #12]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	f000 8087 	beq.w	800d6ca <_dtoa_r+0x4da>
 800d5bc:	f1bb 0f00 	cmp.w	fp, #0
 800d5c0:	dd34      	ble.n	800d62c <_dtoa_r+0x43c>
 800d5c2:	4620      	mov	r0, r4
 800d5c4:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d5c8:	3601      	adds	r6, #1
 800d5ca:	465c      	mov	r4, fp
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	4b6b      	ldr	r3, [pc, #428]	@ (800d77c <_dtoa_r+0x58c>)
 800d5d0:	4629      	mov	r1, r5
 800d5d2:	f7f3 f933 	bl	800083c <__aeabi_dmul>
 800d5d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5da:	4630      	mov	r0, r6
 800d5dc:	f7f3 f8c4 	bl	8000768 <__aeabi_i2d>
 800d5e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d5e4:	f7f3 f92a 	bl	800083c <__aeabi_dmul>
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	4b65      	ldr	r3, [pc, #404]	@ (800d780 <_dtoa_r+0x590>)
 800d5ec:	f7f2 ff70 	bl	80004d0 <__adddf3>
 800d5f0:	4605      	mov	r5, r0
 800d5f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d5f6:	2c00      	cmp	r4, #0
 800d5f8:	d16a      	bne.n	800d6d0 <_dtoa_r+0x4e0>
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	4b61      	ldr	r3, [pc, #388]	@ (800d784 <_dtoa_r+0x594>)
 800d5fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d602:	f7f2 ff63 	bl	80004cc <__aeabi_dsub>
 800d606:	4602      	mov	r2, r0
 800d608:	460b      	mov	r3, r1
 800d60a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d60e:	462a      	mov	r2, r5
 800d610:	4633      	mov	r3, r6
 800d612:	f7f3 fba3 	bl	8000d5c <__aeabi_dcmpgt>
 800d616:	2800      	cmp	r0, #0
 800d618:	f040 8298 	bne.w	800db4c <_dtoa_r+0x95c>
 800d61c:	462a      	mov	r2, r5
 800d61e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d626:	f7f3 fb7b 	bl	8000d20 <__aeabi_dcmplt>
 800d62a:	bb38      	cbnz	r0, 800d67c <_dtoa_r+0x48c>
 800d62c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d630:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d634:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d636:	2b00      	cmp	r3, #0
 800d638:	f2c0 8157 	blt.w	800d8ea <_dtoa_r+0x6fa>
 800d63c:	2f0e      	cmp	r7, #14
 800d63e:	f300 8154 	bgt.w	800d8ea <_dtoa_r+0x6fa>
 800d642:	4b4b      	ldr	r3, [pc, #300]	@ (800d770 <_dtoa_r+0x580>)
 800d644:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d648:	ed93 7b00 	vldr	d7, [r3]
 800d64c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d64e:	2b00      	cmp	r3, #0
 800d650:	ed8d 7b00 	vstr	d7, [sp]
 800d654:	f280 80e5 	bge.w	800d822 <_dtoa_r+0x632>
 800d658:	9b03      	ldr	r3, [sp, #12]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	f300 80e1 	bgt.w	800d822 <_dtoa_r+0x632>
 800d660:	d10c      	bne.n	800d67c <_dtoa_r+0x48c>
 800d662:	2200      	movs	r2, #0
 800d664:	4b47      	ldr	r3, [pc, #284]	@ (800d784 <_dtoa_r+0x594>)
 800d666:	ec51 0b17 	vmov	r0, r1, d7
 800d66a:	f7f3 f8e7 	bl	800083c <__aeabi_dmul>
 800d66e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d672:	f7f3 fb69 	bl	8000d48 <__aeabi_dcmpge>
 800d676:	2800      	cmp	r0, #0
 800d678:	f000 8266 	beq.w	800db48 <_dtoa_r+0x958>
 800d67c:	2400      	movs	r4, #0
 800d67e:	4625      	mov	r5, r4
 800d680:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d682:	4656      	mov	r6, sl
 800d684:	ea6f 0803 	mvn.w	r8, r3
 800d688:	2700      	movs	r7, #0
 800d68a:	4621      	mov	r1, r4
 800d68c:	4648      	mov	r0, r9
 800d68e:	f000 fcc1 	bl	800e014 <_Bfree>
 800d692:	2d00      	cmp	r5, #0
 800d694:	f000 80bd 	beq.w	800d812 <_dtoa_r+0x622>
 800d698:	b12f      	cbz	r7, 800d6a6 <_dtoa_r+0x4b6>
 800d69a:	42af      	cmp	r7, r5
 800d69c:	d003      	beq.n	800d6a6 <_dtoa_r+0x4b6>
 800d69e:	4639      	mov	r1, r7
 800d6a0:	4648      	mov	r0, r9
 800d6a2:	f000 fcb7 	bl	800e014 <_Bfree>
 800d6a6:	4629      	mov	r1, r5
 800d6a8:	4648      	mov	r0, r9
 800d6aa:	f000 fcb3 	bl	800e014 <_Bfree>
 800d6ae:	e0b0      	b.n	800d812 <_dtoa_r+0x622>
 800d6b0:	07e2      	lsls	r2, r4, #31
 800d6b2:	d505      	bpl.n	800d6c0 <_dtoa_r+0x4d0>
 800d6b4:	3601      	adds	r6, #1
 800d6b6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d6ba:	f7f3 f8bf 	bl	800083c <__aeabi_dmul>
 800d6be:	2301      	movs	r3, #1
 800d6c0:	1064      	asrs	r4, r4, #1
 800d6c2:	3508      	adds	r5, #8
 800d6c4:	e762      	b.n	800d58c <_dtoa_r+0x39c>
 800d6c6:	2602      	movs	r6, #2
 800d6c8:	e765      	b.n	800d596 <_dtoa_r+0x3a6>
 800d6ca:	46b8      	mov	r8, r7
 800d6cc:	9c03      	ldr	r4, [sp, #12]
 800d6ce:	e784      	b.n	800d5da <_dtoa_r+0x3ea>
 800d6d0:	4b27      	ldr	r3, [pc, #156]	@ (800d770 <_dtoa_r+0x580>)
 800d6d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d6d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d6d8:	4454      	add	r4, sl
 800d6da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d6de:	2900      	cmp	r1, #0
 800d6e0:	d054      	beq.n	800d78c <_dtoa_r+0x59c>
 800d6e2:	2000      	movs	r0, #0
 800d6e4:	4928      	ldr	r1, [pc, #160]	@ (800d788 <_dtoa_r+0x598>)
 800d6e6:	f7f3 f9d3 	bl	8000a90 <__aeabi_ddiv>
 800d6ea:	4633      	mov	r3, r6
 800d6ec:	4656      	mov	r6, sl
 800d6ee:	462a      	mov	r2, r5
 800d6f0:	f7f2 feec 	bl	80004cc <__aeabi_dsub>
 800d6f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d6f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6fc:	f7f3 fb4e 	bl	8000d9c <__aeabi_d2iz>
 800d700:	4605      	mov	r5, r0
 800d702:	f7f3 f831 	bl	8000768 <__aeabi_i2d>
 800d706:	4602      	mov	r2, r0
 800d708:	460b      	mov	r3, r1
 800d70a:	3530      	adds	r5, #48	@ 0x30
 800d70c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d710:	f7f2 fedc 	bl	80004cc <__aeabi_dsub>
 800d714:	4602      	mov	r2, r0
 800d716:	460b      	mov	r3, r1
 800d718:	f806 5b01 	strb.w	r5, [r6], #1
 800d71c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d720:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d724:	f7f3 fafc 	bl	8000d20 <__aeabi_dcmplt>
 800d728:	2800      	cmp	r0, #0
 800d72a:	d172      	bne.n	800d812 <_dtoa_r+0x622>
 800d72c:	2000      	movs	r0, #0
 800d72e:	4912      	ldr	r1, [pc, #72]	@ (800d778 <_dtoa_r+0x588>)
 800d730:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d734:	f7f2 feca 	bl	80004cc <__aeabi_dsub>
 800d738:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d73c:	f7f3 faf0 	bl	8000d20 <__aeabi_dcmplt>
 800d740:	2800      	cmp	r0, #0
 800d742:	f040 80b4 	bne.w	800d8ae <_dtoa_r+0x6be>
 800d746:	42a6      	cmp	r6, r4
 800d748:	f43f af70 	beq.w	800d62c <_dtoa_r+0x43c>
 800d74c:	2200      	movs	r2, #0
 800d74e:	4b0b      	ldr	r3, [pc, #44]	@ (800d77c <_dtoa_r+0x58c>)
 800d750:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d754:	f7f3 f872 	bl	800083c <__aeabi_dmul>
 800d758:	2200      	movs	r2, #0
 800d75a:	4b08      	ldr	r3, [pc, #32]	@ (800d77c <_dtoa_r+0x58c>)
 800d75c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d760:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d764:	f7f3 f86a 	bl	800083c <__aeabi_dmul>
 800d768:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d76c:	e7c4      	b.n	800d6f8 <_dtoa_r+0x508>
 800d76e:	bf00      	nop
 800d770:	0800f618 	.word	0x0800f618
 800d774:	0800f5f0 	.word	0x0800f5f0
 800d778:	3ff00000 	.word	0x3ff00000
 800d77c:	40240000 	.word	0x40240000
 800d780:	401c0000 	.word	0x401c0000
 800d784:	40140000 	.word	0x40140000
 800d788:	3fe00000 	.word	0x3fe00000
 800d78c:	4631      	mov	r1, r6
 800d78e:	4656      	mov	r6, sl
 800d790:	4628      	mov	r0, r5
 800d792:	f7f3 f853 	bl	800083c <__aeabi_dmul>
 800d796:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d798:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d79c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7a0:	f7f3 fafc 	bl	8000d9c <__aeabi_d2iz>
 800d7a4:	4605      	mov	r5, r0
 800d7a6:	f7f2 ffdf 	bl	8000768 <__aeabi_i2d>
 800d7aa:	4602      	mov	r2, r0
 800d7ac:	3530      	adds	r5, #48	@ 0x30
 800d7ae:	460b      	mov	r3, r1
 800d7b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7b4:	f7f2 fe8a 	bl	80004cc <__aeabi_dsub>
 800d7b8:	f806 5b01 	strb.w	r5, [r6], #1
 800d7bc:	4602      	mov	r2, r0
 800d7be:	460b      	mov	r3, r1
 800d7c0:	42a6      	cmp	r6, r4
 800d7c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d7c6:	f04f 0200 	mov.w	r2, #0
 800d7ca:	d124      	bne.n	800d816 <_dtoa_r+0x626>
 800d7cc:	4baf      	ldr	r3, [pc, #700]	@ (800da8c <_dtoa_r+0x89c>)
 800d7ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d7d2:	f7f2 fe7d 	bl	80004d0 <__adddf3>
 800d7d6:	4602      	mov	r2, r0
 800d7d8:	460b      	mov	r3, r1
 800d7da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7de:	f7f3 fabd 	bl	8000d5c <__aeabi_dcmpgt>
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	d163      	bne.n	800d8ae <_dtoa_r+0x6be>
 800d7e6:	2000      	movs	r0, #0
 800d7e8:	49a8      	ldr	r1, [pc, #672]	@ (800da8c <_dtoa_r+0x89c>)
 800d7ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d7ee:	f7f2 fe6d 	bl	80004cc <__aeabi_dsub>
 800d7f2:	4602      	mov	r2, r0
 800d7f4:	460b      	mov	r3, r1
 800d7f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7fa:	f7f3 fa91 	bl	8000d20 <__aeabi_dcmplt>
 800d7fe:	2800      	cmp	r0, #0
 800d800:	f43f af14 	beq.w	800d62c <_dtoa_r+0x43c>
 800d804:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d806:	1e73      	subs	r3, r6, #1
 800d808:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d80a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d80e:	2b30      	cmp	r3, #48	@ 0x30
 800d810:	d0f8      	beq.n	800d804 <_dtoa_r+0x614>
 800d812:	4647      	mov	r7, r8
 800d814:	e03b      	b.n	800d88e <_dtoa_r+0x69e>
 800d816:	4b9e      	ldr	r3, [pc, #632]	@ (800da90 <_dtoa_r+0x8a0>)
 800d818:	f7f3 f810 	bl	800083c <__aeabi_dmul>
 800d81c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d820:	e7bc      	b.n	800d79c <_dtoa_r+0x5ac>
 800d822:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d826:	4656      	mov	r6, sl
 800d828:	4620      	mov	r0, r4
 800d82a:	4629      	mov	r1, r5
 800d82c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d830:	f7f3 f92e 	bl	8000a90 <__aeabi_ddiv>
 800d834:	f7f3 fab2 	bl	8000d9c <__aeabi_d2iz>
 800d838:	4680      	mov	r8, r0
 800d83a:	f7f2 ff95 	bl	8000768 <__aeabi_i2d>
 800d83e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d842:	f7f2 fffb 	bl	800083c <__aeabi_dmul>
 800d846:	4602      	mov	r2, r0
 800d848:	4620      	mov	r0, r4
 800d84a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d84e:	460b      	mov	r3, r1
 800d850:	4629      	mov	r1, r5
 800d852:	f7f2 fe3b 	bl	80004cc <__aeabi_dsub>
 800d856:	9d03      	ldr	r5, [sp, #12]
 800d858:	f806 4b01 	strb.w	r4, [r6], #1
 800d85c:	eba6 040a 	sub.w	r4, r6, sl
 800d860:	4602      	mov	r2, r0
 800d862:	460b      	mov	r3, r1
 800d864:	42a5      	cmp	r5, r4
 800d866:	d133      	bne.n	800d8d0 <_dtoa_r+0x6e0>
 800d868:	f7f2 fe32 	bl	80004d0 <__adddf3>
 800d86c:	4604      	mov	r4, r0
 800d86e:	460d      	mov	r5, r1
 800d870:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d874:	f7f3 fa72 	bl	8000d5c <__aeabi_dcmpgt>
 800d878:	b9c0      	cbnz	r0, 800d8ac <_dtoa_r+0x6bc>
 800d87a:	4620      	mov	r0, r4
 800d87c:	4629      	mov	r1, r5
 800d87e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d882:	f7f3 fa43 	bl	8000d0c <__aeabi_dcmpeq>
 800d886:	b110      	cbz	r0, 800d88e <_dtoa_r+0x69e>
 800d888:	f018 0f01 	tst.w	r8, #1
 800d88c:	d10e      	bne.n	800d8ac <_dtoa_r+0x6bc>
 800d88e:	9902      	ldr	r1, [sp, #8]
 800d890:	4648      	mov	r0, r9
 800d892:	f000 fbbf 	bl	800e014 <_Bfree>
 800d896:	2300      	movs	r3, #0
 800d898:	3701      	adds	r7, #1
 800d89a:	7033      	strb	r3, [r6, #0]
 800d89c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d89e:	601f      	str	r7, [r3, #0]
 800d8a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	f000 824c 	beq.w	800dd40 <_dtoa_r+0xb50>
 800d8a8:	601e      	str	r6, [r3, #0]
 800d8aa:	e249      	b.n	800dd40 <_dtoa_r+0xb50>
 800d8ac:	46b8      	mov	r8, r7
 800d8ae:	4633      	mov	r3, r6
 800d8b0:	461e      	mov	r6, r3
 800d8b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d8b6:	2a39      	cmp	r2, #57	@ 0x39
 800d8b8:	d106      	bne.n	800d8c8 <_dtoa_r+0x6d8>
 800d8ba:	459a      	cmp	sl, r3
 800d8bc:	d1f8      	bne.n	800d8b0 <_dtoa_r+0x6c0>
 800d8be:	2230      	movs	r2, #48	@ 0x30
 800d8c0:	f108 0801 	add.w	r8, r8, #1
 800d8c4:	f88a 2000 	strb.w	r2, [sl]
 800d8c8:	781a      	ldrb	r2, [r3, #0]
 800d8ca:	3201      	adds	r2, #1
 800d8cc:	701a      	strb	r2, [r3, #0]
 800d8ce:	e7a0      	b.n	800d812 <_dtoa_r+0x622>
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	4b6f      	ldr	r3, [pc, #444]	@ (800da90 <_dtoa_r+0x8a0>)
 800d8d4:	f7f2 ffb2 	bl	800083c <__aeabi_dmul>
 800d8d8:	2200      	movs	r2, #0
 800d8da:	2300      	movs	r3, #0
 800d8dc:	4604      	mov	r4, r0
 800d8de:	460d      	mov	r5, r1
 800d8e0:	f7f3 fa14 	bl	8000d0c <__aeabi_dcmpeq>
 800d8e4:	2800      	cmp	r0, #0
 800d8e6:	d09f      	beq.n	800d828 <_dtoa_r+0x638>
 800d8e8:	e7d1      	b.n	800d88e <_dtoa_r+0x69e>
 800d8ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8ec:	2a00      	cmp	r2, #0
 800d8ee:	f000 80ea 	beq.w	800dac6 <_dtoa_r+0x8d6>
 800d8f2:	9a07      	ldr	r2, [sp, #28]
 800d8f4:	2a01      	cmp	r2, #1
 800d8f6:	f300 80cd 	bgt.w	800da94 <_dtoa_r+0x8a4>
 800d8fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d8fc:	2a00      	cmp	r2, #0
 800d8fe:	f000 80c1 	beq.w	800da84 <_dtoa_r+0x894>
 800d902:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d906:	9c08      	ldr	r4, [sp, #32]
 800d908:	9e00      	ldr	r6, [sp, #0]
 800d90a:	9a00      	ldr	r2, [sp, #0]
 800d90c:	2101      	movs	r1, #1
 800d90e:	4648      	mov	r0, r9
 800d910:	441a      	add	r2, r3
 800d912:	9200      	str	r2, [sp, #0]
 800d914:	9a06      	ldr	r2, [sp, #24]
 800d916:	441a      	add	r2, r3
 800d918:	9206      	str	r2, [sp, #24]
 800d91a:	f000 fc31 	bl	800e180 <__i2b>
 800d91e:	4605      	mov	r5, r0
 800d920:	b166      	cbz	r6, 800d93c <_dtoa_r+0x74c>
 800d922:	9b06      	ldr	r3, [sp, #24]
 800d924:	2b00      	cmp	r3, #0
 800d926:	dd09      	ble.n	800d93c <_dtoa_r+0x74c>
 800d928:	42b3      	cmp	r3, r6
 800d92a:	9a00      	ldr	r2, [sp, #0]
 800d92c:	bfa8      	it	ge
 800d92e:	4633      	movge	r3, r6
 800d930:	1ad2      	subs	r2, r2, r3
 800d932:	1af6      	subs	r6, r6, r3
 800d934:	9200      	str	r2, [sp, #0]
 800d936:	9a06      	ldr	r2, [sp, #24]
 800d938:	1ad3      	subs	r3, r2, r3
 800d93a:	9306      	str	r3, [sp, #24]
 800d93c:	9b08      	ldr	r3, [sp, #32]
 800d93e:	b30b      	cbz	r3, 800d984 <_dtoa_r+0x794>
 800d940:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d942:	2b00      	cmp	r3, #0
 800d944:	f000 80c6 	beq.w	800dad4 <_dtoa_r+0x8e4>
 800d948:	2c00      	cmp	r4, #0
 800d94a:	f000 80c0 	beq.w	800dace <_dtoa_r+0x8de>
 800d94e:	4629      	mov	r1, r5
 800d950:	4622      	mov	r2, r4
 800d952:	4648      	mov	r0, r9
 800d954:	f000 fcce 	bl	800e2f4 <__pow5mult>
 800d958:	9a02      	ldr	r2, [sp, #8]
 800d95a:	4601      	mov	r1, r0
 800d95c:	4605      	mov	r5, r0
 800d95e:	4648      	mov	r0, r9
 800d960:	f000 fc24 	bl	800e1ac <__multiply>
 800d964:	9902      	ldr	r1, [sp, #8]
 800d966:	4680      	mov	r8, r0
 800d968:	4648      	mov	r0, r9
 800d96a:	f000 fb53 	bl	800e014 <_Bfree>
 800d96e:	9b08      	ldr	r3, [sp, #32]
 800d970:	1b1b      	subs	r3, r3, r4
 800d972:	9308      	str	r3, [sp, #32]
 800d974:	f000 80b1 	beq.w	800dada <_dtoa_r+0x8ea>
 800d978:	9a08      	ldr	r2, [sp, #32]
 800d97a:	4641      	mov	r1, r8
 800d97c:	4648      	mov	r0, r9
 800d97e:	f000 fcb9 	bl	800e2f4 <__pow5mult>
 800d982:	9002      	str	r0, [sp, #8]
 800d984:	2101      	movs	r1, #1
 800d986:	4648      	mov	r0, r9
 800d988:	f000 fbfa 	bl	800e180 <__i2b>
 800d98c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d98e:	4604      	mov	r4, r0
 800d990:	2b00      	cmp	r3, #0
 800d992:	f000 81d9 	beq.w	800dd48 <_dtoa_r+0xb58>
 800d996:	461a      	mov	r2, r3
 800d998:	4601      	mov	r1, r0
 800d99a:	4648      	mov	r0, r9
 800d99c:	f000 fcaa 	bl	800e2f4 <__pow5mult>
 800d9a0:	9b07      	ldr	r3, [sp, #28]
 800d9a2:	4604      	mov	r4, r0
 800d9a4:	2b01      	cmp	r3, #1
 800d9a6:	f300 809f 	bgt.w	800dae8 <_dtoa_r+0x8f8>
 800d9aa:	9b04      	ldr	r3, [sp, #16]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	f040 8097 	bne.w	800dae0 <_dtoa_r+0x8f0>
 800d9b2:	9b05      	ldr	r3, [sp, #20]
 800d9b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	f040 8093 	bne.w	800dae4 <_dtoa_r+0x8f4>
 800d9be:	9b05      	ldr	r3, [sp, #20]
 800d9c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d9c4:	0d1b      	lsrs	r3, r3, #20
 800d9c6:	051b      	lsls	r3, r3, #20
 800d9c8:	b133      	cbz	r3, 800d9d8 <_dtoa_r+0x7e8>
 800d9ca:	9b00      	ldr	r3, [sp, #0]
 800d9cc:	3301      	adds	r3, #1
 800d9ce:	9300      	str	r3, [sp, #0]
 800d9d0:	9b06      	ldr	r3, [sp, #24]
 800d9d2:	3301      	adds	r3, #1
 800d9d4:	9306      	str	r3, [sp, #24]
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	9308      	str	r3, [sp, #32]
 800d9da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	f000 81b9 	beq.w	800dd54 <_dtoa_r+0xb64>
 800d9e2:	6923      	ldr	r3, [r4, #16]
 800d9e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d9e8:	6918      	ldr	r0, [r3, #16]
 800d9ea:	f000 fb7d 	bl	800e0e8 <__hi0bits>
 800d9ee:	f1c0 0020 	rsb	r0, r0, #32
 800d9f2:	9b06      	ldr	r3, [sp, #24]
 800d9f4:	4418      	add	r0, r3
 800d9f6:	f010 001f 	ands.w	r0, r0, #31
 800d9fa:	f000 8082 	beq.w	800db02 <_dtoa_r+0x912>
 800d9fe:	f1c0 0320 	rsb	r3, r0, #32
 800da02:	2b04      	cmp	r3, #4
 800da04:	dd73      	ble.n	800daee <_dtoa_r+0x8fe>
 800da06:	f1c0 001c 	rsb	r0, r0, #28
 800da0a:	9b00      	ldr	r3, [sp, #0]
 800da0c:	4403      	add	r3, r0
 800da0e:	4406      	add	r6, r0
 800da10:	9300      	str	r3, [sp, #0]
 800da12:	9b06      	ldr	r3, [sp, #24]
 800da14:	4403      	add	r3, r0
 800da16:	9306      	str	r3, [sp, #24]
 800da18:	9b00      	ldr	r3, [sp, #0]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	dd05      	ble.n	800da2a <_dtoa_r+0x83a>
 800da1e:	461a      	mov	r2, r3
 800da20:	9902      	ldr	r1, [sp, #8]
 800da22:	4648      	mov	r0, r9
 800da24:	f000 fcc0 	bl	800e3a8 <__lshift>
 800da28:	9002      	str	r0, [sp, #8]
 800da2a:	9b06      	ldr	r3, [sp, #24]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	dd05      	ble.n	800da3c <_dtoa_r+0x84c>
 800da30:	4621      	mov	r1, r4
 800da32:	461a      	mov	r2, r3
 800da34:	4648      	mov	r0, r9
 800da36:	f000 fcb7 	bl	800e3a8 <__lshift>
 800da3a:	4604      	mov	r4, r0
 800da3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d061      	beq.n	800db06 <_dtoa_r+0x916>
 800da42:	4621      	mov	r1, r4
 800da44:	9802      	ldr	r0, [sp, #8]
 800da46:	f000 fd1b 	bl	800e480 <__mcmp>
 800da4a:	2800      	cmp	r0, #0
 800da4c:	da5b      	bge.n	800db06 <_dtoa_r+0x916>
 800da4e:	2300      	movs	r3, #0
 800da50:	220a      	movs	r2, #10
 800da52:	9902      	ldr	r1, [sp, #8]
 800da54:	4648      	mov	r0, r9
 800da56:	f000 faff 	bl	800e058 <__multadd>
 800da5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da5c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800da60:	9002      	str	r0, [sp, #8]
 800da62:	2b00      	cmp	r3, #0
 800da64:	f000 8178 	beq.w	800dd58 <_dtoa_r+0xb68>
 800da68:	4629      	mov	r1, r5
 800da6a:	2300      	movs	r3, #0
 800da6c:	220a      	movs	r2, #10
 800da6e:	4648      	mov	r0, r9
 800da70:	f000 faf2 	bl	800e058 <__multadd>
 800da74:	f1bb 0f00 	cmp.w	fp, #0
 800da78:	4605      	mov	r5, r0
 800da7a:	dc6f      	bgt.n	800db5c <_dtoa_r+0x96c>
 800da7c:	9b07      	ldr	r3, [sp, #28]
 800da7e:	2b02      	cmp	r3, #2
 800da80:	dc49      	bgt.n	800db16 <_dtoa_r+0x926>
 800da82:	e06b      	b.n	800db5c <_dtoa_r+0x96c>
 800da84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800da86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800da8a:	e73c      	b.n	800d906 <_dtoa_r+0x716>
 800da8c:	3fe00000 	.word	0x3fe00000
 800da90:	40240000 	.word	0x40240000
 800da94:	9b03      	ldr	r3, [sp, #12]
 800da96:	1e5c      	subs	r4, r3, #1
 800da98:	9b08      	ldr	r3, [sp, #32]
 800da9a:	42a3      	cmp	r3, r4
 800da9c:	db09      	blt.n	800dab2 <_dtoa_r+0x8c2>
 800da9e:	1b1c      	subs	r4, r3, r4
 800daa0:	9b03      	ldr	r3, [sp, #12]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	f6bf af30 	bge.w	800d908 <_dtoa_r+0x718>
 800daa8:	9b00      	ldr	r3, [sp, #0]
 800daaa:	9a03      	ldr	r2, [sp, #12]
 800daac:	1a9e      	subs	r6, r3, r2
 800daae:	2300      	movs	r3, #0
 800dab0:	e72b      	b.n	800d90a <_dtoa_r+0x71a>
 800dab2:	9b08      	ldr	r3, [sp, #32]
 800dab4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dab6:	1ae3      	subs	r3, r4, r3
 800dab8:	9408      	str	r4, [sp, #32]
 800daba:	9e00      	ldr	r6, [sp, #0]
 800dabc:	2400      	movs	r4, #0
 800dabe:	441a      	add	r2, r3
 800dac0:	9b03      	ldr	r3, [sp, #12]
 800dac2:	920d      	str	r2, [sp, #52]	@ 0x34
 800dac4:	e721      	b.n	800d90a <_dtoa_r+0x71a>
 800dac6:	9c08      	ldr	r4, [sp, #32]
 800dac8:	9e00      	ldr	r6, [sp, #0]
 800daca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800dacc:	e728      	b.n	800d920 <_dtoa_r+0x730>
 800dace:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800dad2:	e751      	b.n	800d978 <_dtoa_r+0x788>
 800dad4:	9a08      	ldr	r2, [sp, #32]
 800dad6:	9902      	ldr	r1, [sp, #8]
 800dad8:	e750      	b.n	800d97c <_dtoa_r+0x78c>
 800dada:	f8cd 8008 	str.w	r8, [sp, #8]
 800dade:	e751      	b.n	800d984 <_dtoa_r+0x794>
 800dae0:	2300      	movs	r3, #0
 800dae2:	e779      	b.n	800d9d8 <_dtoa_r+0x7e8>
 800dae4:	9b04      	ldr	r3, [sp, #16]
 800dae6:	e777      	b.n	800d9d8 <_dtoa_r+0x7e8>
 800dae8:	2300      	movs	r3, #0
 800daea:	9308      	str	r3, [sp, #32]
 800daec:	e779      	b.n	800d9e2 <_dtoa_r+0x7f2>
 800daee:	d093      	beq.n	800da18 <_dtoa_r+0x828>
 800daf0:	331c      	adds	r3, #28
 800daf2:	9a00      	ldr	r2, [sp, #0]
 800daf4:	441a      	add	r2, r3
 800daf6:	441e      	add	r6, r3
 800daf8:	9200      	str	r2, [sp, #0]
 800dafa:	9a06      	ldr	r2, [sp, #24]
 800dafc:	441a      	add	r2, r3
 800dafe:	9206      	str	r2, [sp, #24]
 800db00:	e78a      	b.n	800da18 <_dtoa_r+0x828>
 800db02:	4603      	mov	r3, r0
 800db04:	e7f4      	b.n	800daf0 <_dtoa_r+0x900>
 800db06:	9b03      	ldr	r3, [sp, #12]
 800db08:	46b8      	mov	r8, r7
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	dc20      	bgt.n	800db50 <_dtoa_r+0x960>
 800db0e:	469b      	mov	fp, r3
 800db10:	9b07      	ldr	r3, [sp, #28]
 800db12:	2b02      	cmp	r3, #2
 800db14:	dd1e      	ble.n	800db54 <_dtoa_r+0x964>
 800db16:	f1bb 0f00 	cmp.w	fp, #0
 800db1a:	f47f adb1 	bne.w	800d680 <_dtoa_r+0x490>
 800db1e:	4621      	mov	r1, r4
 800db20:	465b      	mov	r3, fp
 800db22:	2205      	movs	r2, #5
 800db24:	4648      	mov	r0, r9
 800db26:	f000 fa97 	bl	800e058 <__multadd>
 800db2a:	4601      	mov	r1, r0
 800db2c:	4604      	mov	r4, r0
 800db2e:	9802      	ldr	r0, [sp, #8]
 800db30:	f000 fca6 	bl	800e480 <__mcmp>
 800db34:	2800      	cmp	r0, #0
 800db36:	f77f ada3 	ble.w	800d680 <_dtoa_r+0x490>
 800db3a:	4656      	mov	r6, sl
 800db3c:	2331      	movs	r3, #49	@ 0x31
 800db3e:	f108 0801 	add.w	r8, r8, #1
 800db42:	f806 3b01 	strb.w	r3, [r6], #1
 800db46:	e59f      	b.n	800d688 <_dtoa_r+0x498>
 800db48:	46b8      	mov	r8, r7
 800db4a:	9c03      	ldr	r4, [sp, #12]
 800db4c:	4625      	mov	r5, r4
 800db4e:	e7f4      	b.n	800db3a <_dtoa_r+0x94a>
 800db50:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800db54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db56:	2b00      	cmp	r3, #0
 800db58:	f000 8102 	beq.w	800dd60 <_dtoa_r+0xb70>
 800db5c:	2e00      	cmp	r6, #0
 800db5e:	dd05      	ble.n	800db6c <_dtoa_r+0x97c>
 800db60:	4629      	mov	r1, r5
 800db62:	4632      	mov	r2, r6
 800db64:	4648      	mov	r0, r9
 800db66:	f000 fc1f 	bl	800e3a8 <__lshift>
 800db6a:	4605      	mov	r5, r0
 800db6c:	9b08      	ldr	r3, [sp, #32]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d05c      	beq.n	800dc2c <_dtoa_r+0xa3c>
 800db72:	6869      	ldr	r1, [r5, #4]
 800db74:	4648      	mov	r0, r9
 800db76:	f000 fa0d 	bl	800df94 <_Balloc>
 800db7a:	4606      	mov	r6, r0
 800db7c:	b928      	cbnz	r0, 800db8a <_dtoa_r+0x99a>
 800db7e:	4b83      	ldr	r3, [pc, #524]	@ (800dd8c <_dtoa_r+0xb9c>)
 800db80:	4602      	mov	r2, r0
 800db82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800db86:	f7ff bb4a 	b.w	800d21e <_dtoa_r+0x2e>
 800db8a:	692a      	ldr	r2, [r5, #16]
 800db8c:	f105 010c 	add.w	r1, r5, #12
 800db90:	300c      	adds	r0, #12
 800db92:	3202      	adds	r2, #2
 800db94:	0092      	lsls	r2, r2, #2
 800db96:	f7ff fa8e 	bl	800d0b6 <memcpy>
 800db9a:	2201      	movs	r2, #1
 800db9c:	4631      	mov	r1, r6
 800db9e:	4648      	mov	r0, r9
 800dba0:	f000 fc02 	bl	800e3a8 <__lshift>
 800dba4:	f10a 0301 	add.w	r3, sl, #1
 800dba8:	462f      	mov	r7, r5
 800dbaa:	4605      	mov	r5, r0
 800dbac:	9300      	str	r3, [sp, #0]
 800dbae:	eb0a 030b 	add.w	r3, sl, fp
 800dbb2:	9308      	str	r3, [sp, #32]
 800dbb4:	9b04      	ldr	r3, [sp, #16]
 800dbb6:	f003 0301 	and.w	r3, r3, #1
 800dbba:	9306      	str	r3, [sp, #24]
 800dbbc:	9b00      	ldr	r3, [sp, #0]
 800dbbe:	4621      	mov	r1, r4
 800dbc0:	9802      	ldr	r0, [sp, #8]
 800dbc2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800dbc6:	f7ff fa83 	bl	800d0d0 <quorem>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	4639      	mov	r1, r7
 800dbce:	9003      	str	r0, [sp, #12]
 800dbd0:	3330      	adds	r3, #48	@ 0x30
 800dbd2:	9802      	ldr	r0, [sp, #8]
 800dbd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbd6:	f000 fc53 	bl	800e480 <__mcmp>
 800dbda:	462a      	mov	r2, r5
 800dbdc:	9004      	str	r0, [sp, #16]
 800dbde:	4621      	mov	r1, r4
 800dbe0:	4648      	mov	r0, r9
 800dbe2:	f000 fc69 	bl	800e4b8 <__mdiff>
 800dbe6:	68c2      	ldr	r2, [r0, #12]
 800dbe8:	4606      	mov	r6, r0
 800dbea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbec:	bb02      	cbnz	r2, 800dc30 <_dtoa_r+0xa40>
 800dbee:	4601      	mov	r1, r0
 800dbf0:	9802      	ldr	r0, [sp, #8]
 800dbf2:	f000 fc45 	bl	800e480 <__mcmp>
 800dbf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbf8:	4602      	mov	r2, r0
 800dbfa:	4631      	mov	r1, r6
 800dbfc:	4648      	mov	r0, r9
 800dbfe:	920c      	str	r2, [sp, #48]	@ 0x30
 800dc00:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc02:	f000 fa07 	bl	800e014 <_Bfree>
 800dc06:	9b07      	ldr	r3, [sp, #28]
 800dc08:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dc0a:	9e00      	ldr	r6, [sp, #0]
 800dc0c:	ea42 0103 	orr.w	r1, r2, r3
 800dc10:	9b06      	ldr	r3, [sp, #24]
 800dc12:	4319      	orrs	r1, r3
 800dc14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc16:	d10d      	bne.n	800dc34 <_dtoa_r+0xa44>
 800dc18:	2b39      	cmp	r3, #57	@ 0x39
 800dc1a:	d027      	beq.n	800dc6c <_dtoa_r+0xa7c>
 800dc1c:	9a04      	ldr	r2, [sp, #16]
 800dc1e:	2a00      	cmp	r2, #0
 800dc20:	dd01      	ble.n	800dc26 <_dtoa_r+0xa36>
 800dc22:	9b03      	ldr	r3, [sp, #12]
 800dc24:	3331      	adds	r3, #49	@ 0x31
 800dc26:	f88b 3000 	strb.w	r3, [fp]
 800dc2a:	e52e      	b.n	800d68a <_dtoa_r+0x49a>
 800dc2c:	4628      	mov	r0, r5
 800dc2e:	e7b9      	b.n	800dba4 <_dtoa_r+0x9b4>
 800dc30:	2201      	movs	r2, #1
 800dc32:	e7e2      	b.n	800dbfa <_dtoa_r+0xa0a>
 800dc34:	9904      	ldr	r1, [sp, #16]
 800dc36:	2900      	cmp	r1, #0
 800dc38:	db04      	blt.n	800dc44 <_dtoa_r+0xa54>
 800dc3a:	9807      	ldr	r0, [sp, #28]
 800dc3c:	4301      	orrs	r1, r0
 800dc3e:	9806      	ldr	r0, [sp, #24]
 800dc40:	4301      	orrs	r1, r0
 800dc42:	d120      	bne.n	800dc86 <_dtoa_r+0xa96>
 800dc44:	2a00      	cmp	r2, #0
 800dc46:	ddee      	ble.n	800dc26 <_dtoa_r+0xa36>
 800dc48:	2201      	movs	r2, #1
 800dc4a:	9902      	ldr	r1, [sp, #8]
 800dc4c:	4648      	mov	r0, r9
 800dc4e:	9300      	str	r3, [sp, #0]
 800dc50:	f000 fbaa 	bl	800e3a8 <__lshift>
 800dc54:	4621      	mov	r1, r4
 800dc56:	9002      	str	r0, [sp, #8]
 800dc58:	f000 fc12 	bl	800e480 <__mcmp>
 800dc5c:	2800      	cmp	r0, #0
 800dc5e:	9b00      	ldr	r3, [sp, #0]
 800dc60:	dc02      	bgt.n	800dc68 <_dtoa_r+0xa78>
 800dc62:	d1e0      	bne.n	800dc26 <_dtoa_r+0xa36>
 800dc64:	07da      	lsls	r2, r3, #31
 800dc66:	d5de      	bpl.n	800dc26 <_dtoa_r+0xa36>
 800dc68:	2b39      	cmp	r3, #57	@ 0x39
 800dc6a:	d1da      	bne.n	800dc22 <_dtoa_r+0xa32>
 800dc6c:	2339      	movs	r3, #57	@ 0x39
 800dc6e:	f88b 3000 	strb.w	r3, [fp]
 800dc72:	4633      	mov	r3, r6
 800dc74:	461e      	mov	r6, r3
 800dc76:	3b01      	subs	r3, #1
 800dc78:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dc7c:	2a39      	cmp	r2, #57	@ 0x39
 800dc7e:	d04f      	beq.n	800dd20 <_dtoa_r+0xb30>
 800dc80:	3201      	adds	r2, #1
 800dc82:	701a      	strb	r2, [r3, #0]
 800dc84:	e501      	b.n	800d68a <_dtoa_r+0x49a>
 800dc86:	2a00      	cmp	r2, #0
 800dc88:	dd03      	ble.n	800dc92 <_dtoa_r+0xaa2>
 800dc8a:	2b39      	cmp	r3, #57	@ 0x39
 800dc8c:	d0ee      	beq.n	800dc6c <_dtoa_r+0xa7c>
 800dc8e:	3301      	adds	r3, #1
 800dc90:	e7c9      	b.n	800dc26 <_dtoa_r+0xa36>
 800dc92:	9a00      	ldr	r2, [sp, #0]
 800dc94:	9908      	ldr	r1, [sp, #32]
 800dc96:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dc9a:	428a      	cmp	r2, r1
 800dc9c:	d029      	beq.n	800dcf2 <_dtoa_r+0xb02>
 800dc9e:	2300      	movs	r3, #0
 800dca0:	220a      	movs	r2, #10
 800dca2:	9902      	ldr	r1, [sp, #8]
 800dca4:	4648      	mov	r0, r9
 800dca6:	f000 f9d7 	bl	800e058 <__multadd>
 800dcaa:	42af      	cmp	r7, r5
 800dcac:	9002      	str	r0, [sp, #8]
 800dcae:	f04f 0300 	mov.w	r3, #0
 800dcb2:	f04f 020a 	mov.w	r2, #10
 800dcb6:	4639      	mov	r1, r7
 800dcb8:	4648      	mov	r0, r9
 800dcba:	d107      	bne.n	800dccc <_dtoa_r+0xadc>
 800dcbc:	f000 f9cc 	bl	800e058 <__multadd>
 800dcc0:	4607      	mov	r7, r0
 800dcc2:	4605      	mov	r5, r0
 800dcc4:	9b00      	ldr	r3, [sp, #0]
 800dcc6:	3301      	adds	r3, #1
 800dcc8:	9300      	str	r3, [sp, #0]
 800dcca:	e777      	b.n	800dbbc <_dtoa_r+0x9cc>
 800dccc:	f000 f9c4 	bl	800e058 <__multadd>
 800dcd0:	4629      	mov	r1, r5
 800dcd2:	4607      	mov	r7, r0
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	220a      	movs	r2, #10
 800dcd8:	4648      	mov	r0, r9
 800dcda:	f000 f9bd 	bl	800e058 <__multadd>
 800dcde:	4605      	mov	r5, r0
 800dce0:	e7f0      	b.n	800dcc4 <_dtoa_r+0xad4>
 800dce2:	f1bb 0f00 	cmp.w	fp, #0
 800dce6:	f04f 0700 	mov.w	r7, #0
 800dcea:	bfcc      	ite	gt
 800dcec:	465e      	movgt	r6, fp
 800dcee:	2601      	movle	r6, #1
 800dcf0:	4456      	add	r6, sl
 800dcf2:	2201      	movs	r2, #1
 800dcf4:	9902      	ldr	r1, [sp, #8]
 800dcf6:	4648      	mov	r0, r9
 800dcf8:	9300      	str	r3, [sp, #0]
 800dcfa:	f000 fb55 	bl	800e3a8 <__lshift>
 800dcfe:	4621      	mov	r1, r4
 800dd00:	9002      	str	r0, [sp, #8]
 800dd02:	f000 fbbd 	bl	800e480 <__mcmp>
 800dd06:	2800      	cmp	r0, #0
 800dd08:	dcb3      	bgt.n	800dc72 <_dtoa_r+0xa82>
 800dd0a:	d102      	bne.n	800dd12 <_dtoa_r+0xb22>
 800dd0c:	9b00      	ldr	r3, [sp, #0]
 800dd0e:	07db      	lsls	r3, r3, #31
 800dd10:	d4af      	bmi.n	800dc72 <_dtoa_r+0xa82>
 800dd12:	4633      	mov	r3, r6
 800dd14:	461e      	mov	r6, r3
 800dd16:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd1a:	2a30      	cmp	r2, #48	@ 0x30
 800dd1c:	d0fa      	beq.n	800dd14 <_dtoa_r+0xb24>
 800dd1e:	e4b4      	b.n	800d68a <_dtoa_r+0x49a>
 800dd20:	459a      	cmp	sl, r3
 800dd22:	d1a7      	bne.n	800dc74 <_dtoa_r+0xa84>
 800dd24:	2331      	movs	r3, #49	@ 0x31
 800dd26:	f108 0801 	add.w	r8, r8, #1
 800dd2a:	f88a 3000 	strb.w	r3, [sl]
 800dd2e:	e4ac      	b.n	800d68a <_dtoa_r+0x49a>
 800dd30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dd32:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800dd90 <_dtoa_r+0xba0>
 800dd36:	b11b      	cbz	r3, 800dd40 <_dtoa_r+0xb50>
 800dd38:	f10a 0308 	add.w	r3, sl, #8
 800dd3c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dd3e:	6013      	str	r3, [r2, #0]
 800dd40:	4650      	mov	r0, sl
 800dd42:	b017      	add	sp, #92	@ 0x5c
 800dd44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd48:	9b07      	ldr	r3, [sp, #28]
 800dd4a:	2b01      	cmp	r3, #1
 800dd4c:	f77f ae2d 	ble.w	800d9aa <_dtoa_r+0x7ba>
 800dd50:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dd52:	9308      	str	r3, [sp, #32]
 800dd54:	2001      	movs	r0, #1
 800dd56:	e64c      	b.n	800d9f2 <_dtoa_r+0x802>
 800dd58:	f1bb 0f00 	cmp.w	fp, #0
 800dd5c:	f77f aed8 	ble.w	800db10 <_dtoa_r+0x920>
 800dd60:	4656      	mov	r6, sl
 800dd62:	4621      	mov	r1, r4
 800dd64:	9802      	ldr	r0, [sp, #8]
 800dd66:	f7ff f9b3 	bl	800d0d0 <quorem>
 800dd6a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800dd6e:	f806 3b01 	strb.w	r3, [r6], #1
 800dd72:	eba6 020a 	sub.w	r2, r6, sl
 800dd76:	4593      	cmp	fp, r2
 800dd78:	ddb3      	ble.n	800dce2 <_dtoa_r+0xaf2>
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	220a      	movs	r2, #10
 800dd7e:	9902      	ldr	r1, [sp, #8]
 800dd80:	4648      	mov	r0, r9
 800dd82:	f000 f969 	bl	800e058 <__multadd>
 800dd86:	9002      	str	r0, [sp, #8]
 800dd88:	e7eb      	b.n	800dd62 <_dtoa_r+0xb72>
 800dd8a:	bf00      	nop
 800dd8c:	0800f51c 	.word	0x0800f51c
 800dd90:	0800f4a0 	.word	0x0800f4a0

0800dd94 <_free_r>:
 800dd94:	b538      	push	{r3, r4, r5, lr}
 800dd96:	4605      	mov	r5, r0
 800dd98:	2900      	cmp	r1, #0
 800dd9a:	d041      	beq.n	800de20 <_free_r+0x8c>
 800dd9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dda0:	1f0c      	subs	r4, r1, #4
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	bfb8      	it	lt
 800dda6:	18e4      	addlt	r4, r4, r3
 800dda8:	f000 f8e8 	bl	800df7c <__malloc_lock>
 800ddac:	4a1d      	ldr	r2, [pc, #116]	@ (800de24 <_free_r+0x90>)
 800ddae:	6813      	ldr	r3, [r2, #0]
 800ddb0:	b933      	cbnz	r3, 800ddc0 <_free_r+0x2c>
 800ddb2:	6063      	str	r3, [r4, #4]
 800ddb4:	6014      	str	r4, [r2, #0]
 800ddb6:	4628      	mov	r0, r5
 800ddb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddbc:	f000 b8e4 	b.w	800df88 <__malloc_unlock>
 800ddc0:	42a3      	cmp	r3, r4
 800ddc2:	d908      	bls.n	800ddd6 <_free_r+0x42>
 800ddc4:	6820      	ldr	r0, [r4, #0]
 800ddc6:	1821      	adds	r1, r4, r0
 800ddc8:	428b      	cmp	r3, r1
 800ddca:	bf01      	itttt	eq
 800ddcc:	6819      	ldreq	r1, [r3, #0]
 800ddce:	685b      	ldreq	r3, [r3, #4]
 800ddd0:	1809      	addeq	r1, r1, r0
 800ddd2:	6021      	streq	r1, [r4, #0]
 800ddd4:	e7ed      	b.n	800ddb2 <_free_r+0x1e>
 800ddd6:	461a      	mov	r2, r3
 800ddd8:	685b      	ldr	r3, [r3, #4]
 800ddda:	b10b      	cbz	r3, 800dde0 <_free_r+0x4c>
 800dddc:	42a3      	cmp	r3, r4
 800ddde:	d9fa      	bls.n	800ddd6 <_free_r+0x42>
 800dde0:	6811      	ldr	r1, [r2, #0]
 800dde2:	1850      	adds	r0, r2, r1
 800dde4:	42a0      	cmp	r0, r4
 800dde6:	d10b      	bne.n	800de00 <_free_r+0x6c>
 800dde8:	6820      	ldr	r0, [r4, #0]
 800ddea:	4401      	add	r1, r0
 800ddec:	1850      	adds	r0, r2, r1
 800ddee:	6011      	str	r1, [r2, #0]
 800ddf0:	4283      	cmp	r3, r0
 800ddf2:	d1e0      	bne.n	800ddb6 <_free_r+0x22>
 800ddf4:	6818      	ldr	r0, [r3, #0]
 800ddf6:	685b      	ldr	r3, [r3, #4]
 800ddf8:	4408      	add	r0, r1
 800ddfa:	6053      	str	r3, [r2, #4]
 800ddfc:	6010      	str	r0, [r2, #0]
 800ddfe:	e7da      	b.n	800ddb6 <_free_r+0x22>
 800de00:	d902      	bls.n	800de08 <_free_r+0x74>
 800de02:	230c      	movs	r3, #12
 800de04:	602b      	str	r3, [r5, #0]
 800de06:	e7d6      	b.n	800ddb6 <_free_r+0x22>
 800de08:	6820      	ldr	r0, [r4, #0]
 800de0a:	1821      	adds	r1, r4, r0
 800de0c:	428b      	cmp	r3, r1
 800de0e:	bf02      	ittt	eq
 800de10:	6819      	ldreq	r1, [r3, #0]
 800de12:	685b      	ldreq	r3, [r3, #4]
 800de14:	1809      	addeq	r1, r1, r0
 800de16:	6063      	str	r3, [r4, #4]
 800de18:	bf08      	it	eq
 800de1a:	6021      	streq	r1, [r4, #0]
 800de1c:	6054      	str	r4, [r2, #4]
 800de1e:	e7ca      	b.n	800ddb6 <_free_r+0x22>
 800de20:	bd38      	pop	{r3, r4, r5, pc}
 800de22:	bf00      	nop
 800de24:	20002c3c 	.word	0x20002c3c

0800de28 <malloc>:
 800de28:	4b02      	ldr	r3, [pc, #8]	@ (800de34 <malloc+0xc>)
 800de2a:	4601      	mov	r1, r0
 800de2c:	6818      	ldr	r0, [r3, #0]
 800de2e:	f000 b825 	b.w	800de7c <_malloc_r>
 800de32:	bf00      	nop
 800de34:	2000001c 	.word	0x2000001c

0800de38 <sbrk_aligned>:
 800de38:	b570      	push	{r4, r5, r6, lr}
 800de3a:	4e0f      	ldr	r6, [pc, #60]	@ (800de78 <sbrk_aligned+0x40>)
 800de3c:	460c      	mov	r4, r1
 800de3e:	4605      	mov	r5, r0
 800de40:	6831      	ldr	r1, [r6, #0]
 800de42:	b911      	cbnz	r1, 800de4a <sbrk_aligned+0x12>
 800de44:	f000 fe46 	bl	800ead4 <_sbrk_r>
 800de48:	6030      	str	r0, [r6, #0]
 800de4a:	4621      	mov	r1, r4
 800de4c:	4628      	mov	r0, r5
 800de4e:	f000 fe41 	bl	800ead4 <_sbrk_r>
 800de52:	1c43      	adds	r3, r0, #1
 800de54:	d103      	bne.n	800de5e <sbrk_aligned+0x26>
 800de56:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800de5a:	4620      	mov	r0, r4
 800de5c:	bd70      	pop	{r4, r5, r6, pc}
 800de5e:	1cc4      	adds	r4, r0, #3
 800de60:	f024 0403 	bic.w	r4, r4, #3
 800de64:	42a0      	cmp	r0, r4
 800de66:	d0f8      	beq.n	800de5a <sbrk_aligned+0x22>
 800de68:	1a21      	subs	r1, r4, r0
 800de6a:	4628      	mov	r0, r5
 800de6c:	f000 fe32 	bl	800ead4 <_sbrk_r>
 800de70:	3001      	adds	r0, #1
 800de72:	d1f2      	bne.n	800de5a <sbrk_aligned+0x22>
 800de74:	e7ef      	b.n	800de56 <sbrk_aligned+0x1e>
 800de76:	bf00      	nop
 800de78:	20002c38 	.word	0x20002c38

0800de7c <_malloc_r>:
 800de7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de80:	1ccd      	adds	r5, r1, #3
 800de82:	4606      	mov	r6, r0
 800de84:	f025 0503 	bic.w	r5, r5, #3
 800de88:	3508      	adds	r5, #8
 800de8a:	2d0c      	cmp	r5, #12
 800de8c:	bf38      	it	cc
 800de8e:	250c      	movcc	r5, #12
 800de90:	2d00      	cmp	r5, #0
 800de92:	db01      	blt.n	800de98 <_malloc_r+0x1c>
 800de94:	42a9      	cmp	r1, r5
 800de96:	d904      	bls.n	800dea2 <_malloc_r+0x26>
 800de98:	230c      	movs	r3, #12
 800de9a:	6033      	str	r3, [r6, #0]
 800de9c:	2000      	movs	r0, #0
 800de9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dea2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800df78 <_malloc_r+0xfc>
 800dea6:	f000 f869 	bl	800df7c <__malloc_lock>
 800deaa:	f8d8 3000 	ldr.w	r3, [r8]
 800deae:	461c      	mov	r4, r3
 800deb0:	bb44      	cbnz	r4, 800df04 <_malloc_r+0x88>
 800deb2:	4629      	mov	r1, r5
 800deb4:	4630      	mov	r0, r6
 800deb6:	f7ff ffbf 	bl	800de38 <sbrk_aligned>
 800deba:	1c43      	adds	r3, r0, #1
 800debc:	4604      	mov	r4, r0
 800debe:	d158      	bne.n	800df72 <_malloc_r+0xf6>
 800dec0:	f8d8 4000 	ldr.w	r4, [r8]
 800dec4:	4627      	mov	r7, r4
 800dec6:	2f00      	cmp	r7, #0
 800dec8:	d143      	bne.n	800df52 <_malloc_r+0xd6>
 800deca:	2c00      	cmp	r4, #0
 800decc:	d04b      	beq.n	800df66 <_malloc_r+0xea>
 800dece:	6823      	ldr	r3, [r4, #0]
 800ded0:	4639      	mov	r1, r7
 800ded2:	4630      	mov	r0, r6
 800ded4:	eb04 0903 	add.w	r9, r4, r3
 800ded8:	f000 fdfc 	bl	800ead4 <_sbrk_r>
 800dedc:	4581      	cmp	r9, r0
 800dede:	d142      	bne.n	800df66 <_malloc_r+0xea>
 800dee0:	6821      	ldr	r1, [r4, #0]
 800dee2:	4630      	mov	r0, r6
 800dee4:	1a6d      	subs	r5, r5, r1
 800dee6:	4629      	mov	r1, r5
 800dee8:	f7ff ffa6 	bl	800de38 <sbrk_aligned>
 800deec:	3001      	adds	r0, #1
 800deee:	d03a      	beq.n	800df66 <_malloc_r+0xea>
 800def0:	6823      	ldr	r3, [r4, #0]
 800def2:	442b      	add	r3, r5
 800def4:	6023      	str	r3, [r4, #0]
 800def6:	f8d8 3000 	ldr.w	r3, [r8]
 800defa:	685a      	ldr	r2, [r3, #4]
 800defc:	bb62      	cbnz	r2, 800df58 <_malloc_r+0xdc>
 800defe:	f8c8 7000 	str.w	r7, [r8]
 800df02:	e00f      	b.n	800df24 <_malloc_r+0xa8>
 800df04:	6822      	ldr	r2, [r4, #0]
 800df06:	1b52      	subs	r2, r2, r5
 800df08:	d420      	bmi.n	800df4c <_malloc_r+0xd0>
 800df0a:	2a0b      	cmp	r2, #11
 800df0c:	d917      	bls.n	800df3e <_malloc_r+0xc2>
 800df0e:	1961      	adds	r1, r4, r5
 800df10:	42a3      	cmp	r3, r4
 800df12:	6025      	str	r5, [r4, #0]
 800df14:	bf18      	it	ne
 800df16:	6059      	strne	r1, [r3, #4]
 800df18:	6863      	ldr	r3, [r4, #4]
 800df1a:	bf08      	it	eq
 800df1c:	f8c8 1000 	streq.w	r1, [r8]
 800df20:	5162      	str	r2, [r4, r5]
 800df22:	604b      	str	r3, [r1, #4]
 800df24:	4630      	mov	r0, r6
 800df26:	f000 f82f 	bl	800df88 <__malloc_unlock>
 800df2a:	f104 000b 	add.w	r0, r4, #11
 800df2e:	1d23      	adds	r3, r4, #4
 800df30:	f020 0007 	bic.w	r0, r0, #7
 800df34:	1ac2      	subs	r2, r0, r3
 800df36:	bf1c      	itt	ne
 800df38:	1a1b      	subne	r3, r3, r0
 800df3a:	50a3      	strne	r3, [r4, r2]
 800df3c:	e7af      	b.n	800de9e <_malloc_r+0x22>
 800df3e:	6862      	ldr	r2, [r4, #4]
 800df40:	42a3      	cmp	r3, r4
 800df42:	bf0c      	ite	eq
 800df44:	f8c8 2000 	streq.w	r2, [r8]
 800df48:	605a      	strne	r2, [r3, #4]
 800df4a:	e7eb      	b.n	800df24 <_malloc_r+0xa8>
 800df4c:	4623      	mov	r3, r4
 800df4e:	6864      	ldr	r4, [r4, #4]
 800df50:	e7ae      	b.n	800deb0 <_malloc_r+0x34>
 800df52:	463c      	mov	r4, r7
 800df54:	687f      	ldr	r7, [r7, #4]
 800df56:	e7b6      	b.n	800dec6 <_malloc_r+0x4a>
 800df58:	461a      	mov	r2, r3
 800df5a:	685b      	ldr	r3, [r3, #4]
 800df5c:	42a3      	cmp	r3, r4
 800df5e:	d1fb      	bne.n	800df58 <_malloc_r+0xdc>
 800df60:	2300      	movs	r3, #0
 800df62:	6053      	str	r3, [r2, #4]
 800df64:	e7de      	b.n	800df24 <_malloc_r+0xa8>
 800df66:	230c      	movs	r3, #12
 800df68:	4630      	mov	r0, r6
 800df6a:	6033      	str	r3, [r6, #0]
 800df6c:	f000 f80c 	bl	800df88 <__malloc_unlock>
 800df70:	e794      	b.n	800de9c <_malloc_r+0x20>
 800df72:	6005      	str	r5, [r0, #0]
 800df74:	e7d6      	b.n	800df24 <_malloc_r+0xa8>
 800df76:	bf00      	nop
 800df78:	20002c3c 	.word	0x20002c3c

0800df7c <__malloc_lock>:
 800df7c:	4801      	ldr	r0, [pc, #4]	@ (800df84 <__malloc_lock+0x8>)
 800df7e:	f7ff b88a 	b.w	800d096 <__retarget_lock_acquire_recursive>
 800df82:	bf00      	nop
 800df84:	20002c34 	.word	0x20002c34

0800df88 <__malloc_unlock>:
 800df88:	4801      	ldr	r0, [pc, #4]	@ (800df90 <__malloc_unlock+0x8>)
 800df8a:	f7ff b885 	b.w	800d098 <__retarget_lock_release_recursive>
 800df8e:	bf00      	nop
 800df90:	20002c34 	.word	0x20002c34

0800df94 <_Balloc>:
 800df94:	b570      	push	{r4, r5, r6, lr}
 800df96:	69c6      	ldr	r6, [r0, #28]
 800df98:	4604      	mov	r4, r0
 800df9a:	460d      	mov	r5, r1
 800df9c:	b976      	cbnz	r6, 800dfbc <_Balloc+0x28>
 800df9e:	2010      	movs	r0, #16
 800dfa0:	f7ff ff42 	bl	800de28 <malloc>
 800dfa4:	4602      	mov	r2, r0
 800dfa6:	61e0      	str	r0, [r4, #28]
 800dfa8:	b920      	cbnz	r0, 800dfb4 <_Balloc+0x20>
 800dfaa:	4b18      	ldr	r3, [pc, #96]	@ (800e00c <_Balloc+0x78>)
 800dfac:	216b      	movs	r1, #107	@ 0x6b
 800dfae:	4818      	ldr	r0, [pc, #96]	@ (800e010 <_Balloc+0x7c>)
 800dfb0:	f000 fda0 	bl	800eaf4 <__assert_func>
 800dfb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dfb8:	6006      	str	r6, [r0, #0]
 800dfba:	60c6      	str	r6, [r0, #12]
 800dfbc:	69e6      	ldr	r6, [r4, #28]
 800dfbe:	68f3      	ldr	r3, [r6, #12]
 800dfc0:	b183      	cbz	r3, 800dfe4 <_Balloc+0x50>
 800dfc2:	69e3      	ldr	r3, [r4, #28]
 800dfc4:	68db      	ldr	r3, [r3, #12]
 800dfc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dfca:	b9b8      	cbnz	r0, 800dffc <_Balloc+0x68>
 800dfcc:	2101      	movs	r1, #1
 800dfce:	4620      	mov	r0, r4
 800dfd0:	fa01 f605 	lsl.w	r6, r1, r5
 800dfd4:	1d72      	adds	r2, r6, #5
 800dfd6:	0092      	lsls	r2, r2, #2
 800dfd8:	f000 fdaa 	bl	800eb30 <_calloc_r>
 800dfdc:	b160      	cbz	r0, 800dff8 <_Balloc+0x64>
 800dfde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dfe2:	e00e      	b.n	800e002 <_Balloc+0x6e>
 800dfe4:	2221      	movs	r2, #33	@ 0x21
 800dfe6:	2104      	movs	r1, #4
 800dfe8:	4620      	mov	r0, r4
 800dfea:	f000 fda1 	bl	800eb30 <_calloc_r>
 800dfee:	69e3      	ldr	r3, [r4, #28]
 800dff0:	60f0      	str	r0, [r6, #12]
 800dff2:	68db      	ldr	r3, [r3, #12]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d1e4      	bne.n	800dfc2 <_Balloc+0x2e>
 800dff8:	2000      	movs	r0, #0
 800dffa:	bd70      	pop	{r4, r5, r6, pc}
 800dffc:	6802      	ldr	r2, [r0, #0]
 800dffe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e002:	2300      	movs	r3, #0
 800e004:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e008:	e7f7      	b.n	800dffa <_Balloc+0x66>
 800e00a:	bf00      	nop
 800e00c:	0800f4ad 	.word	0x0800f4ad
 800e010:	0800f52d 	.word	0x0800f52d

0800e014 <_Bfree>:
 800e014:	b570      	push	{r4, r5, r6, lr}
 800e016:	69c6      	ldr	r6, [r0, #28]
 800e018:	4605      	mov	r5, r0
 800e01a:	460c      	mov	r4, r1
 800e01c:	b976      	cbnz	r6, 800e03c <_Bfree+0x28>
 800e01e:	2010      	movs	r0, #16
 800e020:	f7ff ff02 	bl	800de28 <malloc>
 800e024:	4602      	mov	r2, r0
 800e026:	61e8      	str	r0, [r5, #28]
 800e028:	b920      	cbnz	r0, 800e034 <_Bfree+0x20>
 800e02a:	4b09      	ldr	r3, [pc, #36]	@ (800e050 <_Bfree+0x3c>)
 800e02c:	218f      	movs	r1, #143	@ 0x8f
 800e02e:	4809      	ldr	r0, [pc, #36]	@ (800e054 <_Bfree+0x40>)
 800e030:	f000 fd60 	bl	800eaf4 <__assert_func>
 800e034:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e038:	6006      	str	r6, [r0, #0]
 800e03a:	60c6      	str	r6, [r0, #12]
 800e03c:	b13c      	cbz	r4, 800e04e <_Bfree+0x3a>
 800e03e:	69eb      	ldr	r3, [r5, #28]
 800e040:	6862      	ldr	r2, [r4, #4]
 800e042:	68db      	ldr	r3, [r3, #12]
 800e044:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e048:	6021      	str	r1, [r4, #0]
 800e04a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e04e:	bd70      	pop	{r4, r5, r6, pc}
 800e050:	0800f4ad 	.word	0x0800f4ad
 800e054:	0800f52d 	.word	0x0800f52d

0800e058 <__multadd>:
 800e058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e05c:	f101 0c14 	add.w	ip, r1, #20
 800e060:	4607      	mov	r7, r0
 800e062:	460c      	mov	r4, r1
 800e064:	461e      	mov	r6, r3
 800e066:	690d      	ldr	r5, [r1, #16]
 800e068:	2000      	movs	r0, #0
 800e06a:	f8dc 3000 	ldr.w	r3, [ip]
 800e06e:	3001      	adds	r0, #1
 800e070:	b299      	uxth	r1, r3
 800e072:	4285      	cmp	r5, r0
 800e074:	fb02 6101 	mla	r1, r2, r1, r6
 800e078:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e07c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e080:	b289      	uxth	r1, r1
 800e082:	fb02 3306 	mla	r3, r2, r6, r3
 800e086:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e08a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e08e:	f84c 1b04 	str.w	r1, [ip], #4
 800e092:	dcea      	bgt.n	800e06a <__multadd+0x12>
 800e094:	b30e      	cbz	r6, 800e0da <__multadd+0x82>
 800e096:	68a3      	ldr	r3, [r4, #8]
 800e098:	42ab      	cmp	r3, r5
 800e09a:	dc19      	bgt.n	800e0d0 <__multadd+0x78>
 800e09c:	6861      	ldr	r1, [r4, #4]
 800e09e:	4638      	mov	r0, r7
 800e0a0:	3101      	adds	r1, #1
 800e0a2:	f7ff ff77 	bl	800df94 <_Balloc>
 800e0a6:	4680      	mov	r8, r0
 800e0a8:	b928      	cbnz	r0, 800e0b6 <__multadd+0x5e>
 800e0aa:	4602      	mov	r2, r0
 800e0ac:	4b0c      	ldr	r3, [pc, #48]	@ (800e0e0 <__multadd+0x88>)
 800e0ae:	21ba      	movs	r1, #186	@ 0xba
 800e0b0:	480c      	ldr	r0, [pc, #48]	@ (800e0e4 <__multadd+0x8c>)
 800e0b2:	f000 fd1f 	bl	800eaf4 <__assert_func>
 800e0b6:	6922      	ldr	r2, [r4, #16]
 800e0b8:	f104 010c 	add.w	r1, r4, #12
 800e0bc:	300c      	adds	r0, #12
 800e0be:	3202      	adds	r2, #2
 800e0c0:	0092      	lsls	r2, r2, #2
 800e0c2:	f7fe fff8 	bl	800d0b6 <memcpy>
 800e0c6:	4621      	mov	r1, r4
 800e0c8:	4644      	mov	r4, r8
 800e0ca:	4638      	mov	r0, r7
 800e0cc:	f7ff ffa2 	bl	800e014 <_Bfree>
 800e0d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e0d4:	3501      	adds	r5, #1
 800e0d6:	615e      	str	r6, [r3, #20]
 800e0d8:	6125      	str	r5, [r4, #16]
 800e0da:	4620      	mov	r0, r4
 800e0dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0e0:	0800f51c 	.word	0x0800f51c
 800e0e4:	0800f52d 	.word	0x0800f52d

0800e0e8 <__hi0bits>:
 800e0e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e0ec:	4603      	mov	r3, r0
 800e0ee:	bf36      	itet	cc
 800e0f0:	0403      	lslcc	r3, r0, #16
 800e0f2:	2000      	movcs	r0, #0
 800e0f4:	2010      	movcc	r0, #16
 800e0f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e0fa:	bf3c      	itt	cc
 800e0fc:	021b      	lslcc	r3, r3, #8
 800e0fe:	3008      	addcc	r0, #8
 800e100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e104:	bf3c      	itt	cc
 800e106:	011b      	lslcc	r3, r3, #4
 800e108:	3004      	addcc	r0, #4
 800e10a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e10e:	bf3c      	itt	cc
 800e110:	009b      	lslcc	r3, r3, #2
 800e112:	3002      	addcc	r0, #2
 800e114:	2b00      	cmp	r3, #0
 800e116:	db05      	blt.n	800e124 <__hi0bits+0x3c>
 800e118:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e11c:	f100 0001 	add.w	r0, r0, #1
 800e120:	bf08      	it	eq
 800e122:	2020      	moveq	r0, #32
 800e124:	4770      	bx	lr

0800e126 <__lo0bits>:
 800e126:	6803      	ldr	r3, [r0, #0]
 800e128:	4602      	mov	r2, r0
 800e12a:	f013 0007 	ands.w	r0, r3, #7
 800e12e:	d00b      	beq.n	800e148 <__lo0bits+0x22>
 800e130:	07d9      	lsls	r1, r3, #31
 800e132:	d421      	bmi.n	800e178 <__lo0bits+0x52>
 800e134:	0798      	lsls	r0, r3, #30
 800e136:	bf47      	ittee	mi
 800e138:	085b      	lsrmi	r3, r3, #1
 800e13a:	2001      	movmi	r0, #1
 800e13c:	089b      	lsrpl	r3, r3, #2
 800e13e:	2002      	movpl	r0, #2
 800e140:	bf4c      	ite	mi
 800e142:	6013      	strmi	r3, [r2, #0]
 800e144:	6013      	strpl	r3, [r2, #0]
 800e146:	4770      	bx	lr
 800e148:	b299      	uxth	r1, r3
 800e14a:	b909      	cbnz	r1, 800e150 <__lo0bits+0x2a>
 800e14c:	0c1b      	lsrs	r3, r3, #16
 800e14e:	2010      	movs	r0, #16
 800e150:	b2d9      	uxtb	r1, r3
 800e152:	b909      	cbnz	r1, 800e158 <__lo0bits+0x32>
 800e154:	3008      	adds	r0, #8
 800e156:	0a1b      	lsrs	r3, r3, #8
 800e158:	0719      	lsls	r1, r3, #28
 800e15a:	bf04      	itt	eq
 800e15c:	091b      	lsreq	r3, r3, #4
 800e15e:	3004      	addeq	r0, #4
 800e160:	0799      	lsls	r1, r3, #30
 800e162:	bf04      	itt	eq
 800e164:	089b      	lsreq	r3, r3, #2
 800e166:	3002      	addeq	r0, #2
 800e168:	07d9      	lsls	r1, r3, #31
 800e16a:	d403      	bmi.n	800e174 <__lo0bits+0x4e>
 800e16c:	085b      	lsrs	r3, r3, #1
 800e16e:	f100 0001 	add.w	r0, r0, #1
 800e172:	d003      	beq.n	800e17c <__lo0bits+0x56>
 800e174:	6013      	str	r3, [r2, #0]
 800e176:	4770      	bx	lr
 800e178:	2000      	movs	r0, #0
 800e17a:	4770      	bx	lr
 800e17c:	2020      	movs	r0, #32
 800e17e:	4770      	bx	lr

0800e180 <__i2b>:
 800e180:	b510      	push	{r4, lr}
 800e182:	460c      	mov	r4, r1
 800e184:	2101      	movs	r1, #1
 800e186:	f7ff ff05 	bl	800df94 <_Balloc>
 800e18a:	4602      	mov	r2, r0
 800e18c:	b928      	cbnz	r0, 800e19a <__i2b+0x1a>
 800e18e:	4b05      	ldr	r3, [pc, #20]	@ (800e1a4 <__i2b+0x24>)
 800e190:	f240 1145 	movw	r1, #325	@ 0x145
 800e194:	4804      	ldr	r0, [pc, #16]	@ (800e1a8 <__i2b+0x28>)
 800e196:	f000 fcad 	bl	800eaf4 <__assert_func>
 800e19a:	2301      	movs	r3, #1
 800e19c:	6144      	str	r4, [r0, #20]
 800e19e:	6103      	str	r3, [r0, #16]
 800e1a0:	bd10      	pop	{r4, pc}
 800e1a2:	bf00      	nop
 800e1a4:	0800f51c 	.word	0x0800f51c
 800e1a8:	0800f52d 	.word	0x0800f52d

0800e1ac <__multiply>:
 800e1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b0:	4617      	mov	r7, r2
 800e1b2:	690a      	ldr	r2, [r1, #16]
 800e1b4:	4689      	mov	r9, r1
 800e1b6:	b085      	sub	sp, #20
 800e1b8:	693b      	ldr	r3, [r7, #16]
 800e1ba:	429a      	cmp	r2, r3
 800e1bc:	bfa2      	ittt	ge
 800e1be:	463b      	movge	r3, r7
 800e1c0:	460f      	movge	r7, r1
 800e1c2:	4699      	movge	r9, r3
 800e1c4:	693d      	ldr	r5, [r7, #16]
 800e1c6:	68bb      	ldr	r3, [r7, #8]
 800e1c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e1cc:	6879      	ldr	r1, [r7, #4]
 800e1ce:	eb05 060a 	add.w	r6, r5, sl
 800e1d2:	42b3      	cmp	r3, r6
 800e1d4:	bfb8      	it	lt
 800e1d6:	3101      	addlt	r1, #1
 800e1d8:	f7ff fedc 	bl	800df94 <_Balloc>
 800e1dc:	b930      	cbnz	r0, 800e1ec <__multiply+0x40>
 800e1de:	4602      	mov	r2, r0
 800e1e0:	4b42      	ldr	r3, [pc, #264]	@ (800e2ec <__multiply+0x140>)
 800e1e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e1e6:	4842      	ldr	r0, [pc, #264]	@ (800e2f0 <__multiply+0x144>)
 800e1e8:	f000 fc84 	bl	800eaf4 <__assert_func>
 800e1ec:	f100 0414 	add.w	r4, r0, #20
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e1f6:	4623      	mov	r3, r4
 800e1f8:	4573      	cmp	r3, lr
 800e1fa:	d320      	bcc.n	800e23e <__multiply+0x92>
 800e1fc:	f107 0814 	add.w	r8, r7, #20
 800e200:	f109 0114 	add.w	r1, r9, #20
 800e204:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e208:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e20c:	9302      	str	r3, [sp, #8]
 800e20e:	1beb      	subs	r3, r5, r7
 800e210:	3715      	adds	r7, #21
 800e212:	3b15      	subs	r3, #21
 800e214:	f023 0303 	bic.w	r3, r3, #3
 800e218:	3304      	adds	r3, #4
 800e21a:	42bd      	cmp	r5, r7
 800e21c:	bf38      	it	cc
 800e21e:	2304      	movcc	r3, #4
 800e220:	9301      	str	r3, [sp, #4]
 800e222:	9b02      	ldr	r3, [sp, #8]
 800e224:	9103      	str	r1, [sp, #12]
 800e226:	428b      	cmp	r3, r1
 800e228:	d80c      	bhi.n	800e244 <__multiply+0x98>
 800e22a:	2e00      	cmp	r6, #0
 800e22c:	dd03      	ble.n	800e236 <__multiply+0x8a>
 800e22e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e232:	2b00      	cmp	r3, #0
 800e234:	d057      	beq.n	800e2e6 <__multiply+0x13a>
 800e236:	6106      	str	r6, [r0, #16]
 800e238:	b005      	add	sp, #20
 800e23a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e23e:	f843 2b04 	str.w	r2, [r3], #4
 800e242:	e7d9      	b.n	800e1f8 <__multiply+0x4c>
 800e244:	f8b1 a000 	ldrh.w	sl, [r1]
 800e248:	f1ba 0f00 	cmp.w	sl, #0
 800e24c:	d021      	beq.n	800e292 <__multiply+0xe6>
 800e24e:	46c4      	mov	ip, r8
 800e250:	46a1      	mov	r9, r4
 800e252:	2700      	movs	r7, #0
 800e254:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e258:	f8d9 3000 	ldr.w	r3, [r9]
 800e25c:	fa1f fb82 	uxth.w	fp, r2
 800e260:	4565      	cmp	r5, ip
 800e262:	b29b      	uxth	r3, r3
 800e264:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800e268:	fb0a 330b 	mla	r3, sl, fp, r3
 800e26c:	443b      	add	r3, r7
 800e26e:	f8d9 7000 	ldr.w	r7, [r9]
 800e272:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800e276:	fb0a 7202 	mla	r2, sl, r2, r7
 800e27a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e27e:	b29b      	uxth	r3, r3
 800e280:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e284:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e288:	f849 3b04 	str.w	r3, [r9], #4
 800e28c:	d8e2      	bhi.n	800e254 <__multiply+0xa8>
 800e28e:	9b01      	ldr	r3, [sp, #4]
 800e290:	50e7      	str	r7, [r4, r3]
 800e292:	9b03      	ldr	r3, [sp, #12]
 800e294:	3104      	adds	r1, #4
 800e296:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e29a:	f1b9 0f00 	cmp.w	r9, #0
 800e29e:	d020      	beq.n	800e2e2 <__multiply+0x136>
 800e2a0:	6823      	ldr	r3, [r4, #0]
 800e2a2:	4647      	mov	r7, r8
 800e2a4:	46a4      	mov	ip, r4
 800e2a6:	f04f 0a00 	mov.w	sl, #0
 800e2aa:	f8b7 b000 	ldrh.w	fp, [r7]
 800e2ae:	b29b      	uxth	r3, r3
 800e2b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e2b4:	fb09 220b 	mla	r2, r9, fp, r2
 800e2b8:	4452      	add	r2, sl
 800e2ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2be:	f84c 3b04 	str.w	r3, [ip], #4
 800e2c2:	f857 3b04 	ldr.w	r3, [r7], #4
 800e2c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e2ca:	f8bc 3000 	ldrh.w	r3, [ip]
 800e2ce:	42bd      	cmp	r5, r7
 800e2d0:	fb09 330a 	mla	r3, r9, sl, r3
 800e2d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e2d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e2dc:	d8e5      	bhi.n	800e2aa <__multiply+0xfe>
 800e2de:	9a01      	ldr	r2, [sp, #4]
 800e2e0:	50a3      	str	r3, [r4, r2]
 800e2e2:	3404      	adds	r4, #4
 800e2e4:	e79d      	b.n	800e222 <__multiply+0x76>
 800e2e6:	3e01      	subs	r6, #1
 800e2e8:	e79f      	b.n	800e22a <__multiply+0x7e>
 800e2ea:	bf00      	nop
 800e2ec:	0800f51c 	.word	0x0800f51c
 800e2f0:	0800f52d 	.word	0x0800f52d

0800e2f4 <__pow5mult>:
 800e2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2f8:	4615      	mov	r5, r2
 800e2fa:	f012 0203 	ands.w	r2, r2, #3
 800e2fe:	4607      	mov	r7, r0
 800e300:	460e      	mov	r6, r1
 800e302:	d007      	beq.n	800e314 <__pow5mult+0x20>
 800e304:	3a01      	subs	r2, #1
 800e306:	4c25      	ldr	r4, [pc, #148]	@ (800e39c <__pow5mult+0xa8>)
 800e308:	2300      	movs	r3, #0
 800e30a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e30e:	f7ff fea3 	bl	800e058 <__multadd>
 800e312:	4606      	mov	r6, r0
 800e314:	10ad      	asrs	r5, r5, #2
 800e316:	d03d      	beq.n	800e394 <__pow5mult+0xa0>
 800e318:	69fc      	ldr	r4, [r7, #28]
 800e31a:	b97c      	cbnz	r4, 800e33c <__pow5mult+0x48>
 800e31c:	2010      	movs	r0, #16
 800e31e:	f7ff fd83 	bl	800de28 <malloc>
 800e322:	4602      	mov	r2, r0
 800e324:	61f8      	str	r0, [r7, #28]
 800e326:	b928      	cbnz	r0, 800e334 <__pow5mult+0x40>
 800e328:	4b1d      	ldr	r3, [pc, #116]	@ (800e3a0 <__pow5mult+0xac>)
 800e32a:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e32e:	481d      	ldr	r0, [pc, #116]	@ (800e3a4 <__pow5mult+0xb0>)
 800e330:	f000 fbe0 	bl	800eaf4 <__assert_func>
 800e334:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e338:	6004      	str	r4, [r0, #0]
 800e33a:	60c4      	str	r4, [r0, #12]
 800e33c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e340:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e344:	b94c      	cbnz	r4, 800e35a <__pow5mult+0x66>
 800e346:	f240 2171 	movw	r1, #625	@ 0x271
 800e34a:	4638      	mov	r0, r7
 800e34c:	f7ff ff18 	bl	800e180 <__i2b>
 800e350:	2300      	movs	r3, #0
 800e352:	4604      	mov	r4, r0
 800e354:	f8c8 0008 	str.w	r0, [r8, #8]
 800e358:	6003      	str	r3, [r0, #0]
 800e35a:	f04f 0900 	mov.w	r9, #0
 800e35e:	07eb      	lsls	r3, r5, #31
 800e360:	d50a      	bpl.n	800e378 <__pow5mult+0x84>
 800e362:	4631      	mov	r1, r6
 800e364:	4622      	mov	r2, r4
 800e366:	4638      	mov	r0, r7
 800e368:	f7ff ff20 	bl	800e1ac <__multiply>
 800e36c:	4680      	mov	r8, r0
 800e36e:	4631      	mov	r1, r6
 800e370:	4638      	mov	r0, r7
 800e372:	4646      	mov	r6, r8
 800e374:	f7ff fe4e 	bl	800e014 <_Bfree>
 800e378:	106d      	asrs	r5, r5, #1
 800e37a:	d00b      	beq.n	800e394 <__pow5mult+0xa0>
 800e37c:	6820      	ldr	r0, [r4, #0]
 800e37e:	b938      	cbnz	r0, 800e390 <__pow5mult+0x9c>
 800e380:	4622      	mov	r2, r4
 800e382:	4621      	mov	r1, r4
 800e384:	4638      	mov	r0, r7
 800e386:	f7ff ff11 	bl	800e1ac <__multiply>
 800e38a:	6020      	str	r0, [r4, #0]
 800e38c:	f8c0 9000 	str.w	r9, [r0]
 800e390:	4604      	mov	r4, r0
 800e392:	e7e4      	b.n	800e35e <__pow5mult+0x6a>
 800e394:	4630      	mov	r0, r6
 800e396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e39a:	bf00      	nop
 800e39c:	0800f5e0 	.word	0x0800f5e0
 800e3a0:	0800f4ad 	.word	0x0800f4ad
 800e3a4:	0800f52d 	.word	0x0800f52d

0800e3a8 <__lshift>:
 800e3a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3ac:	460c      	mov	r4, r1
 800e3ae:	4607      	mov	r7, r0
 800e3b0:	4691      	mov	r9, r2
 800e3b2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e3b6:	6923      	ldr	r3, [r4, #16]
 800e3b8:	6849      	ldr	r1, [r1, #4]
 800e3ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e3be:	68a3      	ldr	r3, [r4, #8]
 800e3c0:	f108 0601 	add.w	r6, r8, #1
 800e3c4:	42b3      	cmp	r3, r6
 800e3c6:	db0b      	blt.n	800e3e0 <__lshift+0x38>
 800e3c8:	4638      	mov	r0, r7
 800e3ca:	f7ff fde3 	bl	800df94 <_Balloc>
 800e3ce:	4605      	mov	r5, r0
 800e3d0:	b948      	cbnz	r0, 800e3e6 <__lshift+0x3e>
 800e3d2:	4602      	mov	r2, r0
 800e3d4:	4b28      	ldr	r3, [pc, #160]	@ (800e478 <__lshift+0xd0>)
 800e3d6:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e3da:	4828      	ldr	r0, [pc, #160]	@ (800e47c <__lshift+0xd4>)
 800e3dc:	f000 fb8a 	bl	800eaf4 <__assert_func>
 800e3e0:	3101      	adds	r1, #1
 800e3e2:	005b      	lsls	r3, r3, #1
 800e3e4:	e7ee      	b.n	800e3c4 <__lshift+0x1c>
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	f100 0114 	add.w	r1, r0, #20
 800e3ec:	f100 0210 	add.w	r2, r0, #16
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	4553      	cmp	r3, sl
 800e3f4:	db33      	blt.n	800e45e <__lshift+0xb6>
 800e3f6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e3fa:	f104 0314 	add.w	r3, r4, #20
 800e3fe:	6920      	ldr	r0, [r4, #16]
 800e400:	f019 091f 	ands.w	r9, r9, #31
 800e404:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e408:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e40c:	d02b      	beq.n	800e466 <__lshift+0xbe>
 800e40e:	f1c9 0e20 	rsb	lr, r9, #32
 800e412:	468a      	mov	sl, r1
 800e414:	2200      	movs	r2, #0
 800e416:	6818      	ldr	r0, [r3, #0]
 800e418:	fa00 f009 	lsl.w	r0, r0, r9
 800e41c:	4310      	orrs	r0, r2
 800e41e:	f84a 0b04 	str.w	r0, [sl], #4
 800e422:	f853 2b04 	ldr.w	r2, [r3], #4
 800e426:	459c      	cmp	ip, r3
 800e428:	fa22 f20e 	lsr.w	r2, r2, lr
 800e42c:	d8f3      	bhi.n	800e416 <__lshift+0x6e>
 800e42e:	ebac 0304 	sub.w	r3, ip, r4
 800e432:	f104 0015 	add.w	r0, r4, #21
 800e436:	3b15      	subs	r3, #21
 800e438:	f023 0303 	bic.w	r3, r3, #3
 800e43c:	3304      	adds	r3, #4
 800e43e:	4560      	cmp	r0, ip
 800e440:	bf88      	it	hi
 800e442:	2304      	movhi	r3, #4
 800e444:	50ca      	str	r2, [r1, r3]
 800e446:	b10a      	cbz	r2, 800e44c <__lshift+0xa4>
 800e448:	f108 0602 	add.w	r6, r8, #2
 800e44c:	3e01      	subs	r6, #1
 800e44e:	4638      	mov	r0, r7
 800e450:	4621      	mov	r1, r4
 800e452:	612e      	str	r6, [r5, #16]
 800e454:	f7ff fdde 	bl	800e014 <_Bfree>
 800e458:	4628      	mov	r0, r5
 800e45a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e45e:	3301      	adds	r3, #1
 800e460:	f842 0f04 	str.w	r0, [r2, #4]!
 800e464:	e7c5      	b.n	800e3f2 <__lshift+0x4a>
 800e466:	3904      	subs	r1, #4
 800e468:	f853 2b04 	ldr.w	r2, [r3], #4
 800e46c:	459c      	cmp	ip, r3
 800e46e:	f841 2f04 	str.w	r2, [r1, #4]!
 800e472:	d8f9      	bhi.n	800e468 <__lshift+0xc0>
 800e474:	e7ea      	b.n	800e44c <__lshift+0xa4>
 800e476:	bf00      	nop
 800e478:	0800f51c 	.word	0x0800f51c
 800e47c:	0800f52d 	.word	0x0800f52d

0800e480 <__mcmp>:
 800e480:	4603      	mov	r3, r0
 800e482:	690a      	ldr	r2, [r1, #16]
 800e484:	6900      	ldr	r0, [r0, #16]
 800e486:	1a80      	subs	r0, r0, r2
 800e488:	b530      	push	{r4, r5, lr}
 800e48a:	d10e      	bne.n	800e4aa <__mcmp+0x2a>
 800e48c:	3314      	adds	r3, #20
 800e48e:	3114      	adds	r1, #20
 800e490:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e494:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e498:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e49c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e4a0:	4295      	cmp	r5, r2
 800e4a2:	d003      	beq.n	800e4ac <__mcmp+0x2c>
 800e4a4:	d205      	bcs.n	800e4b2 <__mcmp+0x32>
 800e4a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e4aa:	bd30      	pop	{r4, r5, pc}
 800e4ac:	42a3      	cmp	r3, r4
 800e4ae:	d3f3      	bcc.n	800e498 <__mcmp+0x18>
 800e4b0:	e7fb      	b.n	800e4aa <__mcmp+0x2a>
 800e4b2:	2001      	movs	r0, #1
 800e4b4:	e7f9      	b.n	800e4aa <__mcmp+0x2a>
	...

0800e4b8 <__mdiff>:
 800e4b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4bc:	4689      	mov	r9, r1
 800e4be:	4606      	mov	r6, r0
 800e4c0:	4611      	mov	r1, r2
 800e4c2:	4614      	mov	r4, r2
 800e4c4:	4648      	mov	r0, r9
 800e4c6:	f7ff ffdb 	bl	800e480 <__mcmp>
 800e4ca:	1e05      	subs	r5, r0, #0
 800e4cc:	d112      	bne.n	800e4f4 <__mdiff+0x3c>
 800e4ce:	4629      	mov	r1, r5
 800e4d0:	4630      	mov	r0, r6
 800e4d2:	f7ff fd5f 	bl	800df94 <_Balloc>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	b928      	cbnz	r0, 800e4e6 <__mdiff+0x2e>
 800e4da:	4b41      	ldr	r3, [pc, #260]	@ (800e5e0 <__mdiff+0x128>)
 800e4dc:	f240 2137 	movw	r1, #567	@ 0x237
 800e4e0:	4840      	ldr	r0, [pc, #256]	@ (800e5e4 <__mdiff+0x12c>)
 800e4e2:	f000 fb07 	bl	800eaf4 <__assert_func>
 800e4e6:	2301      	movs	r3, #1
 800e4e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e4ec:	4610      	mov	r0, r2
 800e4ee:	b003      	add	sp, #12
 800e4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4f4:	bfbc      	itt	lt
 800e4f6:	464b      	movlt	r3, r9
 800e4f8:	46a1      	movlt	r9, r4
 800e4fa:	4630      	mov	r0, r6
 800e4fc:	bfb8      	it	lt
 800e4fe:	2501      	movlt	r5, #1
 800e500:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e504:	bfb4      	ite	lt
 800e506:	461c      	movlt	r4, r3
 800e508:	2500      	movge	r5, #0
 800e50a:	f7ff fd43 	bl	800df94 <_Balloc>
 800e50e:	4602      	mov	r2, r0
 800e510:	b918      	cbnz	r0, 800e51a <__mdiff+0x62>
 800e512:	4b33      	ldr	r3, [pc, #204]	@ (800e5e0 <__mdiff+0x128>)
 800e514:	f240 2145 	movw	r1, #581	@ 0x245
 800e518:	e7e2      	b.n	800e4e0 <__mdiff+0x28>
 800e51a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e51e:	f104 0e14 	add.w	lr, r4, #20
 800e522:	6926      	ldr	r6, [r4, #16]
 800e524:	f100 0b14 	add.w	fp, r0, #20
 800e528:	60c5      	str	r5, [r0, #12]
 800e52a:	f109 0514 	add.w	r5, r9, #20
 800e52e:	f109 0310 	add.w	r3, r9, #16
 800e532:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e536:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e53a:	46d9      	mov	r9, fp
 800e53c:	f04f 0c00 	mov.w	ip, #0
 800e540:	9301      	str	r3, [sp, #4]
 800e542:	9b01      	ldr	r3, [sp, #4]
 800e544:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e548:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e54c:	4576      	cmp	r6, lr
 800e54e:	9301      	str	r3, [sp, #4]
 800e550:	fa1f f38a 	uxth.w	r3, sl
 800e554:	4619      	mov	r1, r3
 800e556:	b283      	uxth	r3, r0
 800e558:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800e55c:	eba1 0303 	sub.w	r3, r1, r3
 800e560:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e564:	4463      	add	r3, ip
 800e566:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e56a:	b29b      	uxth	r3, r3
 800e56c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e570:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e574:	f849 3b04 	str.w	r3, [r9], #4
 800e578:	d8e3      	bhi.n	800e542 <__mdiff+0x8a>
 800e57a:	1b33      	subs	r3, r6, r4
 800e57c:	3415      	adds	r4, #21
 800e57e:	3b15      	subs	r3, #21
 800e580:	f023 0303 	bic.w	r3, r3, #3
 800e584:	3304      	adds	r3, #4
 800e586:	42a6      	cmp	r6, r4
 800e588:	bf38      	it	cc
 800e58a:	2304      	movcc	r3, #4
 800e58c:	441d      	add	r5, r3
 800e58e:	445b      	add	r3, fp
 800e590:	462c      	mov	r4, r5
 800e592:	461e      	mov	r6, r3
 800e594:	4544      	cmp	r4, r8
 800e596:	d30e      	bcc.n	800e5b6 <__mdiff+0xfe>
 800e598:	f108 0103 	add.w	r1, r8, #3
 800e59c:	1b49      	subs	r1, r1, r5
 800e59e:	3d03      	subs	r5, #3
 800e5a0:	f021 0103 	bic.w	r1, r1, #3
 800e5a4:	45a8      	cmp	r8, r5
 800e5a6:	bf38      	it	cc
 800e5a8:	2100      	movcc	r1, #0
 800e5aa:	440b      	add	r3, r1
 800e5ac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e5b0:	b199      	cbz	r1, 800e5da <__mdiff+0x122>
 800e5b2:	6117      	str	r7, [r2, #16]
 800e5b4:	e79a      	b.n	800e4ec <__mdiff+0x34>
 800e5b6:	f854 1b04 	ldr.w	r1, [r4], #4
 800e5ba:	46e6      	mov	lr, ip
 800e5bc:	fa1f fc81 	uxth.w	ip, r1
 800e5c0:	0c08      	lsrs	r0, r1, #16
 800e5c2:	4471      	add	r1, lr
 800e5c4:	44f4      	add	ip, lr
 800e5c6:	b289      	uxth	r1, r1
 800e5c8:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e5cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e5d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e5d4:	f846 1b04 	str.w	r1, [r6], #4
 800e5d8:	e7dc      	b.n	800e594 <__mdiff+0xdc>
 800e5da:	3f01      	subs	r7, #1
 800e5dc:	e7e6      	b.n	800e5ac <__mdiff+0xf4>
 800e5de:	bf00      	nop
 800e5e0:	0800f51c 	.word	0x0800f51c
 800e5e4:	0800f52d 	.word	0x0800f52d

0800e5e8 <__d2b>:
 800e5e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e5ec:	460f      	mov	r7, r1
 800e5ee:	2101      	movs	r1, #1
 800e5f0:	4616      	mov	r6, r2
 800e5f2:	ec59 8b10 	vmov	r8, r9, d0
 800e5f6:	f7ff fccd 	bl	800df94 <_Balloc>
 800e5fa:	4604      	mov	r4, r0
 800e5fc:	b930      	cbnz	r0, 800e60c <__d2b+0x24>
 800e5fe:	4602      	mov	r2, r0
 800e600:	4b23      	ldr	r3, [pc, #140]	@ (800e690 <__d2b+0xa8>)
 800e602:	f240 310f 	movw	r1, #783	@ 0x30f
 800e606:	4823      	ldr	r0, [pc, #140]	@ (800e694 <__d2b+0xac>)
 800e608:	f000 fa74 	bl	800eaf4 <__assert_func>
 800e60c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e610:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e614:	b10d      	cbz	r5, 800e61a <__d2b+0x32>
 800e616:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e61a:	9301      	str	r3, [sp, #4]
 800e61c:	f1b8 0300 	subs.w	r3, r8, #0
 800e620:	d023      	beq.n	800e66a <__d2b+0x82>
 800e622:	4668      	mov	r0, sp
 800e624:	9300      	str	r3, [sp, #0]
 800e626:	f7ff fd7e 	bl	800e126 <__lo0bits>
 800e62a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e62e:	b1d0      	cbz	r0, 800e666 <__d2b+0x7e>
 800e630:	f1c0 0320 	rsb	r3, r0, #32
 800e634:	fa02 f303 	lsl.w	r3, r2, r3
 800e638:	40c2      	lsrs	r2, r0
 800e63a:	430b      	orrs	r3, r1
 800e63c:	9201      	str	r2, [sp, #4]
 800e63e:	6163      	str	r3, [r4, #20]
 800e640:	9b01      	ldr	r3, [sp, #4]
 800e642:	2b00      	cmp	r3, #0
 800e644:	61a3      	str	r3, [r4, #24]
 800e646:	bf0c      	ite	eq
 800e648:	2201      	moveq	r2, #1
 800e64a:	2202      	movne	r2, #2
 800e64c:	6122      	str	r2, [r4, #16]
 800e64e:	b1a5      	cbz	r5, 800e67a <__d2b+0x92>
 800e650:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e654:	4405      	add	r5, r0
 800e656:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e65a:	603d      	str	r5, [r7, #0]
 800e65c:	6030      	str	r0, [r6, #0]
 800e65e:	4620      	mov	r0, r4
 800e660:	b003      	add	sp, #12
 800e662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e666:	6161      	str	r1, [r4, #20]
 800e668:	e7ea      	b.n	800e640 <__d2b+0x58>
 800e66a:	a801      	add	r0, sp, #4
 800e66c:	f7ff fd5b 	bl	800e126 <__lo0bits>
 800e670:	9b01      	ldr	r3, [sp, #4]
 800e672:	3020      	adds	r0, #32
 800e674:	2201      	movs	r2, #1
 800e676:	6163      	str	r3, [r4, #20]
 800e678:	e7e8      	b.n	800e64c <__d2b+0x64>
 800e67a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e67e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e682:	6038      	str	r0, [r7, #0]
 800e684:	6918      	ldr	r0, [r3, #16]
 800e686:	f7ff fd2f 	bl	800e0e8 <__hi0bits>
 800e68a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e68e:	e7e5      	b.n	800e65c <__d2b+0x74>
 800e690:	0800f51c 	.word	0x0800f51c
 800e694:	0800f52d 	.word	0x0800f52d

0800e698 <__ssputs_r>:
 800e698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e69c:	461f      	mov	r7, r3
 800e69e:	688e      	ldr	r6, [r1, #8]
 800e6a0:	4682      	mov	sl, r0
 800e6a2:	460c      	mov	r4, r1
 800e6a4:	42be      	cmp	r6, r7
 800e6a6:	4690      	mov	r8, r2
 800e6a8:	680b      	ldr	r3, [r1, #0]
 800e6aa:	d82d      	bhi.n	800e708 <__ssputs_r+0x70>
 800e6ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e6b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e6b4:	d026      	beq.n	800e704 <__ssputs_r+0x6c>
 800e6b6:	6965      	ldr	r5, [r4, #20]
 800e6b8:	6909      	ldr	r1, [r1, #16]
 800e6ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e6be:	eba3 0901 	sub.w	r9, r3, r1
 800e6c2:	1c7b      	adds	r3, r7, #1
 800e6c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e6c8:	444b      	add	r3, r9
 800e6ca:	106d      	asrs	r5, r5, #1
 800e6cc:	429d      	cmp	r5, r3
 800e6ce:	bf38      	it	cc
 800e6d0:	461d      	movcc	r5, r3
 800e6d2:	0553      	lsls	r3, r2, #21
 800e6d4:	d527      	bpl.n	800e726 <__ssputs_r+0x8e>
 800e6d6:	4629      	mov	r1, r5
 800e6d8:	f7ff fbd0 	bl	800de7c <_malloc_r>
 800e6dc:	4606      	mov	r6, r0
 800e6de:	b360      	cbz	r0, 800e73a <__ssputs_r+0xa2>
 800e6e0:	464a      	mov	r2, r9
 800e6e2:	6921      	ldr	r1, [r4, #16]
 800e6e4:	f7fe fce7 	bl	800d0b6 <memcpy>
 800e6e8:	89a3      	ldrh	r3, [r4, #12]
 800e6ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e6ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6f2:	81a3      	strh	r3, [r4, #12]
 800e6f4:	6126      	str	r6, [r4, #16]
 800e6f6:	444e      	add	r6, r9
 800e6f8:	6165      	str	r5, [r4, #20]
 800e6fa:	eba5 0509 	sub.w	r5, r5, r9
 800e6fe:	6026      	str	r6, [r4, #0]
 800e700:	463e      	mov	r6, r7
 800e702:	60a5      	str	r5, [r4, #8]
 800e704:	42be      	cmp	r6, r7
 800e706:	d900      	bls.n	800e70a <__ssputs_r+0x72>
 800e708:	463e      	mov	r6, r7
 800e70a:	4632      	mov	r2, r6
 800e70c:	4641      	mov	r1, r8
 800e70e:	6820      	ldr	r0, [r4, #0]
 800e710:	f000 f9c6 	bl	800eaa0 <memmove>
 800e714:	68a3      	ldr	r3, [r4, #8]
 800e716:	2000      	movs	r0, #0
 800e718:	1b9b      	subs	r3, r3, r6
 800e71a:	60a3      	str	r3, [r4, #8]
 800e71c:	6823      	ldr	r3, [r4, #0]
 800e71e:	4433      	add	r3, r6
 800e720:	6023      	str	r3, [r4, #0]
 800e722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e726:	462a      	mov	r2, r5
 800e728:	f000 fa28 	bl	800eb7c <_realloc_r>
 800e72c:	4606      	mov	r6, r0
 800e72e:	2800      	cmp	r0, #0
 800e730:	d1e0      	bne.n	800e6f4 <__ssputs_r+0x5c>
 800e732:	6921      	ldr	r1, [r4, #16]
 800e734:	4650      	mov	r0, sl
 800e736:	f7ff fb2d 	bl	800dd94 <_free_r>
 800e73a:	230c      	movs	r3, #12
 800e73c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e740:	f8ca 3000 	str.w	r3, [sl]
 800e744:	89a3      	ldrh	r3, [r4, #12]
 800e746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e74a:	81a3      	strh	r3, [r4, #12]
 800e74c:	e7e9      	b.n	800e722 <__ssputs_r+0x8a>
	...

0800e750 <_svfiprintf_r>:
 800e750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e754:	4698      	mov	r8, r3
 800e756:	898b      	ldrh	r3, [r1, #12]
 800e758:	b09d      	sub	sp, #116	@ 0x74
 800e75a:	4607      	mov	r7, r0
 800e75c:	061b      	lsls	r3, r3, #24
 800e75e:	460d      	mov	r5, r1
 800e760:	4614      	mov	r4, r2
 800e762:	d510      	bpl.n	800e786 <_svfiprintf_r+0x36>
 800e764:	690b      	ldr	r3, [r1, #16]
 800e766:	b973      	cbnz	r3, 800e786 <_svfiprintf_r+0x36>
 800e768:	2140      	movs	r1, #64	@ 0x40
 800e76a:	f7ff fb87 	bl	800de7c <_malloc_r>
 800e76e:	6028      	str	r0, [r5, #0]
 800e770:	6128      	str	r0, [r5, #16]
 800e772:	b930      	cbnz	r0, 800e782 <_svfiprintf_r+0x32>
 800e774:	230c      	movs	r3, #12
 800e776:	603b      	str	r3, [r7, #0]
 800e778:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e77c:	b01d      	add	sp, #116	@ 0x74
 800e77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e782:	2340      	movs	r3, #64	@ 0x40
 800e784:	616b      	str	r3, [r5, #20]
 800e786:	2300      	movs	r3, #0
 800e788:	f8cd 800c 	str.w	r8, [sp, #12]
 800e78c:	f04f 0901 	mov.w	r9, #1
 800e790:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800e934 <_svfiprintf_r+0x1e4>
 800e794:	9309      	str	r3, [sp, #36]	@ 0x24
 800e796:	2320      	movs	r3, #32
 800e798:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e79c:	2330      	movs	r3, #48	@ 0x30
 800e79e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e7a2:	4623      	mov	r3, r4
 800e7a4:	469a      	mov	sl, r3
 800e7a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7aa:	b10a      	cbz	r2, 800e7b0 <_svfiprintf_r+0x60>
 800e7ac:	2a25      	cmp	r2, #37	@ 0x25
 800e7ae:	d1f9      	bne.n	800e7a4 <_svfiprintf_r+0x54>
 800e7b0:	ebba 0b04 	subs.w	fp, sl, r4
 800e7b4:	d00b      	beq.n	800e7ce <_svfiprintf_r+0x7e>
 800e7b6:	465b      	mov	r3, fp
 800e7b8:	4622      	mov	r2, r4
 800e7ba:	4629      	mov	r1, r5
 800e7bc:	4638      	mov	r0, r7
 800e7be:	f7ff ff6b 	bl	800e698 <__ssputs_r>
 800e7c2:	3001      	adds	r0, #1
 800e7c4:	f000 80a7 	beq.w	800e916 <_svfiprintf_r+0x1c6>
 800e7c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7ca:	445a      	add	r2, fp
 800e7cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7ce:	f89a 3000 	ldrb.w	r3, [sl]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	f000 809f 	beq.w	800e916 <_svfiprintf_r+0x1c6>
 800e7d8:	2300      	movs	r3, #0
 800e7da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e7de:	f10a 0a01 	add.w	sl, sl, #1
 800e7e2:	9304      	str	r3, [sp, #16]
 800e7e4:	9307      	str	r3, [sp, #28]
 800e7e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e7ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800e7ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7f0:	4654      	mov	r4, sl
 800e7f2:	2205      	movs	r2, #5
 800e7f4:	484f      	ldr	r0, [pc, #316]	@ (800e934 <_svfiprintf_r+0x1e4>)
 800e7f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7fa:	f7fe fc4e 	bl	800d09a <memchr>
 800e7fe:	9a04      	ldr	r2, [sp, #16]
 800e800:	b9d8      	cbnz	r0, 800e83a <_svfiprintf_r+0xea>
 800e802:	06d0      	lsls	r0, r2, #27
 800e804:	bf44      	itt	mi
 800e806:	2320      	movmi	r3, #32
 800e808:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e80c:	0711      	lsls	r1, r2, #28
 800e80e:	bf44      	itt	mi
 800e810:	232b      	movmi	r3, #43	@ 0x2b
 800e812:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e816:	f89a 3000 	ldrb.w	r3, [sl]
 800e81a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e81c:	d015      	beq.n	800e84a <_svfiprintf_r+0xfa>
 800e81e:	9a07      	ldr	r2, [sp, #28]
 800e820:	4654      	mov	r4, sl
 800e822:	2000      	movs	r0, #0
 800e824:	f04f 0c0a 	mov.w	ip, #10
 800e828:	4621      	mov	r1, r4
 800e82a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e82e:	3b30      	subs	r3, #48	@ 0x30
 800e830:	2b09      	cmp	r3, #9
 800e832:	d94b      	bls.n	800e8cc <_svfiprintf_r+0x17c>
 800e834:	b1b0      	cbz	r0, 800e864 <_svfiprintf_r+0x114>
 800e836:	9207      	str	r2, [sp, #28]
 800e838:	e014      	b.n	800e864 <_svfiprintf_r+0x114>
 800e83a:	eba0 0308 	sub.w	r3, r0, r8
 800e83e:	46a2      	mov	sl, r4
 800e840:	fa09 f303 	lsl.w	r3, r9, r3
 800e844:	4313      	orrs	r3, r2
 800e846:	9304      	str	r3, [sp, #16]
 800e848:	e7d2      	b.n	800e7f0 <_svfiprintf_r+0xa0>
 800e84a:	9b03      	ldr	r3, [sp, #12]
 800e84c:	1d19      	adds	r1, r3, #4
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	2b00      	cmp	r3, #0
 800e852:	9103      	str	r1, [sp, #12]
 800e854:	bfbb      	ittet	lt
 800e856:	425b      	neglt	r3, r3
 800e858:	f042 0202 	orrlt.w	r2, r2, #2
 800e85c:	9307      	strge	r3, [sp, #28]
 800e85e:	9307      	strlt	r3, [sp, #28]
 800e860:	bfb8      	it	lt
 800e862:	9204      	strlt	r2, [sp, #16]
 800e864:	7823      	ldrb	r3, [r4, #0]
 800e866:	2b2e      	cmp	r3, #46	@ 0x2e
 800e868:	d10a      	bne.n	800e880 <_svfiprintf_r+0x130>
 800e86a:	7863      	ldrb	r3, [r4, #1]
 800e86c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e86e:	d132      	bne.n	800e8d6 <_svfiprintf_r+0x186>
 800e870:	9b03      	ldr	r3, [sp, #12]
 800e872:	3402      	adds	r4, #2
 800e874:	1d1a      	adds	r2, r3, #4
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e87c:	9203      	str	r2, [sp, #12]
 800e87e:	9305      	str	r3, [sp, #20]
 800e880:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e944 <_svfiprintf_r+0x1f4>
 800e884:	2203      	movs	r2, #3
 800e886:	7821      	ldrb	r1, [r4, #0]
 800e888:	4650      	mov	r0, sl
 800e88a:	f7fe fc06 	bl	800d09a <memchr>
 800e88e:	b138      	cbz	r0, 800e8a0 <_svfiprintf_r+0x150>
 800e890:	eba0 000a 	sub.w	r0, r0, sl
 800e894:	2240      	movs	r2, #64	@ 0x40
 800e896:	9b04      	ldr	r3, [sp, #16]
 800e898:	3401      	adds	r4, #1
 800e89a:	4082      	lsls	r2, r0
 800e89c:	4313      	orrs	r3, r2
 800e89e:	9304      	str	r3, [sp, #16]
 800e8a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8a4:	2206      	movs	r2, #6
 800e8a6:	4824      	ldr	r0, [pc, #144]	@ (800e938 <_svfiprintf_r+0x1e8>)
 800e8a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e8ac:	f7fe fbf5 	bl	800d09a <memchr>
 800e8b0:	2800      	cmp	r0, #0
 800e8b2:	d036      	beq.n	800e922 <_svfiprintf_r+0x1d2>
 800e8b4:	4b21      	ldr	r3, [pc, #132]	@ (800e93c <_svfiprintf_r+0x1ec>)
 800e8b6:	bb1b      	cbnz	r3, 800e900 <_svfiprintf_r+0x1b0>
 800e8b8:	9b03      	ldr	r3, [sp, #12]
 800e8ba:	3307      	adds	r3, #7
 800e8bc:	f023 0307 	bic.w	r3, r3, #7
 800e8c0:	3308      	adds	r3, #8
 800e8c2:	9303      	str	r3, [sp, #12]
 800e8c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8c6:	4433      	add	r3, r6
 800e8c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8ca:	e76a      	b.n	800e7a2 <_svfiprintf_r+0x52>
 800e8cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8d0:	460c      	mov	r4, r1
 800e8d2:	2001      	movs	r0, #1
 800e8d4:	e7a8      	b.n	800e828 <_svfiprintf_r+0xd8>
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	3401      	adds	r4, #1
 800e8da:	f04f 0c0a 	mov.w	ip, #10
 800e8de:	4619      	mov	r1, r3
 800e8e0:	9305      	str	r3, [sp, #20]
 800e8e2:	4620      	mov	r0, r4
 800e8e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8e8:	3a30      	subs	r2, #48	@ 0x30
 800e8ea:	2a09      	cmp	r2, #9
 800e8ec:	d903      	bls.n	800e8f6 <_svfiprintf_r+0x1a6>
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d0c6      	beq.n	800e880 <_svfiprintf_r+0x130>
 800e8f2:	9105      	str	r1, [sp, #20]
 800e8f4:	e7c4      	b.n	800e880 <_svfiprintf_r+0x130>
 800e8f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e8fa:	4604      	mov	r4, r0
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	e7f0      	b.n	800e8e2 <_svfiprintf_r+0x192>
 800e900:	ab03      	add	r3, sp, #12
 800e902:	462a      	mov	r2, r5
 800e904:	a904      	add	r1, sp, #16
 800e906:	4638      	mov	r0, r7
 800e908:	9300      	str	r3, [sp, #0]
 800e90a:	4b0d      	ldr	r3, [pc, #52]	@ (800e940 <_svfiprintf_r+0x1f0>)
 800e90c:	f7fd fe2e 	bl	800c56c <_printf_float>
 800e910:	1c42      	adds	r2, r0, #1
 800e912:	4606      	mov	r6, r0
 800e914:	d1d6      	bne.n	800e8c4 <_svfiprintf_r+0x174>
 800e916:	89ab      	ldrh	r3, [r5, #12]
 800e918:	065b      	lsls	r3, r3, #25
 800e91a:	f53f af2d 	bmi.w	800e778 <_svfiprintf_r+0x28>
 800e91e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e920:	e72c      	b.n	800e77c <_svfiprintf_r+0x2c>
 800e922:	ab03      	add	r3, sp, #12
 800e924:	462a      	mov	r2, r5
 800e926:	a904      	add	r1, sp, #16
 800e928:	4638      	mov	r0, r7
 800e92a:	9300      	str	r3, [sp, #0]
 800e92c:	4b04      	ldr	r3, [pc, #16]	@ (800e940 <_svfiprintf_r+0x1f0>)
 800e92e:	f7fe f8b9 	bl	800caa4 <_printf_i>
 800e932:	e7ed      	b.n	800e910 <_svfiprintf_r+0x1c0>
 800e934:	0800f586 	.word	0x0800f586
 800e938:	0800f590 	.word	0x0800f590
 800e93c:	0800c56d 	.word	0x0800c56d
 800e940:	0800e699 	.word	0x0800e699
 800e944:	0800f58c 	.word	0x0800f58c

0800e948 <__sflush_r>:
 800e948:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e94c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e950:	0716      	lsls	r6, r2, #28
 800e952:	4605      	mov	r5, r0
 800e954:	460c      	mov	r4, r1
 800e956:	d454      	bmi.n	800ea02 <__sflush_r+0xba>
 800e958:	684b      	ldr	r3, [r1, #4]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	dc02      	bgt.n	800e964 <__sflush_r+0x1c>
 800e95e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e960:	2b00      	cmp	r3, #0
 800e962:	dd48      	ble.n	800e9f6 <__sflush_r+0xae>
 800e964:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e966:	2e00      	cmp	r6, #0
 800e968:	d045      	beq.n	800e9f6 <__sflush_r+0xae>
 800e96a:	2300      	movs	r3, #0
 800e96c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e970:	682f      	ldr	r7, [r5, #0]
 800e972:	6a21      	ldr	r1, [r4, #32]
 800e974:	602b      	str	r3, [r5, #0]
 800e976:	d030      	beq.n	800e9da <__sflush_r+0x92>
 800e978:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e97a:	89a3      	ldrh	r3, [r4, #12]
 800e97c:	0759      	lsls	r1, r3, #29
 800e97e:	d505      	bpl.n	800e98c <__sflush_r+0x44>
 800e980:	6863      	ldr	r3, [r4, #4]
 800e982:	1ad2      	subs	r2, r2, r3
 800e984:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e986:	b10b      	cbz	r3, 800e98c <__sflush_r+0x44>
 800e988:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e98a:	1ad2      	subs	r2, r2, r3
 800e98c:	2300      	movs	r3, #0
 800e98e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e990:	6a21      	ldr	r1, [r4, #32]
 800e992:	4628      	mov	r0, r5
 800e994:	47b0      	blx	r6
 800e996:	1c43      	adds	r3, r0, #1
 800e998:	89a3      	ldrh	r3, [r4, #12]
 800e99a:	d106      	bne.n	800e9aa <__sflush_r+0x62>
 800e99c:	6829      	ldr	r1, [r5, #0]
 800e99e:	291d      	cmp	r1, #29
 800e9a0:	d82b      	bhi.n	800e9fa <__sflush_r+0xb2>
 800e9a2:	4a2a      	ldr	r2, [pc, #168]	@ (800ea4c <__sflush_r+0x104>)
 800e9a4:	40ca      	lsrs	r2, r1
 800e9a6:	07d6      	lsls	r6, r2, #31
 800e9a8:	d527      	bpl.n	800e9fa <__sflush_r+0xb2>
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	04d9      	lsls	r1, r3, #19
 800e9ae:	6062      	str	r2, [r4, #4]
 800e9b0:	6922      	ldr	r2, [r4, #16]
 800e9b2:	6022      	str	r2, [r4, #0]
 800e9b4:	d504      	bpl.n	800e9c0 <__sflush_r+0x78>
 800e9b6:	1c42      	adds	r2, r0, #1
 800e9b8:	d101      	bne.n	800e9be <__sflush_r+0x76>
 800e9ba:	682b      	ldr	r3, [r5, #0]
 800e9bc:	b903      	cbnz	r3, 800e9c0 <__sflush_r+0x78>
 800e9be:	6560      	str	r0, [r4, #84]	@ 0x54
 800e9c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e9c2:	602f      	str	r7, [r5, #0]
 800e9c4:	b1b9      	cbz	r1, 800e9f6 <__sflush_r+0xae>
 800e9c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e9ca:	4299      	cmp	r1, r3
 800e9cc:	d002      	beq.n	800e9d4 <__sflush_r+0x8c>
 800e9ce:	4628      	mov	r0, r5
 800e9d0:	f7ff f9e0 	bl	800dd94 <_free_r>
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	6363      	str	r3, [r4, #52]	@ 0x34
 800e9d8:	e00d      	b.n	800e9f6 <__sflush_r+0xae>
 800e9da:	2301      	movs	r3, #1
 800e9dc:	4628      	mov	r0, r5
 800e9de:	47b0      	blx	r6
 800e9e0:	4602      	mov	r2, r0
 800e9e2:	1c50      	adds	r0, r2, #1
 800e9e4:	d1c9      	bne.n	800e97a <__sflush_r+0x32>
 800e9e6:	682b      	ldr	r3, [r5, #0]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d0c6      	beq.n	800e97a <__sflush_r+0x32>
 800e9ec:	2b1d      	cmp	r3, #29
 800e9ee:	d001      	beq.n	800e9f4 <__sflush_r+0xac>
 800e9f0:	2b16      	cmp	r3, #22
 800e9f2:	d11d      	bne.n	800ea30 <__sflush_r+0xe8>
 800e9f4:	602f      	str	r7, [r5, #0]
 800e9f6:	2000      	movs	r0, #0
 800e9f8:	e021      	b.n	800ea3e <__sflush_r+0xf6>
 800e9fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9fe:	b21b      	sxth	r3, r3
 800ea00:	e01a      	b.n	800ea38 <__sflush_r+0xf0>
 800ea02:	690f      	ldr	r7, [r1, #16]
 800ea04:	2f00      	cmp	r7, #0
 800ea06:	d0f6      	beq.n	800e9f6 <__sflush_r+0xae>
 800ea08:	0793      	lsls	r3, r2, #30
 800ea0a:	680e      	ldr	r6, [r1, #0]
 800ea0c:	600f      	str	r7, [r1, #0]
 800ea0e:	bf0c      	ite	eq
 800ea10:	694b      	ldreq	r3, [r1, #20]
 800ea12:	2300      	movne	r3, #0
 800ea14:	eba6 0807 	sub.w	r8, r6, r7
 800ea18:	608b      	str	r3, [r1, #8]
 800ea1a:	f1b8 0f00 	cmp.w	r8, #0
 800ea1e:	ddea      	ble.n	800e9f6 <__sflush_r+0xae>
 800ea20:	4643      	mov	r3, r8
 800ea22:	463a      	mov	r2, r7
 800ea24:	6a21      	ldr	r1, [r4, #32]
 800ea26:	4628      	mov	r0, r5
 800ea28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ea2a:	47b0      	blx	r6
 800ea2c:	2800      	cmp	r0, #0
 800ea2e:	dc08      	bgt.n	800ea42 <__sflush_r+0xfa>
 800ea30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ea3c:	81a3      	strh	r3, [r4, #12]
 800ea3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea42:	4407      	add	r7, r0
 800ea44:	eba8 0800 	sub.w	r8, r8, r0
 800ea48:	e7e7      	b.n	800ea1a <__sflush_r+0xd2>
 800ea4a:	bf00      	nop
 800ea4c:	20400001 	.word	0x20400001

0800ea50 <_fflush_r>:
 800ea50:	b538      	push	{r3, r4, r5, lr}
 800ea52:	690b      	ldr	r3, [r1, #16]
 800ea54:	4605      	mov	r5, r0
 800ea56:	460c      	mov	r4, r1
 800ea58:	b913      	cbnz	r3, 800ea60 <_fflush_r+0x10>
 800ea5a:	2500      	movs	r5, #0
 800ea5c:	4628      	mov	r0, r5
 800ea5e:	bd38      	pop	{r3, r4, r5, pc}
 800ea60:	b118      	cbz	r0, 800ea6a <_fflush_r+0x1a>
 800ea62:	6a03      	ldr	r3, [r0, #32]
 800ea64:	b90b      	cbnz	r3, 800ea6a <_fflush_r+0x1a>
 800ea66:	f7fe f9c7 	bl	800cdf8 <__sinit>
 800ea6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d0f3      	beq.n	800ea5a <_fflush_r+0xa>
 800ea72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ea74:	07d0      	lsls	r0, r2, #31
 800ea76:	d404      	bmi.n	800ea82 <_fflush_r+0x32>
 800ea78:	0599      	lsls	r1, r3, #22
 800ea7a:	d402      	bmi.n	800ea82 <_fflush_r+0x32>
 800ea7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea7e:	f7fe fb0a 	bl	800d096 <__retarget_lock_acquire_recursive>
 800ea82:	4628      	mov	r0, r5
 800ea84:	4621      	mov	r1, r4
 800ea86:	f7ff ff5f 	bl	800e948 <__sflush_r>
 800ea8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea8c:	4605      	mov	r5, r0
 800ea8e:	07da      	lsls	r2, r3, #31
 800ea90:	d4e4      	bmi.n	800ea5c <_fflush_r+0xc>
 800ea92:	89a3      	ldrh	r3, [r4, #12]
 800ea94:	059b      	lsls	r3, r3, #22
 800ea96:	d4e1      	bmi.n	800ea5c <_fflush_r+0xc>
 800ea98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea9a:	f7fe fafd 	bl	800d098 <__retarget_lock_release_recursive>
 800ea9e:	e7dd      	b.n	800ea5c <_fflush_r+0xc>

0800eaa0 <memmove>:
 800eaa0:	4288      	cmp	r0, r1
 800eaa2:	b510      	push	{r4, lr}
 800eaa4:	eb01 0402 	add.w	r4, r1, r2
 800eaa8:	d902      	bls.n	800eab0 <memmove+0x10>
 800eaaa:	4284      	cmp	r4, r0
 800eaac:	4623      	mov	r3, r4
 800eaae:	d807      	bhi.n	800eac0 <memmove+0x20>
 800eab0:	1e43      	subs	r3, r0, #1
 800eab2:	42a1      	cmp	r1, r4
 800eab4:	d008      	beq.n	800eac8 <memmove+0x28>
 800eab6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eaba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eabe:	e7f8      	b.n	800eab2 <memmove+0x12>
 800eac0:	4402      	add	r2, r0
 800eac2:	4601      	mov	r1, r0
 800eac4:	428a      	cmp	r2, r1
 800eac6:	d100      	bne.n	800eaca <memmove+0x2a>
 800eac8:	bd10      	pop	{r4, pc}
 800eaca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eace:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ead2:	e7f7      	b.n	800eac4 <memmove+0x24>

0800ead4 <_sbrk_r>:
 800ead4:	b538      	push	{r3, r4, r5, lr}
 800ead6:	2300      	movs	r3, #0
 800ead8:	4d05      	ldr	r5, [pc, #20]	@ (800eaf0 <_sbrk_r+0x1c>)
 800eada:	4604      	mov	r4, r0
 800eadc:	4608      	mov	r0, r1
 800eade:	602b      	str	r3, [r5, #0]
 800eae0:	f7f3 fcae 	bl	8002440 <_sbrk>
 800eae4:	1c43      	adds	r3, r0, #1
 800eae6:	d102      	bne.n	800eaee <_sbrk_r+0x1a>
 800eae8:	682b      	ldr	r3, [r5, #0]
 800eaea:	b103      	cbz	r3, 800eaee <_sbrk_r+0x1a>
 800eaec:	6023      	str	r3, [r4, #0]
 800eaee:	bd38      	pop	{r3, r4, r5, pc}
 800eaf0:	20002c30 	.word	0x20002c30

0800eaf4 <__assert_func>:
 800eaf4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eaf6:	4614      	mov	r4, r2
 800eaf8:	461a      	mov	r2, r3
 800eafa:	4b09      	ldr	r3, [pc, #36]	@ (800eb20 <__assert_func+0x2c>)
 800eafc:	4605      	mov	r5, r0
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	68d8      	ldr	r0, [r3, #12]
 800eb02:	b14c      	cbz	r4, 800eb18 <__assert_func+0x24>
 800eb04:	4b07      	ldr	r3, [pc, #28]	@ (800eb24 <__assert_func+0x30>)
 800eb06:	9100      	str	r1, [sp, #0]
 800eb08:	4907      	ldr	r1, [pc, #28]	@ (800eb28 <__assert_func+0x34>)
 800eb0a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eb0e:	462b      	mov	r3, r5
 800eb10:	f000 f870 	bl	800ebf4 <fiprintf>
 800eb14:	f000 f880 	bl	800ec18 <abort>
 800eb18:	4b04      	ldr	r3, [pc, #16]	@ (800eb2c <__assert_func+0x38>)
 800eb1a:	461c      	mov	r4, r3
 800eb1c:	e7f3      	b.n	800eb06 <__assert_func+0x12>
 800eb1e:	bf00      	nop
 800eb20:	2000001c 	.word	0x2000001c
 800eb24:	0800f5a1 	.word	0x0800f5a1
 800eb28:	0800f5ae 	.word	0x0800f5ae
 800eb2c:	0800f5dc 	.word	0x0800f5dc

0800eb30 <_calloc_r>:
 800eb30:	b570      	push	{r4, r5, r6, lr}
 800eb32:	fba1 5402 	umull	r5, r4, r1, r2
 800eb36:	b934      	cbnz	r4, 800eb46 <_calloc_r+0x16>
 800eb38:	4629      	mov	r1, r5
 800eb3a:	f7ff f99f 	bl	800de7c <_malloc_r>
 800eb3e:	4606      	mov	r6, r0
 800eb40:	b928      	cbnz	r0, 800eb4e <_calloc_r+0x1e>
 800eb42:	4630      	mov	r0, r6
 800eb44:	bd70      	pop	{r4, r5, r6, pc}
 800eb46:	220c      	movs	r2, #12
 800eb48:	2600      	movs	r6, #0
 800eb4a:	6002      	str	r2, [r0, #0]
 800eb4c:	e7f9      	b.n	800eb42 <_calloc_r+0x12>
 800eb4e:	462a      	mov	r2, r5
 800eb50:	4621      	mov	r1, r4
 800eb52:	f7fe fa22 	bl	800cf9a <memset>
 800eb56:	e7f4      	b.n	800eb42 <_calloc_r+0x12>

0800eb58 <__ascii_mbtowc>:
 800eb58:	b082      	sub	sp, #8
 800eb5a:	b901      	cbnz	r1, 800eb5e <__ascii_mbtowc+0x6>
 800eb5c:	a901      	add	r1, sp, #4
 800eb5e:	b142      	cbz	r2, 800eb72 <__ascii_mbtowc+0x1a>
 800eb60:	b14b      	cbz	r3, 800eb76 <__ascii_mbtowc+0x1e>
 800eb62:	7813      	ldrb	r3, [r2, #0]
 800eb64:	600b      	str	r3, [r1, #0]
 800eb66:	7812      	ldrb	r2, [r2, #0]
 800eb68:	1e10      	subs	r0, r2, #0
 800eb6a:	bf18      	it	ne
 800eb6c:	2001      	movne	r0, #1
 800eb6e:	b002      	add	sp, #8
 800eb70:	4770      	bx	lr
 800eb72:	4610      	mov	r0, r2
 800eb74:	e7fb      	b.n	800eb6e <__ascii_mbtowc+0x16>
 800eb76:	f06f 0001 	mvn.w	r0, #1
 800eb7a:	e7f8      	b.n	800eb6e <__ascii_mbtowc+0x16>

0800eb7c <_realloc_r>:
 800eb7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb80:	4607      	mov	r7, r0
 800eb82:	4614      	mov	r4, r2
 800eb84:	460d      	mov	r5, r1
 800eb86:	b921      	cbnz	r1, 800eb92 <_realloc_r+0x16>
 800eb88:	4611      	mov	r1, r2
 800eb8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb8e:	f7ff b975 	b.w	800de7c <_malloc_r>
 800eb92:	b92a      	cbnz	r2, 800eba0 <_realloc_r+0x24>
 800eb94:	4625      	mov	r5, r4
 800eb96:	f7ff f8fd 	bl	800dd94 <_free_r>
 800eb9a:	4628      	mov	r0, r5
 800eb9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba0:	f000 f841 	bl	800ec26 <_malloc_usable_size_r>
 800eba4:	4284      	cmp	r4, r0
 800eba6:	4606      	mov	r6, r0
 800eba8:	d802      	bhi.n	800ebb0 <_realloc_r+0x34>
 800ebaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ebae:	d8f4      	bhi.n	800eb9a <_realloc_r+0x1e>
 800ebb0:	4621      	mov	r1, r4
 800ebb2:	4638      	mov	r0, r7
 800ebb4:	f7ff f962 	bl	800de7c <_malloc_r>
 800ebb8:	4680      	mov	r8, r0
 800ebba:	b908      	cbnz	r0, 800ebc0 <_realloc_r+0x44>
 800ebbc:	4645      	mov	r5, r8
 800ebbe:	e7ec      	b.n	800eb9a <_realloc_r+0x1e>
 800ebc0:	42b4      	cmp	r4, r6
 800ebc2:	4622      	mov	r2, r4
 800ebc4:	4629      	mov	r1, r5
 800ebc6:	bf28      	it	cs
 800ebc8:	4632      	movcs	r2, r6
 800ebca:	f7fe fa74 	bl	800d0b6 <memcpy>
 800ebce:	4629      	mov	r1, r5
 800ebd0:	4638      	mov	r0, r7
 800ebd2:	f7ff f8df 	bl	800dd94 <_free_r>
 800ebd6:	e7f1      	b.n	800ebbc <_realloc_r+0x40>

0800ebd8 <__ascii_wctomb>:
 800ebd8:	4603      	mov	r3, r0
 800ebda:	4608      	mov	r0, r1
 800ebdc:	b141      	cbz	r1, 800ebf0 <__ascii_wctomb+0x18>
 800ebde:	2aff      	cmp	r2, #255	@ 0xff
 800ebe0:	d904      	bls.n	800ebec <__ascii_wctomb+0x14>
 800ebe2:	228a      	movs	r2, #138	@ 0x8a
 800ebe4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ebe8:	601a      	str	r2, [r3, #0]
 800ebea:	4770      	bx	lr
 800ebec:	2001      	movs	r0, #1
 800ebee:	700a      	strb	r2, [r1, #0]
 800ebf0:	4770      	bx	lr
	...

0800ebf4 <fiprintf>:
 800ebf4:	b40e      	push	{r1, r2, r3}
 800ebf6:	b503      	push	{r0, r1, lr}
 800ebf8:	ab03      	add	r3, sp, #12
 800ebfa:	4601      	mov	r1, r0
 800ebfc:	4805      	ldr	r0, [pc, #20]	@ (800ec14 <fiprintf+0x20>)
 800ebfe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec02:	6800      	ldr	r0, [r0, #0]
 800ec04:	9301      	str	r3, [sp, #4]
 800ec06:	f000 f83f 	bl	800ec88 <_vfiprintf_r>
 800ec0a:	b002      	add	sp, #8
 800ec0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec10:	b003      	add	sp, #12
 800ec12:	4770      	bx	lr
 800ec14:	2000001c 	.word	0x2000001c

0800ec18 <abort>:
 800ec18:	2006      	movs	r0, #6
 800ec1a:	b508      	push	{r3, lr}
 800ec1c:	f000 fa08 	bl	800f030 <raise>
 800ec20:	2001      	movs	r0, #1
 800ec22:	f7f3 fb95 	bl	8002350 <_exit>

0800ec26 <_malloc_usable_size_r>:
 800ec26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec2a:	1f18      	subs	r0, r3, #4
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	bfbc      	itt	lt
 800ec30:	580b      	ldrlt	r3, [r1, r0]
 800ec32:	18c0      	addlt	r0, r0, r3
 800ec34:	4770      	bx	lr

0800ec36 <__sfputc_r>:
 800ec36:	6893      	ldr	r3, [r2, #8]
 800ec38:	3b01      	subs	r3, #1
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	b410      	push	{r4}
 800ec3e:	6093      	str	r3, [r2, #8]
 800ec40:	da08      	bge.n	800ec54 <__sfputc_r+0x1e>
 800ec42:	6994      	ldr	r4, [r2, #24]
 800ec44:	42a3      	cmp	r3, r4
 800ec46:	db01      	blt.n	800ec4c <__sfputc_r+0x16>
 800ec48:	290a      	cmp	r1, #10
 800ec4a:	d103      	bne.n	800ec54 <__sfputc_r+0x1e>
 800ec4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ec50:	f000 b932 	b.w	800eeb8 <__swbuf_r>
 800ec54:	6813      	ldr	r3, [r2, #0]
 800ec56:	1c58      	adds	r0, r3, #1
 800ec58:	6010      	str	r0, [r2, #0]
 800ec5a:	4608      	mov	r0, r1
 800ec5c:	7019      	strb	r1, [r3, #0]
 800ec5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ec62:	4770      	bx	lr

0800ec64 <__sfputs_r>:
 800ec64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec66:	4606      	mov	r6, r0
 800ec68:	460f      	mov	r7, r1
 800ec6a:	4614      	mov	r4, r2
 800ec6c:	18d5      	adds	r5, r2, r3
 800ec6e:	42ac      	cmp	r4, r5
 800ec70:	d101      	bne.n	800ec76 <__sfputs_r+0x12>
 800ec72:	2000      	movs	r0, #0
 800ec74:	e007      	b.n	800ec86 <__sfputs_r+0x22>
 800ec76:	463a      	mov	r2, r7
 800ec78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec7c:	4630      	mov	r0, r6
 800ec7e:	f7ff ffda 	bl	800ec36 <__sfputc_r>
 800ec82:	1c43      	adds	r3, r0, #1
 800ec84:	d1f3      	bne.n	800ec6e <__sfputs_r+0xa>
 800ec86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ec88 <_vfiprintf_r>:
 800ec88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec8c:	460d      	mov	r5, r1
 800ec8e:	b09d      	sub	sp, #116	@ 0x74
 800ec90:	4614      	mov	r4, r2
 800ec92:	4698      	mov	r8, r3
 800ec94:	4606      	mov	r6, r0
 800ec96:	b118      	cbz	r0, 800eca0 <_vfiprintf_r+0x18>
 800ec98:	6a03      	ldr	r3, [r0, #32]
 800ec9a:	b90b      	cbnz	r3, 800eca0 <_vfiprintf_r+0x18>
 800ec9c:	f7fe f8ac 	bl	800cdf8 <__sinit>
 800eca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eca2:	07d9      	lsls	r1, r3, #31
 800eca4:	d405      	bmi.n	800ecb2 <_vfiprintf_r+0x2a>
 800eca6:	89ab      	ldrh	r3, [r5, #12]
 800eca8:	059a      	lsls	r2, r3, #22
 800ecaa:	d402      	bmi.n	800ecb2 <_vfiprintf_r+0x2a>
 800ecac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecae:	f7fe f9f2 	bl	800d096 <__retarget_lock_acquire_recursive>
 800ecb2:	89ab      	ldrh	r3, [r5, #12]
 800ecb4:	071b      	lsls	r3, r3, #28
 800ecb6:	d501      	bpl.n	800ecbc <_vfiprintf_r+0x34>
 800ecb8:	692b      	ldr	r3, [r5, #16]
 800ecba:	b99b      	cbnz	r3, 800ece4 <_vfiprintf_r+0x5c>
 800ecbc:	4629      	mov	r1, r5
 800ecbe:	4630      	mov	r0, r6
 800ecc0:	f000 f938 	bl	800ef34 <__swsetup_r>
 800ecc4:	b170      	cbz	r0, 800ece4 <_vfiprintf_r+0x5c>
 800ecc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecc8:	07dc      	lsls	r4, r3, #31
 800ecca:	d504      	bpl.n	800ecd6 <_vfiprintf_r+0x4e>
 800eccc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ecd0:	b01d      	add	sp, #116	@ 0x74
 800ecd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecd6:	89ab      	ldrh	r3, [r5, #12]
 800ecd8:	0598      	lsls	r0, r3, #22
 800ecda:	d4f7      	bmi.n	800eccc <_vfiprintf_r+0x44>
 800ecdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecde:	f7fe f9db 	bl	800d098 <__retarget_lock_release_recursive>
 800ece2:	e7f3      	b.n	800eccc <_vfiprintf_r+0x44>
 800ece4:	2300      	movs	r3, #0
 800ece6:	f8cd 800c 	str.w	r8, [sp, #12]
 800ecea:	f04f 0901 	mov.w	r9, #1
 800ecee:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800eea4 <_vfiprintf_r+0x21c>
 800ecf2:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecf4:	2320      	movs	r3, #32
 800ecf6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ecfa:	2330      	movs	r3, #48	@ 0x30
 800ecfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed00:	4623      	mov	r3, r4
 800ed02:	469a      	mov	sl, r3
 800ed04:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed08:	b10a      	cbz	r2, 800ed0e <_vfiprintf_r+0x86>
 800ed0a:	2a25      	cmp	r2, #37	@ 0x25
 800ed0c:	d1f9      	bne.n	800ed02 <_vfiprintf_r+0x7a>
 800ed0e:	ebba 0b04 	subs.w	fp, sl, r4
 800ed12:	d00b      	beq.n	800ed2c <_vfiprintf_r+0xa4>
 800ed14:	465b      	mov	r3, fp
 800ed16:	4622      	mov	r2, r4
 800ed18:	4629      	mov	r1, r5
 800ed1a:	4630      	mov	r0, r6
 800ed1c:	f7ff ffa2 	bl	800ec64 <__sfputs_r>
 800ed20:	3001      	adds	r0, #1
 800ed22:	f000 80a7 	beq.w	800ee74 <_vfiprintf_r+0x1ec>
 800ed26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed28:	445a      	add	r2, fp
 800ed2a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed2c:	f89a 3000 	ldrb.w	r3, [sl]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	f000 809f 	beq.w	800ee74 <_vfiprintf_r+0x1ec>
 800ed36:	2300      	movs	r3, #0
 800ed38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ed3c:	f10a 0a01 	add.w	sl, sl, #1
 800ed40:	9304      	str	r3, [sp, #16]
 800ed42:	9307      	str	r3, [sp, #28]
 800ed44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed48:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed4e:	4654      	mov	r4, sl
 800ed50:	2205      	movs	r2, #5
 800ed52:	4854      	ldr	r0, [pc, #336]	@ (800eea4 <_vfiprintf_r+0x21c>)
 800ed54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed58:	f7fe f99f 	bl	800d09a <memchr>
 800ed5c:	9a04      	ldr	r2, [sp, #16]
 800ed5e:	b9d8      	cbnz	r0, 800ed98 <_vfiprintf_r+0x110>
 800ed60:	06d1      	lsls	r1, r2, #27
 800ed62:	bf44      	itt	mi
 800ed64:	2320      	movmi	r3, #32
 800ed66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed6a:	0713      	lsls	r3, r2, #28
 800ed6c:	bf44      	itt	mi
 800ed6e:	232b      	movmi	r3, #43	@ 0x2b
 800ed70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed74:	f89a 3000 	ldrb.w	r3, [sl]
 800ed78:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed7a:	d015      	beq.n	800eda8 <_vfiprintf_r+0x120>
 800ed7c:	9a07      	ldr	r2, [sp, #28]
 800ed7e:	4654      	mov	r4, sl
 800ed80:	2000      	movs	r0, #0
 800ed82:	f04f 0c0a 	mov.w	ip, #10
 800ed86:	4621      	mov	r1, r4
 800ed88:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed8c:	3b30      	subs	r3, #48	@ 0x30
 800ed8e:	2b09      	cmp	r3, #9
 800ed90:	d94b      	bls.n	800ee2a <_vfiprintf_r+0x1a2>
 800ed92:	b1b0      	cbz	r0, 800edc2 <_vfiprintf_r+0x13a>
 800ed94:	9207      	str	r2, [sp, #28]
 800ed96:	e014      	b.n	800edc2 <_vfiprintf_r+0x13a>
 800ed98:	eba0 0308 	sub.w	r3, r0, r8
 800ed9c:	46a2      	mov	sl, r4
 800ed9e:	fa09 f303 	lsl.w	r3, r9, r3
 800eda2:	4313      	orrs	r3, r2
 800eda4:	9304      	str	r3, [sp, #16]
 800eda6:	e7d2      	b.n	800ed4e <_vfiprintf_r+0xc6>
 800eda8:	9b03      	ldr	r3, [sp, #12]
 800edaa:	1d19      	adds	r1, r3, #4
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	9103      	str	r1, [sp, #12]
 800edb2:	bfbb      	ittet	lt
 800edb4:	425b      	neglt	r3, r3
 800edb6:	f042 0202 	orrlt.w	r2, r2, #2
 800edba:	9307      	strge	r3, [sp, #28]
 800edbc:	9307      	strlt	r3, [sp, #28]
 800edbe:	bfb8      	it	lt
 800edc0:	9204      	strlt	r2, [sp, #16]
 800edc2:	7823      	ldrb	r3, [r4, #0]
 800edc4:	2b2e      	cmp	r3, #46	@ 0x2e
 800edc6:	d10a      	bne.n	800edde <_vfiprintf_r+0x156>
 800edc8:	7863      	ldrb	r3, [r4, #1]
 800edca:	2b2a      	cmp	r3, #42	@ 0x2a
 800edcc:	d132      	bne.n	800ee34 <_vfiprintf_r+0x1ac>
 800edce:	9b03      	ldr	r3, [sp, #12]
 800edd0:	3402      	adds	r4, #2
 800edd2:	1d1a      	adds	r2, r3, #4
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800edda:	9203      	str	r2, [sp, #12]
 800eddc:	9305      	str	r3, [sp, #20]
 800edde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800eeb4 <_vfiprintf_r+0x22c>
 800ede2:	2203      	movs	r2, #3
 800ede4:	7821      	ldrb	r1, [r4, #0]
 800ede6:	4650      	mov	r0, sl
 800ede8:	f7fe f957 	bl	800d09a <memchr>
 800edec:	b138      	cbz	r0, 800edfe <_vfiprintf_r+0x176>
 800edee:	eba0 000a 	sub.w	r0, r0, sl
 800edf2:	2240      	movs	r2, #64	@ 0x40
 800edf4:	9b04      	ldr	r3, [sp, #16]
 800edf6:	3401      	adds	r4, #1
 800edf8:	4082      	lsls	r2, r0
 800edfa:	4313      	orrs	r3, r2
 800edfc:	9304      	str	r3, [sp, #16]
 800edfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee02:	2206      	movs	r2, #6
 800ee04:	4828      	ldr	r0, [pc, #160]	@ (800eea8 <_vfiprintf_r+0x220>)
 800ee06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee0a:	f7fe f946 	bl	800d09a <memchr>
 800ee0e:	2800      	cmp	r0, #0
 800ee10:	d03f      	beq.n	800ee92 <_vfiprintf_r+0x20a>
 800ee12:	4b26      	ldr	r3, [pc, #152]	@ (800eeac <_vfiprintf_r+0x224>)
 800ee14:	bb1b      	cbnz	r3, 800ee5e <_vfiprintf_r+0x1d6>
 800ee16:	9b03      	ldr	r3, [sp, #12]
 800ee18:	3307      	adds	r3, #7
 800ee1a:	f023 0307 	bic.w	r3, r3, #7
 800ee1e:	3308      	adds	r3, #8
 800ee20:	9303      	str	r3, [sp, #12]
 800ee22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee24:	443b      	add	r3, r7
 800ee26:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee28:	e76a      	b.n	800ed00 <_vfiprintf_r+0x78>
 800ee2a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee2e:	460c      	mov	r4, r1
 800ee30:	2001      	movs	r0, #1
 800ee32:	e7a8      	b.n	800ed86 <_vfiprintf_r+0xfe>
 800ee34:	2300      	movs	r3, #0
 800ee36:	3401      	adds	r4, #1
 800ee38:	f04f 0c0a 	mov.w	ip, #10
 800ee3c:	4619      	mov	r1, r3
 800ee3e:	9305      	str	r3, [sp, #20]
 800ee40:	4620      	mov	r0, r4
 800ee42:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee46:	3a30      	subs	r2, #48	@ 0x30
 800ee48:	2a09      	cmp	r2, #9
 800ee4a:	d903      	bls.n	800ee54 <_vfiprintf_r+0x1cc>
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d0c6      	beq.n	800edde <_vfiprintf_r+0x156>
 800ee50:	9105      	str	r1, [sp, #20]
 800ee52:	e7c4      	b.n	800edde <_vfiprintf_r+0x156>
 800ee54:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee58:	4604      	mov	r4, r0
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	e7f0      	b.n	800ee40 <_vfiprintf_r+0x1b8>
 800ee5e:	ab03      	add	r3, sp, #12
 800ee60:	462a      	mov	r2, r5
 800ee62:	a904      	add	r1, sp, #16
 800ee64:	4630      	mov	r0, r6
 800ee66:	9300      	str	r3, [sp, #0]
 800ee68:	4b11      	ldr	r3, [pc, #68]	@ (800eeb0 <_vfiprintf_r+0x228>)
 800ee6a:	f7fd fb7f 	bl	800c56c <_printf_float>
 800ee6e:	4607      	mov	r7, r0
 800ee70:	1c78      	adds	r0, r7, #1
 800ee72:	d1d6      	bne.n	800ee22 <_vfiprintf_r+0x19a>
 800ee74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee76:	07d9      	lsls	r1, r3, #31
 800ee78:	d405      	bmi.n	800ee86 <_vfiprintf_r+0x1fe>
 800ee7a:	89ab      	ldrh	r3, [r5, #12]
 800ee7c:	059a      	lsls	r2, r3, #22
 800ee7e:	d402      	bmi.n	800ee86 <_vfiprintf_r+0x1fe>
 800ee80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ee82:	f7fe f909 	bl	800d098 <__retarget_lock_release_recursive>
 800ee86:	89ab      	ldrh	r3, [r5, #12]
 800ee88:	065b      	lsls	r3, r3, #25
 800ee8a:	f53f af1f 	bmi.w	800eccc <_vfiprintf_r+0x44>
 800ee8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ee90:	e71e      	b.n	800ecd0 <_vfiprintf_r+0x48>
 800ee92:	ab03      	add	r3, sp, #12
 800ee94:	462a      	mov	r2, r5
 800ee96:	a904      	add	r1, sp, #16
 800ee98:	4630      	mov	r0, r6
 800ee9a:	9300      	str	r3, [sp, #0]
 800ee9c:	4b04      	ldr	r3, [pc, #16]	@ (800eeb0 <_vfiprintf_r+0x228>)
 800ee9e:	f7fd fe01 	bl	800caa4 <_printf_i>
 800eea2:	e7e4      	b.n	800ee6e <_vfiprintf_r+0x1e6>
 800eea4:	0800f586 	.word	0x0800f586
 800eea8:	0800f590 	.word	0x0800f590
 800eeac:	0800c56d 	.word	0x0800c56d
 800eeb0:	0800ec65 	.word	0x0800ec65
 800eeb4:	0800f58c 	.word	0x0800f58c

0800eeb8 <__swbuf_r>:
 800eeb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eeba:	460e      	mov	r6, r1
 800eebc:	4614      	mov	r4, r2
 800eebe:	4605      	mov	r5, r0
 800eec0:	b118      	cbz	r0, 800eeca <__swbuf_r+0x12>
 800eec2:	6a03      	ldr	r3, [r0, #32]
 800eec4:	b90b      	cbnz	r3, 800eeca <__swbuf_r+0x12>
 800eec6:	f7fd ff97 	bl	800cdf8 <__sinit>
 800eeca:	69a3      	ldr	r3, [r4, #24]
 800eecc:	60a3      	str	r3, [r4, #8]
 800eece:	89a3      	ldrh	r3, [r4, #12]
 800eed0:	071a      	lsls	r2, r3, #28
 800eed2:	d501      	bpl.n	800eed8 <__swbuf_r+0x20>
 800eed4:	6923      	ldr	r3, [r4, #16]
 800eed6:	b943      	cbnz	r3, 800eeea <__swbuf_r+0x32>
 800eed8:	4621      	mov	r1, r4
 800eeda:	4628      	mov	r0, r5
 800eedc:	f000 f82a 	bl	800ef34 <__swsetup_r>
 800eee0:	b118      	cbz	r0, 800eeea <__swbuf_r+0x32>
 800eee2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800eee6:	4638      	mov	r0, r7
 800eee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeea:	6823      	ldr	r3, [r4, #0]
 800eeec:	b2f6      	uxtb	r6, r6
 800eeee:	6922      	ldr	r2, [r4, #16]
 800eef0:	4637      	mov	r7, r6
 800eef2:	1a98      	subs	r0, r3, r2
 800eef4:	6963      	ldr	r3, [r4, #20]
 800eef6:	4283      	cmp	r3, r0
 800eef8:	dc05      	bgt.n	800ef06 <__swbuf_r+0x4e>
 800eefa:	4621      	mov	r1, r4
 800eefc:	4628      	mov	r0, r5
 800eefe:	f7ff fda7 	bl	800ea50 <_fflush_r>
 800ef02:	2800      	cmp	r0, #0
 800ef04:	d1ed      	bne.n	800eee2 <__swbuf_r+0x2a>
 800ef06:	68a3      	ldr	r3, [r4, #8]
 800ef08:	3b01      	subs	r3, #1
 800ef0a:	60a3      	str	r3, [r4, #8]
 800ef0c:	6823      	ldr	r3, [r4, #0]
 800ef0e:	1c5a      	adds	r2, r3, #1
 800ef10:	6022      	str	r2, [r4, #0]
 800ef12:	701e      	strb	r6, [r3, #0]
 800ef14:	1c43      	adds	r3, r0, #1
 800ef16:	6962      	ldr	r2, [r4, #20]
 800ef18:	429a      	cmp	r2, r3
 800ef1a:	d004      	beq.n	800ef26 <__swbuf_r+0x6e>
 800ef1c:	89a3      	ldrh	r3, [r4, #12]
 800ef1e:	07db      	lsls	r3, r3, #31
 800ef20:	d5e1      	bpl.n	800eee6 <__swbuf_r+0x2e>
 800ef22:	2e0a      	cmp	r6, #10
 800ef24:	d1df      	bne.n	800eee6 <__swbuf_r+0x2e>
 800ef26:	4621      	mov	r1, r4
 800ef28:	4628      	mov	r0, r5
 800ef2a:	f7ff fd91 	bl	800ea50 <_fflush_r>
 800ef2e:	2800      	cmp	r0, #0
 800ef30:	d0d9      	beq.n	800eee6 <__swbuf_r+0x2e>
 800ef32:	e7d6      	b.n	800eee2 <__swbuf_r+0x2a>

0800ef34 <__swsetup_r>:
 800ef34:	b538      	push	{r3, r4, r5, lr}
 800ef36:	4b29      	ldr	r3, [pc, #164]	@ (800efdc <__swsetup_r+0xa8>)
 800ef38:	4605      	mov	r5, r0
 800ef3a:	460c      	mov	r4, r1
 800ef3c:	6818      	ldr	r0, [r3, #0]
 800ef3e:	b118      	cbz	r0, 800ef48 <__swsetup_r+0x14>
 800ef40:	6a03      	ldr	r3, [r0, #32]
 800ef42:	b90b      	cbnz	r3, 800ef48 <__swsetup_r+0x14>
 800ef44:	f7fd ff58 	bl	800cdf8 <__sinit>
 800ef48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef4c:	0719      	lsls	r1, r3, #28
 800ef4e:	d422      	bmi.n	800ef96 <__swsetup_r+0x62>
 800ef50:	06da      	lsls	r2, r3, #27
 800ef52:	d407      	bmi.n	800ef64 <__swsetup_r+0x30>
 800ef54:	2209      	movs	r2, #9
 800ef56:	602a      	str	r2, [r5, #0]
 800ef58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ef60:	81a3      	strh	r3, [r4, #12]
 800ef62:	e033      	b.n	800efcc <__swsetup_r+0x98>
 800ef64:	0758      	lsls	r0, r3, #29
 800ef66:	d512      	bpl.n	800ef8e <__swsetup_r+0x5a>
 800ef68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ef6a:	b141      	cbz	r1, 800ef7e <__swsetup_r+0x4a>
 800ef6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ef70:	4299      	cmp	r1, r3
 800ef72:	d002      	beq.n	800ef7a <__swsetup_r+0x46>
 800ef74:	4628      	mov	r0, r5
 800ef76:	f7fe ff0d 	bl	800dd94 <_free_r>
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef7e:	89a3      	ldrh	r3, [r4, #12]
 800ef80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ef84:	81a3      	strh	r3, [r4, #12]
 800ef86:	2300      	movs	r3, #0
 800ef88:	6063      	str	r3, [r4, #4]
 800ef8a:	6923      	ldr	r3, [r4, #16]
 800ef8c:	6023      	str	r3, [r4, #0]
 800ef8e:	89a3      	ldrh	r3, [r4, #12]
 800ef90:	f043 0308 	orr.w	r3, r3, #8
 800ef94:	81a3      	strh	r3, [r4, #12]
 800ef96:	6923      	ldr	r3, [r4, #16]
 800ef98:	b94b      	cbnz	r3, 800efae <__swsetup_r+0x7a>
 800ef9a:	89a3      	ldrh	r3, [r4, #12]
 800ef9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800efa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800efa4:	d003      	beq.n	800efae <__swsetup_r+0x7a>
 800efa6:	4621      	mov	r1, r4
 800efa8:	4628      	mov	r0, r5
 800efaa:	f000 f882 	bl	800f0b2 <__smakebuf_r>
 800efae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efb2:	f013 0201 	ands.w	r2, r3, #1
 800efb6:	d00a      	beq.n	800efce <__swsetup_r+0x9a>
 800efb8:	2200      	movs	r2, #0
 800efba:	60a2      	str	r2, [r4, #8]
 800efbc:	6962      	ldr	r2, [r4, #20]
 800efbe:	4252      	negs	r2, r2
 800efc0:	61a2      	str	r2, [r4, #24]
 800efc2:	6922      	ldr	r2, [r4, #16]
 800efc4:	b942      	cbnz	r2, 800efd8 <__swsetup_r+0xa4>
 800efc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800efca:	d1c5      	bne.n	800ef58 <__swsetup_r+0x24>
 800efcc:	bd38      	pop	{r3, r4, r5, pc}
 800efce:	0799      	lsls	r1, r3, #30
 800efd0:	bf58      	it	pl
 800efd2:	6962      	ldrpl	r2, [r4, #20]
 800efd4:	60a2      	str	r2, [r4, #8]
 800efd6:	e7f4      	b.n	800efc2 <__swsetup_r+0x8e>
 800efd8:	2000      	movs	r0, #0
 800efda:	e7f7      	b.n	800efcc <__swsetup_r+0x98>
 800efdc:	2000001c 	.word	0x2000001c

0800efe0 <_raise_r>:
 800efe0:	291f      	cmp	r1, #31
 800efe2:	b538      	push	{r3, r4, r5, lr}
 800efe4:	4605      	mov	r5, r0
 800efe6:	460c      	mov	r4, r1
 800efe8:	d904      	bls.n	800eff4 <_raise_r+0x14>
 800efea:	2316      	movs	r3, #22
 800efec:	6003      	str	r3, [r0, #0]
 800efee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eff2:	bd38      	pop	{r3, r4, r5, pc}
 800eff4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800eff6:	b112      	cbz	r2, 800effe <_raise_r+0x1e>
 800eff8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800effc:	b94b      	cbnz	r3, 800f012 <_raise_r+0x32>
 800effe:	4628      	mov	r0, r5
 800f000:	f000 f830 	bl	800f064 <_getpid_r>
 800f004:	4622      	mov	r2, r4
 800f006:	4601      	mov	r1, r0
 800f008:	4628      	mov	r0, r5
 800f00a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f00e:	f000 b817 	b.w	800f040 <_kill_r>
 800f012:	2b01      	cmp	r3, #1
 800f014:	d00a      	beq.n	800f02c <_raise_r+0x4c>
 800f016:	1c59      	adds	r1, r3, #1
 800f018:	d103      	bne.n	800f022 <_raise_r+0x42>
 800f01a:	2316      	movs	r3, #22
 800f01c:	6003      	str	r3, [r0, #0]
 800f01e:	2001      	movs	r0, #1
 800f020:	e7e7      	b.n	800eff2 <_raise_r+0x12>
 800f022:	2100      	movs	r1, #0
 800f024:	4620      	mov	r0, r4
 800f026:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f02a:	4798      	blx	r3
 800f02c:	2000      	movs	r0, #0
 800f02e:	e7e0      	b.n	800eff2 <_raise_r+0x12>

0800f030 <raise>:
 800f030:	4b02      	ldr	r3, [pc, #8]	@ (800f03c <raise+0xc>)
 800f032:	4601      	mov	r1, r0
 800f034:	6818      	ldr	r0, [r3, #0]
 800f036:	f7ff bfd3 	b.w	800efe0 <_raise_r>
 800f03a:	bf00      	nop
 800f03c:	2000001c 	.word	0x2000001c

0800f040 <_kill_r>:
 800f040:	b538      	push	{r3, r4, r5, lr}
 800f042:	2300      	movs	r3, #0
 800f044:	4d06      	ldr	r5, [pc, #24]	@ (800f060 <_kill_r+0x20>)
 800f046:	4604      	mov	r4, r0
 800f048:	4608      	mov	r0, r1
 800f04a:	4611      	mov	r1, r2
 800f04c:	602b      	str	r3, [r5, #0]
 800f04e:	f7f3 f96f 	bl	8002330 <_kill>
 800f052:	1c43      	adds	r3, r0, #1
 800f054:	d102      	bne.n	800f05c <_kill_r+0x1c>
 800f056:	682b      	ldr	r3, [r5, #0]
 800f058:	b103      	cbz	r3, 800f05c <_kill_r+0x1c>
 800f05a:	6023      	str	r3, [r4, #0]
 800f05c:	bd38      	pop	{r3, r4, r5, pc}
 800f05e:	bf00      	nop
 800f060:	20002c30 	.word	0x20002c30

0800f064 <_getpid_r>:
 800f064:	f7f3 b95c 	b.w	8002320 <_getpid>

0800f068 <__swhatbuf_r>:
 800f068:	b570      	push	{r4, r5, r6, lr}
 800f06a:	460c      	mov	r4, r1
 800f06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f070:	b096      	sub	sp, #88	@ 0x58
 800f072:	4615      	mov	r5, r2
 800f074:	2900      	cmp	r1, #0
 800f076:	461e      	mov	r6, r3
 800f078:	da0c      	bge.n	800f094 <__swhatbuf_r+0x2c>
 800f07a:	89a3      	ldrh	r3, [r4, #12]
 800f07c:	2100      	movs	r1, #0
 800f07e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f082:	bf14      	ite	ne
 800f084:	2340      	movne	r3, #64	@ 0x40
 800f086:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f08a:	2000      	movs	r0, #0
 800f08c:	6031      	str	r1, [r6, #0]
 800f08e:	602b      	str	r3, [r5, #0]
 800f090:	b016      	add	sp, #88	@ 0x58
 800f092:	bd70      	pop	{r4, r5, r6, pc}
 800f094:	466a      	mov	r2, sp
 800f096:	f000 f849 	bl	800f12c <_fstat_r>
 800f09a:	2800      	cmp	r0, #0
 800f09c:	dbed      	blt.n	800f07a <__swhatbuf_r+0x12>
 800f09e:	9901      	ldr	r1, [sp, #4]
 800f0a0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f0a4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f0a8:	4259      	negs	r1, r3
 800f0aa:	4159      	adcs	r1, r3
 800f0ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f0b0:	e7eb      	b.n	800f08a <__swhatbuf_r+0x22>

0800f0b2 <__smakebuf_r>:
 800f0b2:	898b      	ldrh	r3, [r1, #12]
 800f0b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f0b6:	079d      	lsls	r5, r3, #30
 800f0b8:	4606      	mov	r6, r0
 800f0ba:	460c      	mov	r4, r1
 800f0bc:	d507      	bpl.n	800f0ce <__smakebuf_r+0x1c>
 800f0be:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f0c2:	6023      	str	r3, [r4, #0]
 800f0c4:	6123      	str	r3, [r4, #16]
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	6163      	str	r3, [r4, #20]
 800f0ca:	b003      	add	sp, #12
 800f0cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0ce:	ab01      	add	r3, sp, #4
 800f0d0:	466a      	mov	r2, sp
 800f0d2:	f7ff ffc9 	bl	800f068 <__swhatbuf_r>
 800f0d6:	9f00      	ldr	r7, [sp, #0]
 800f0d8:	4605      	mov	r5, r0
 800f0da:	4630      	mov	r0, r6
 800f0dc:	4639      	mov	r1, r7
 800f0de:	f7fe fecd 	bl	800de7c <_malloc_r>
 800f0e2:	b948      	cbnz	r0, 800f0f8 <__smakebuf_r+0x46>
 800f0e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0e8:	059a      	lsls	r2, r3, #22
 800f0ea:	d4ee      	bmi.n	800f0ca <__smakebuf_r+0x18>
 800f0ec:	f023 0303 	bic.w	r3, r3, #3
 800f0f0:	f043 0302 	orr.w	r3, r3, #2
 800f0f4:	81a3      	strh	r3, [r4, #12]
 800f0f6:	e7e2      	b.n	800f0be <__smakebuf_r+0xc>
 800f0f8:	89a3      	ldrh	r3, [r4, #12]
 800f0fa:	6020      	str	r0, [r4, #0]
 800f0fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f100:	81a3      	strh	r3, [r4, #12]
 800f102:	9b01      	ldr	r3, [sp, #4]
 800f104:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f108:	b15b      	cbz	r3, 800f122 <__smakebuf_r+0x70>
 800f10a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f10e:	4630      	mov	r0, r6
 800f110:	f000 f81e 	bl	800f150 <_isatty_r>
 800f114:	b128      	cbz	r0, 800f122 <__smakebuf_r+0x70>
 800f116:	89a3      	ldrh	r3, [r4, #12]
 800f118:	f023 0303 	bic.w	r3, r3, #3
 800f11c:	f043 0301 	orr.w	r3, r3, #1
 800f120:	81a3      	strh	r3, [r4, #12]
 800f122:	89a3      	ldrh	r3, [r4, #12]
 800f124:	431d      	orrs	r5, r3
 800f126:	81a5      	strh	r5, [r4, #12]
 800f128:	e7cf      	b.n	800f0ca <__smakebuf_r+0x18>
	...

0800f12c <_fstat_r>:
 800f12c:	b538      	push	{r3, r4, r5, lr}
 800f12e:	2300      	movs	r3, #0
 800f130:	4d06      	ldr	r5, [pc, #24]	@ (800f14c <_fstat_r+0x20>)
 800f132:	4604      	mov	r4, r0
 800f134:	4608      	mov	r0, r1
 800f136:	4611      	mov	r1, r2
 800f138:	602b      	str	r3, [r5, #0]
 800f13a:	f7f3 f959 	bl	80023f0 <_fstat>
 800f13e:	1c43      	adds	r3, r0, #1
 800f140:	d102      	bne.n	800f148 <_fstat_r+0x1c>
 800f142:	682b      	ldr	r3, [r5, #0]
 800f144:	b103      	cbz	r3, 800f148 <_fstat_r+0x1c>
 800f146:	6023      	str	r3, [r4, #0]
 800f148:	bd38      	pop	{r3, r4, r5, pc}
 800f14a:	bf00      	nop
 800f14c:	20002c30 	.word	0x20002c30

0800f150 <_isatty_r>:
 800f150:	b538      	push	{r3, r4, r5, lr}
 800f152:	2300      	movs	r3, #0
 800f154:	4d05      	ldr	r5, [pc, #20]	@ (800f16c <_isatty_r+0x1c>)
 800f156:	4604      	mov	r4, r0
 800f158:	4608      	mov	r0, r1
 800f15a:	602b      	str	r3, [r5, #0]
 800f15c:	f7f3 f958 	bl	8002410 <_isatty>
 800f160:	1c43      	adds	r3, r0, #1
 800f162:	d102      	bne.n	800f16a <_isatty_r+0x1a>
 800f164:	682b      	ldr	r3, [r5, #0]
 800f166:	b103      	cbz	r3, 800f16a <_isatty_r+0x1a>
 800f168:	6023      	str	r3, [r4, #0]
 800f16a:	bd38      	pop	{r3, r4, r5, pc}
 800f16c:	20002c30 	.word	0x20002c30

0800f170 <_init>:
 800f170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f172:	bf00      	nop
 800f174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f176:	bc08      	pop	{r3}
 800f178:	469e      	mov	lr, r3
 800f17a:	4770      	bx	lr

0800f17c <_fini>:
 800f17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f17e:	bf00      	nop
 800f180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f182:	bc08      	pop	{r3}
 800f184:	469e      	mov	lr, r3
 800f186:	4770      	bx	lr
