// Seed: 2061464028
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_20 = 32'd20,
    parameter id_25 = 32'd41,
    parameter id_4  = 32'd93
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  output wire id_30;
  input wire id_29;
  output tri1 id_28;
  input wire id_27;
  output wire id_26;
  input wire _id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire _id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_28
  );
  output wire id_1;
  assign id_28 = -1'h0;
  wire id_31 = $signed(63);
  ;
  wire  id_32;
  logic id_33;
  ;
  assign id_26 = id_13;
  parameter id_34 = 1;
  wire id_35;
  wor  id_36;
  always @(posedge 1);
  wire id_37;
  ;
  logic ["" : id_25] id_38;
  wire [-1  ?  id_20 : -1 : {  id_4  ,  1  ,  id_25  }] \id_39 ;
  assign id_36 = -1;
endmodule
