#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001f7caa47ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f7caa48030 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_000001f7caa6d3b0 .functor NOT 1, L_000001f7caac22d0, C4<0>, C4<0>, C4<0>;
L_000001f7caa6d420 .functor XOR 1, L_000001f7caac34f0, L_000001f7caac2d70, C4<0>, C4<0>;
L_000001f7caa6d030 .functor XOR 1, L_000001f7caa6d420, L_000001f7caac2e10, C4<0>, C4<0>;
v000001f7caac3f90_0 .net *"_ivl_10", 0 0, L_000001f7caac2e10;  1 drivers
v000001f7caac27d0_0 .net *"_ivl_12", 0 0, L_000001f7caa6d030;  1 drivers
v000001f7caac3810_0 .net *"_ivl_2", 0 0, L_000001f7caac3c70;  1 drivers
v000001f7caac2cd0_0 .net *"_ivl_4", 0 0, L_000001f7caac34f0;  1 drivers
v000001f7caac39f0_0 .net *"_ivl_6", 0 0, L_000001f7caac2d70;  1 drivers
v000001f7caac3950_0 .net *"_ivl_8", 0 0, L_000001f7caa6d420;  1 drivers
v000001f7caac2910_0 .var "clk", 0 0;
v000001f7caac3a90_0 .net "data", 9 0, v000001f7caa49730_0;  1 drivers
v000001f7caac2f50_0 .net "load", 0 0, v000001f7caa499b0_0;  1 drivers
v000001f7caac2c30_0 .var/2u "stats1", 159 0;
v000001f7caac3b30_0 .var/2u "strobe", 0 0;
v000001f7caac3770_0 .net "tb_match", 0 0, L_000001f7caac22d0;  1 drivers
v000001f7caac2690_0 .net "tb_mismatch", 0 0, L_000001f7caa6d3b0;  1 drivers
v000001f7caac20f0_0 .net "tc_dut", 0 0, v000001f7caac25f0_0;  1 drivers
v000001f7caac2550_0 .net "tc_ref", 0 0, L_000001f7caac3ef0;  1 drivers
v000001f7caac3bd0_0 .net "wavedrom_enable", 0 0, v000001f7caa49af0_0;  1 drivers
v000001f7caac3630_0 .net/2s "wavedrom_hide_after_time", 31 0, v000001f7caa49c30_0;  1 drivers
v000001f7caac3090_0 .net "wavedrom_title", 511 0, v000001f7caa49d70_0;  1 drivers
E_000001f7caa4ea40/0 .event negedge, v000001f7caa49eb0_0;
E_000001f7caa4ea40/1 .event posedge, v000001f7caa49eb0_0;
E_000001f7caa4ea40 .event/or E_000001f7caa4ea40/0, E_000001f7caa4ea40/1;
L_000001f7caac3c70 .concat [ 1 0 0 0], L_000001f7caac3ef0;
L_000001f7caac34f0 .concat [ 1 0 0 0], L_000001f7caac3ef0;
L_000001f7caac2d70 .concat [ 1 0 0 0], v000001f7caac25f0_0;
L_000001f7caac2e10 .concat [ 1 0 0 0], L_000001f7caac3ef0;
L_000001f7caac22d0 .cmp/eeq 1, L_000001f7caac3c70, L_000001f7caa6d030;
S_000001f7caa545a0 .scope module, "good1" "RefModule" 3 100, 4 2 0, S_000001f7caa48030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 10 "data";
    .port_info 3 /OUTPUT 1 "tc";
v000001f7caa49550_0 .net *"_ivl_0", 31 0, L_000001f7caac2230;  1 drivers
L_000001f7caac40b8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7caa49910_0 .net *"_ivl_3", 21 0, L_000001f7caac40b8;  1 drivers
L_000001f7caac4100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7caa49cd0_0 .net/2u *"_ivl_4", 31 0, L_000001f7caac4100;  1 drivers
v000001f7caa49eb0_0 .net "clk", 0 0, v000001f7caac2910_0;  1 drivers
v000001f7caa49b90_0 .var "count_value", 9 0;
v000001f7caa49690_0 .net "data", 9 0, v000001f7caa49730_0;  alias, 1 drivers
v000001f7caa495f0_0 .net "load", 0 0, v000001f7caa499b0_0;  alias, 1 drivers
v000001f7caa4a130_0 .net "tc", 0 0, L_000001f7caac3ef0;  alias, 1 drivers
E_000001f7caa4f200 .event posedge, v000001f7caa49eb0_0;
L_000001f7caac2230 .concat [ 10 22 0 0], v000001f7caa49b90_0, L_000001f7caac40b8;
L_000001f7caac3ef0 .cmp/eq 32, L_000001f7caac2230, L_000001f7caac4100;
S_000001f7caa54730 .scope module, "stim1" "stimulus_gen" 3 95, 3 5 0, S_000001f7caa48030;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "load";
    .port_info 2 /OUTPUT 10 "data";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /OUTPUT 32 "wavedrom_hide_after_time";
v000001f7caa4a1d0_0 .net "clk", 0 0, v000001f7caac2910_0;  alias, 1 drivers
v000001f7caa49730_0 .var "data", 9 0;
v000001f7caa499b0_0 .var "load", 0 0;
v000001f7caa4a270_0 .net "tb_match", 0 0, L_000001f7caac22d0;  alias, 1 drivers
v000001f7caa49af0_0 .var "wavedrom_enable", 0 0;
v000001f7caa49c30_0 .var/2s "wavedrom_hide_after_time", 31 0;
v000001f7caa49d70_0 .var "wavedrom_title", 511 0;
S_000001f7caa5ff50 .scope task, "wavedrom_start" "wavedrom_start" 3 20, 3 20 0, S_000001f7caa54730;
 .timescale -12 -12;
v000001f7caa4a3b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001f7caa600e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 23, 3 23 0, S_000001f7caa54730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001f7caa60270 .scope module, "top_module1" "TopModule" 3 106, 5 3 0, S_000001f7caa48030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 10 "data";
    .port_info 3 /OUTPUT 1 "tc";
v000001f7caa49f50_0 .net "clk", 0 0, v000001f7caac2910_0;  alias, 1 drivers
v000001f7caa49ff0_0 .var "counter", 9 0;
v000001f7caac2b90_0 .net "data", 9 0, v000001f7caa49730_0;  alias, 1 drivers
v000001f7caac2eb0_0 .net "load", 0 0, v000001f7caa499b0_0;  alias, 1 drivers
v000001f7caac38b0_0 .net "tc", 0 0, v000001f7caac25f0_0;  alias, 1 drivers
v000001f7caac25f0_0 .var "tc_reg", 0 0;
S_000001f7ca93e030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_000001f7caa48030;
 .timescale -12 -12;
E_000001f7caa4ea80 .event edge, v000001f7caac3b30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001f7caac3b30_0;
    %nor/r;
    %assign/vec4 v000001f7caac3b30_0, 0;
    %wait E_000001f7caa4ea80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001f7caa54730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 7, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %assign/vec4 v000001f7caa49730_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 2046, 2046, 11;
    %split/vec4 1;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %assign/vec4 v000001f7caa49730_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 21, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %assign/vec4 v000001f7caa49730_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 2046, 2046, 11;
    %split/vec4 1;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %assign/vec4 v000001f7caa49730_0, 0;
    %pushi/vec4 12, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f7caa4f200;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001f7caa600e0;
    %join;
    %wait E_000001f7caa4f200;
    %pushi/vec4 1040, 0, 11;
    %split/vec4 10;
    %assign/vec4 v000001f7caa49730_0, 0;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 16, 0, 11;
    %split/vec4 10;
    %assign/vec4 v000001f7caa49730_0, 0;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 1024, 0, 11;
    %split/vec4 10;
    %assign/vec4 v000001f7caa49730_0, 0;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 2047, 0, 11;
    %split/vec4 10;
    %assign/vec4 v000001f7caa49730_0, 0;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %wait E_000001f7caa4f200;
    %pushi/vec4 0, 0, 11;
    %split/vec4 10;
    %assign/vec4 v000001f7caa49730_0, 0;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %pushi/vec4 1040, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f7caa4f200;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 2500, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f7caa4f200;
    %vpi_func 3 50 "$urandom" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001f7caa499b0_0, 0;
    %vpi_func 3 51 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100000 {0 0 0};
    %pad/u 10;
    %assign/vec4 v000001f7caa49730_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f7caa545a0;
T_4 ;
    %wait E_000001f7caa4f200;
    %load/vec4 v000001f7caa495f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f7caa49690_0;
    %assign/vec4 v000001f7caa49b90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f7caa49b90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001f7caa49b90_0;
    %subi 1, 0, 10;
    %assign/vec4 v000001f7caa49b90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f7caa60270;
T_5 ;
    %wait E_000001f7caa4f200;
    %load/vec4 v000001f7caac2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001f7caac2b90_0;
    %assign/vec4 v000001f7caa49ff0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f7caa49ff0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v000001f7caa49ff0_0;
    %subi 1, 0, 10;
    %assign/vec4 v000001f7caa49ff0_0, 0;
T_5.2 ;
T_5.1 ;
    %load/vec4 v000001f7caa49ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f7caac25f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7caac25f0_0, 0;
T_5.5 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f7caa48030;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7caac2910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7caac3b30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001f7caa48030;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001f7caac2910_0;
    %inv;
    %store/vec4 v000001f7caac2910_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001f7caa48030;
T_8 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v000001f7caa4a1d0_0, v000001f7caac2690_0, v000001f7caac2910_0, v000001f7caac2f50_0, v000001f7caac3a90_0, v000001f7caac2550_0, v000001f7caac20f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001f7caa48030;
T_9 ;
    %load/vec4 v000001f7caac2c30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "tc", &PV<v000001f7caac2c30_0, 64, 32>, &PV<v000001f7caac2c30_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "tc" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001f7caac2c30_0, 128, 32>, &PV<v000001f7caac2c30_0, 0, 32> {0 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", &PV<v000001f7caac2c30_0, 128, 32>, &PV<v000001f7caac2c30_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000001f7caa48030;
T_10 ;
    %wait E_000001f7caa4ea40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f7caac2c30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f7caac2c30_0, 4, 32;
    %load/vec4 v000001f7caac3770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001f7caac2c30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f7caac2c30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f7caac2c30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f7caac2c30_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001f7caac2550_0;
    %load/vec4 v000001f7caac2550_0;
    %load/vec4 v000001f7caac20f0_0;
    %xor;
    %load/vec4 v000001f7caac2550_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000001f7caac2c30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f7caac2c30_0, 4, 32;
T_10.6 ;
    %load/vec4 v000001f7caac2c30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f7caac2c30_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f7caa48030;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 151 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 152 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob080_timer_test.sv";
    "dataset_code-complete-iccad2023/Prob080_timer_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob080_timer/Prob080_timer_sample01.sv";
