<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_92cb445b</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_92cb445b'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_92cb445b')">rsnoc_z_H_R_G_G2_U_U_92cb445b</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.54</td>
<td class="s9 cl rt"><a href="mod339.html#Line" > 98.68</a></td>
<td class="s10 cl rt"><a href="mod339.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod339.html#Toggle" > 81.20</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod339.html#Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod339.html#inst_tag_25110"  onclick="showContent('inst_tag_25110')">config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport</a></td>
<td class="s9 cl rt"> 94.54</td>
<td class="s9 cl rt"><a href="mod339.html#Line" > 98.68</a></td>
<td class="s10 cl rt"><a href="mod339.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod339.html#Toggle" > 81.20</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod339.html#Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_92cb445b'>
<hr>
<a name="inst_tag_25110"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_25110" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.54</td>
<td class="s9 cl rt"><a href="mod339.html#Line" > 98.68</a></td>
<td class="s10 cl rt"><a href="mod339.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod339.html#Toggle" > 81.20</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod339.html#Branch" > 98.28</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.30</td>
<td class="s9 cl rt"> 96.75</td>
<td class="s7 cl rt"> 70.83</td>
<td class="s8 cl rt"> 84.12</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.49</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 86.72</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1257.html#inst_tag_76788" >bcpu_ahb_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2592.html#inst_tag_229009" id="tag_urg_inst_229009">Ia</a></td>
<td class="s9 cl rt"> 93.67</td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.95</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.19</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod100.html#inst_tag_10573" id="tag_urg_inst_10573">Id</a></td>
<td class="s9 cl rt"> 90.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1366.html#inst_tag_80054" id="tag_urg_inst_80054">Igc</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2868.html#inst_tag_254413" id="tag_urg_inst_254413">Ip1</a></td>
<td class="s8 cl rt"> 89.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1378.html#inst_tag_80091" id="tag_urg_inst_80091">Ip2</a></td>
<td class="s8 cl rt"> 88.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod504.html#inst_tag_30710" id="tag_urg_inst_30710">Ip3</a></td>
<td class="s9 cl rt"> 94.64</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.91</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1311.html#inst_tag_79057" id="tag_urg_inst_79057">Ir</a></td>
<td class="s8 cl rt"> 84.65</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s8 cl rt"> 88.07</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.48</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1655_0.html#inst_tag_128334" id="tag_urg_inst_128334">Irspfp</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod149.html#inst_tag_11940" id="tag_urg_inst_11940">Is</a></td>
<td class="s9 cl rt"> 94.52</td>
<td class="s9 cl rt"> 95.77</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.79</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.52</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2536.html#inst_tag_226194" id="tag_urg_inst_226194">Isa</a></td>
<td class="s9 cl rt"> 98.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.24</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147544" id="tag_urg_inst_147544">Ist</a></td>
<td class="s7 cl rt"> 78.27</td>
<td class="s9 cl rt"> 96.45</td>
<td class="s5 cl rt"> 53.57</td>
<td class="s7 cl rt"> 73.67</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.39</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod216.html#inst_tag_12332" id="tag_urg_inst_12332">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69639" id="tag_urg_inst_69639">ud408</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69640" id="tag_urg_inst_69640">ud414</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69641" id="tag_urg_inst_69641">ud431</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69638" id="tag_urg_inst_69638">ud457</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69637" id="tag_urg_inst_69637">ud464</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1012.html#inst_tag_69642" id="tag_urg_inst_69642">ud559</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2686_4.html#inst_tag_233688" id="tag_urg_inst_233688">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177_1.html#inst_tag_12124" id="tag_urg_inst_12124">ursrserdx01g</a></td>
<td class="s8 cl rt"> 82.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2289.html#inst_tag_202500" id="tag_urg_inst_202500">uu6dae5d10e9</a></td>
<td class="s8 cl rt"> 89.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_92cb445b'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod339.html" >rsnoc_z_H_R_G_G2_U_U_92cb445b</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>76</td><td>75</td><td>98.68</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134170</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134175</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134180</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134187</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134287</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134418</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134424</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134429</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134438</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134443</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134455</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134459</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134474</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134482</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134487</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>134492</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>134497</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134573</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134587</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134601</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134615</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>134629</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
134169                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134170     1/1          		if ( ! Sys_Clk_RstN )
134171     1/1          			u_d470 &lt;= #1.0 ( 1'b0 );
134172     1/1          		else if ( CxtEn_Load )
134173     1/1          			u_d470 &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
134174                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134175     1/1          		if ( ! Sys_Clk_RstN )
134176     1/1          			u_e6e4 &lt;= #1.0 ( 2'b0 );
134177     1/1          		else if ( CxtEn_Load )
134178     1/1          			u_e6e4 &lt;= #1.0 ( CxtReq_GenId );
                        MISSING_ELSE
134179                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134180     1/1          		if ( ! Sys_Clk_RstN )
134181     1/1          			u_864d &lt;= #1.0 ( 1'b0 );
134182     1/1          		else if ( CxtEn_Load )
134183     1/1          			u_864d &lt;= #1.0 ( CxtReq_Echo );
                        MISSING_ELSE
134184                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud414( .O( u_5240 ) );
134185                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud431( .O( u_8775 ) );
134186                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134187     1/1          		if ( ! Sys_Clk_RstN )
134188     1/1          			u_e44a &lt;= #1.0 ( 4'b1111 );
134189     1/1          		else if ( u_e212 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_8775 ) )
134190     1/1          			u_e44a &lt;= #1.0 ( u_e212 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
                        MISSING_ELSE
134191                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud559( .O( CurCxtId ) );
134192                  	rsnoc_z_H_R_G_G2_R_U_7b60f05d Ir(
134193                  		.Cxt_Echo( CxtRsp_Echo )
134194                  	,	.Cxt_First( CxtRsp_First )
134195                  	,	.Cxt_GenId( CxtRsp_GenId )
134196                  	,	.Cxt_OrdPtr( CxtRsp_OrdPtr )
134197                  	,	.Cxt_PktCnt1( CxtRsp_PktCnt1 )
134198                  	,	.Cxt_WrInErr( CxtRsp_WrInErr )
134199                  	,	.CxtOpen( CurCxtId &amp; { 1 { CxtOpen }  } )
134200                  	,	.ErrPld( CurCxtId &amp; { 1 { ErrPld }  } )
134201                  	,	.GenTx_Rsp_Data( Gen0_Rsp_Data )
134202                  	,	.GenTx_Rsp_Echo( Gen0_Rsp_Echo )
134203                  	,	.GenTx_Rsp_Last( Gen0_Rsp_Last )
134204                  	,	.GenTx_Rsp_Opc( Gen0_Rsp_Opc )
134205                  	,	.GenTx_Rsp_Rdy( Gen0_Rsp_Rdy )
134206                  	,	.GenTx_Rsp_SeqUnOrdered( Gen0_Rsp_SeqUnOrdered )
134207                  	,	.GenTx_Rsp_Status( Gen0_Rsp_Status )
134208                  	,	.GenTx_Rsp_Vld( Gen0_Rsp_Vld )
134209                  	,	.ResponsePipe_Rsp_GenId( RspPipe_Rsp_GenId )
134210                  	,	.ResponsePipe_Rsp_LastFrag( RspPipe_Rsp_LastFrag )
134211                  	,	.Rsp_ErrCode( Rsp_ErrCode )
134212                  	,	.Rsp_GenId( Rsp_GenId )
134213                  	,	.Rsp_GenLast( Rsp_GenLast )
134214                  	,	.Rsp_GenNext( Rsp_GenNext )
134215                  	,	.Rsp_HeadVld( Rsp_HeadVld )
134216                  	,	.Rsp_IsErr( Rsp_IsErr )
134217                  	,	.Rsp_IsWr( Rsp_IsWr )
134218                  	,	.Rsp_LastFrag( Rsp_LastFrag )
134219                  	,	.Rsp_Opc( Rsp_Opc )
134220                  	,	.Rsp_OrdPtr( Rsp_OrdPtr )
134221                  	,	.Rsp_PktLast( Rsp_PktLast )
134222                  	,	.Rsp_PktNext( Rsp_PktNext )
134223                  	,	.Rx_Data( RxP_Data )
134224                  	,	.Rx_Head( RxP_Head )
134225                  	,	.Rx_Rdy( RxP_Rdy )
134226                  	,	.Rx_Tail( RxP_Tail )
134227                  	,	.Rx_Vld( RxP_Vld )
134228                  	,	.Sys_Clk( Sys_Clk )
134229                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
134230                  	,	.Sys_Clk_En( Sys_Clk_En )
134231                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
134232                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
134233                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
134234                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
134235                  	,	.Sys_Pwr_Idle( Pwr_Response_Idle )
134236                  	,	.Sys_Pwr_WakeUp( Pwr_Response_WakeUp )
134237                  	);
134238                  	assign Gen0Rsp_GenId = RspPipe_Rsp_GenId;
134239                  	assign Stat_Rsp_Cxt = Gen0Rsp_GenId;
134240                  	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
134241                  	assign GenReqStop =
134242                  			GenReqHead &amp; GenReqXfer
134243                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
134244                  			);
134245                  	rsnoc_z_T_C_S_C_L_R_D_z_F2t3 ud( .I( Stat_Rsp_Cxt ) , .O( u_4c36 ) );
134246                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134247     1/1          		if ( ! Sys_Clk_RstN )
134248     1/1          			GenReqHead &lt;= #1.0 ( 1'b1 );
134249     1/1          		else if ( GenReqXfer )
134250     1/1          			GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
134251                  	rsnoc_z_H_R_U_C_C_Ea_8cfd0267 Isa(
134252                  		.CxtUsed( )
134253                  	,	.FreeCxt( u_4c36 )
134254                  	,	.FreeVld( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
134255                  	,	.NewCxt( GenId )
134256                  	,	.NewRdy( )
134257                  	,	.NewVld( GenReqStop )
134258                  	,	.Sys_Clk( Sys_Clk )
134259                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
134260                  	,	.Sys_Clk_En( Sys_Clk_En )
134261                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
134262                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
134263                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
134264                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
134265                  	,	.Sys_Pwr_Idle( Pwr_Stat_Idle )
134266                  	,	.Sys_Pwr_WakeUp( Pwr_Stat_WakeUp )
134267                  	);
134268                  	assign Strm3Cmd = GenId;
134269                  	assign Strm4Cmd = Strm3Cmd;
134270                  	assign Cmd0_GenId = Strm4Cmd;
134271                  	assign Cmd0_Mode = Mode;
134272                  	assign Gen0_Req_Last = GenLcl_Req_Last;
134273                  	assign Gen0_Req_Vld = GenLcl_Req_Vld;
134274                  	assign Cmd0_Vld = u_4e0a;
134275                  	assign Gen0_Req_Addr = GenLcl_Req_Addr;
134276                  	assign Gen0_Req_Be = GenLcl_Req_Be;
134277                  	assign Gen0_Req_BurstType = GenLcl_Req_BurstType;
134278                  	assign Gen0_Req_Data = GenLcl_Req_Data;
134279                  	assign Gen0_Req_Echo = GenLcl_Req_Echo;
134280                  	assign Gen0_Req_Len1 = GenLcl_Req_Len1;
134281                  	assign Gen0_Req_Lock = GenLcl_Req_Lock;
134282                  	assign Gen0_Req_Opc = GenLcl_Req_Opc;
134283                  	assign Gen0_Req_SeqUnOrdered = GenLcl_Req_SeqUnOrdered;
134284                  	assign Gen0_Req_SeqUnique = GenLcl_Req_SeqUnique;
134285                  	assign Gen0_Req_User = GenLcl_Req_User;
134286                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134287     1/1          		if ( ! Sys_Clk_RstN )
134288     1/1          			u_4e0a &lt;= #1.0 ( 1'b1 );
134289     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
134290     1/1          			u_4e0a &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
134291                  	rsnoc_z_H_R_G_G2_D_U_7b60f05d Id(
134292                  		.CmdRx_GenId( Cmd0_GenId )
134293                  	,	.CmdRx_Mode( Cmd0_Mode )
134294                  	,	.CmdRx_Vld( Cmd0_Vld )
134295                  	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
134296                  	,	.CmdTx_GenId( Cmd1_GenId )
134297                  	,	.CmdTx_MatchId( Cmd1_MatchId )
134298                  	,	.CmdTx_Mode( Cmd1_Mode )
134299                  	,	.CmdTx_Vld( Cmd1_Vld )
134300                  	,	.GenRx_Req_Addr( Gen0_Req_Addr )
134301                  	,	.GenRx_Req_Be( Gen0_Req_Be )
134302                  	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
134303                  	,	.GenRx_Req_Data( Gen0_Req_Data )
134304                  	,	.GenRx_Req_Echo( Gen0_Req_Echo )
134305                  	,	.GenRx_Req_Last( Gen0_Req_Last )
134306                  	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
134307                  	,	.GenRx_Req_Lock( Gen0_Req_Lock )
134308                  	,	.GenRx_Req_Opc( Gen0_Req_Opc )
134309                  	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
134310                  	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
134311                  	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
134312                  	,	.GenRx_Req_User( Gen0_Req_User )
134313                  	,	.GenRx_Req_Vld( Gen0_Req_Vld )
134314                  	,	.GenTx_Req_Addr( Gen2_Req_Addr )
134315                  	,	.GenTx_Req_Be( Gen2_Req_Be )
134316                  	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
134317                  	,	.GenTx_Req_Data( Gen2_Req_Data )
134318                  	,	.GenTx_Req_Echo( Gen2_Req_Echo )
134319                  	,	.GenTx_Req_Last( Gen2_Req_Last )
134320                  	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
134321                  	,	.GenTx_Req_Lock( Gen2_Req_Lock )
134322                  	,	.GenTx_Req_Opc( Gen2_Req_Opc )
134323                  	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
134324                  	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
134325                  	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
134326                  	,	.GenTx_Req_User( Gen2_Req_User )
134327                  	,	.GenTx_Req_Vld( Gen2_Req_Vld )
134328                  	,	.Sys_Clk( Sys_Clk )
134329                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
134330                  	,	.Sys_Clk_En( Sys_Clk_En )
134331                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
134332                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
134333                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
134334                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
134335                  	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
134336                  	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
134337                  	,	.Translation_Found( Translation_0_Found )
134338                  	,	.Translation_Key( Translation_0_Key )
134339                  	,	.Translation_MatchId( Translation_0_MatchId )
134340                  	);
134341                  	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
134342                  	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
134343                  	assign GenLcl_Rsp_Echo = Gen0_Rsp_Echo;
134344                  	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
134345                  	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
134346                  	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
134347                  	rsnoc_z_H_R_G_U_Q_U_6dae5d10e9 uu6dae5d10e9(
134348                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
134349                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
134350                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
134351                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
134352                  	,	.GenLcl_Req_Echo( GenLcl_Req_Echo )
134353                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
134354                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
134355                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
134356                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
134357                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
134358                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
134359                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
134360                  	,	.GenLcl_Req_User( GenLcl_Req_User )
134361                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
134362                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
134363                  	,	.GenLcl_Rsp_Echo( GenLcl_Rsp_Echo )
134364                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
134365                  	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
134366                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
134367                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
134368                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
134369                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
134370                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
134371                  	,	.GenPrt_Req_Be( Gen_Req_Be )
134372                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
134373                  	,	.GenPrt_Req_Data( Gen_Req_Data )
134374                  	,	.GenPrt_Req_Echo( Gen_Req_Echo )
134375                  	,	.GenPrt_Req_Last( Gen_Req_Last )
134376                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
134377                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
134378                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
134379                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
134380                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
134381                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
134382                  	,	.GenPrt_Req_User( Gen_Req_User )
134383                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
134384                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
134385                  	,	.GenPrt_Rsp_Echo( Gen_Rsp_Echo )
134386                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
134387                  	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
134388                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
134389                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
134390                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
134391                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
134392                  	,	.Sys_Clk( Sys_Clk )
134393                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
134394                  	,	.Sys_Clk_En( Sys_Clk_En )
134395                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
134396                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
134397                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
134398                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
134399                  	,	.Sys_Pwr_Idle( u_Idle )
134400                  	,	.Sys_Pwr_WakeUp( u_WakeUp )
134401                  	);
134402                  	assign ReqPending = u_d01d &amp; Gen0_Req_Vld;
134403                  	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
134404                  	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
134405                  	assign RdPendCntDec =
134406                  				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy
134407                  		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
134408                  	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
134409                  	assign u_76e9 = RdPendCnt + 1'b1;
134410                  	assign u_2ee2 = RdPendCnt - 1'b1;
134411                  	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
134412                  	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
134413                  	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
134414                  	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
134415                  	assign u_f9ee = WrPendCnt + 1'b1;
134416                  	assign u_30a9 = WrPendCnt - 1'b1;
134417                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134418     1/1          		if ( ! Sys_Clk_RstN )
134419     1/1          			u_d01d &lt;= #1.0 ( 1'b1 );
134420     1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
134421     1/1          			u_d01d &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
134422                  	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
134423                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134424     1/1          		if ( ! Sys_Clk_RstN )
134425     1/1          			RdPendCnt &lt;= #1.0 ( 1'b0 );
134426     1/1          		else if ( RdPendCntEn )
134427     1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
134428                  	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
134429     1/1          		case ( uRdPendCntNext_caseSel )
134430     1/1          			2'b01   : RdPendCntNext = u_76e9 ;
134431     1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
134432     1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
134433     1/1          			default : RdPendCntNext = 1'b0 ;
134434                  		endcase
134435                  	end
134436                  	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
134437                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134438     1/1          		if ( ! Sys_Clk_RstN )
134439     1/1          			WrPendCnt &lt;= #1.0 ( 1'b0 );
134440     1/1          		else if ( WrPendCntEn )
134441     1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
134442                  	always @( WrPendCnt or uWrPendCntNext_caseSel or u_30a9 or u_f9ee ) begin
134443     1/1          		case ( uWrPendCntNext_caseSel )
134444     1/1          			2'b01   : WrPendCntNext = u_f9ee ;
134445     1/1          			2'b10   : WrPendCntNext = u_30a9 ;
134446     1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
134447     1/1          			default : WrPendCntNext = 1'b0 ;
134448                  		endcase
134449                  	end
134450                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134451     1/1          		if ( ! Sys_Clk_RstN )
134452     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
134453     1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; WrPendCntNext == 1'b0 &amp; ~ ReqPending );
134454                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134455     1/1          		if ( ! Sys_Clk_RstN )
134456     1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
134457     1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; ~ ReqRdPending );
134458                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134459     1/1          		if ( ! Sys_Clk_RstN )
134460     1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
134461     1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 1'b0 &amp; ~ ReqWrPending );
134462                  	assign RxEcc_Rdy = Rx1_Rdy;
134463                  	assign Rx_Rdy = RxEcc_Rdy;
134464                  	assign Stat_Req_Cxt = GenId;
134465                  	assign Stat_Req_Info_Addr = GenLcl_Req_Addr;
134466                  	assign Stat_Req_Info_User = GenLcl_Req_User;
134467                  	assign Stat_Req_Info_Wr = GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101;
134468                  	assign GenReqStart =
134469                  			GenLcl_Req_Vld &amp; u_72f4
134470                  		&amp;			(		GenLcl_Req_Opc == 3'b000 | GenLcl_Req_Opc == 3'b001 | GenLcl_Req_Opc == 3'b010 | GenLcl_Req_Opc == 3'b100 | GenLcl_Req_Opc == 3'b101
134471                  			);
134472                  	assign Stat_Req_Start = GenReqStart;
134473                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134474     1/1          		if ( ! Sys_Clk_RstN )
134475     1/1          			u_72f4 &lt;= #1.0 ( 1'b1 );
134476     1/1          		else if ( GenLcl_Req_Vld )
134477     1/1          			u_72f4 &lt;= #1.0 ( GenLcl_Req_Last &amp; GenLcl_Req_Rdy );
                        MISSING_ELSE
134478                  	assign Stat_Req_Stop = GenReqStop;
134479                  	assign GenRspStart = GenLcl_Rsp_Vld &amp; u_2ccd;
134480                  	assign Stat_Rsp_Start = GenRspStart;
134481                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134482     1/1          		if ( ! Sys_Clk_RstN )
134483     1/1          			GenRspHead_2 &lt;= #1.0 ( 1'b1 );
134484     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 2'b10 )
134485     1/1          			GenRspHead_2 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
134486                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134487     1/1          		if ( ! Sys_Clk_RstN )
134488     1/1          			GenRspHead_1 &lt;= #1.0 ( 1'b1 );
134489     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 2'b01 )
134490     1/1          			GenRspHead_1 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
134491                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
134492     1/1          		if ( ! Sys_Clk_RstN )
134493     1/1          			GenRspHead_0 &lt;= #1.0 ( 1'b1 );
134494     1/1          		else if ( GenLcl_Rsp_Vld &amp; Stat_Rsp_Cxt == 2'b0 )
134495     1/1          			GenRspHead_0 &lt;= #1.0 ( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Rdy );
                        MISSING_ELSE
134496                  	always @( GenRspHead_0  or GenRspHead_1  or GenRspHead_2  or Stat_Rsp_Cxt ) begin
134497     1/1          		case ( Stat_Rsp_Cxt )
134498     1/1          			2'b10   : u_2ccd = GenRspHead_2 ;
134499     1/1          			2'b01   : u_2ccd = GenRspHead_1 ;
134500     1/1          			2'b0    : u_2ccd = GenRspHead_0 ;
134501     <font color = "red">0/1     ==>  			default : u_2ccd = 1'b0 ;</font>
134502                  		endcase
134503                  	end
134504                  	assign WakeUp_Gen = Gen_Req_Vld;
134505                  	assign Sys_Pwr_WakeUp = WakeUp_Gen;
134506                  	assign Tx2Data = Tx1_Data [37:0];
134507                  	assign TxEcc_Data =
134508                  		{			{	Tx1_Data [111]
134509                  			,	Tx1_Data [110:94]
134510                  			,	Tx1_Data [93:90]
134511                  			,	Tx1_Data [89:88]
134512                  			,	Tx1_Data [87:81]
134513                  			,	Tx1_Data [80:49]
134514                  			,	Tx1_Data [48:41]
134515                  			,	Tx1_Data [40:38]
134516                  			}
134517                  		,
134518                  		Tx2Data
134519                  		};
134520                  	assign Tx_Data = { TxEcc_Data [111:38] , TxEcc_Data [37:0] };
134521                  	assign TxEcc_Head = Tx1_Head;
134522                  	assign Tx_Head = TxEcc_Head;
134523                  	assign TxEcc_Tail = Tx1_Tail;
134524                  	assign Tx_Tail = TxEcc_Tail;
134525                  	assign TxEcc_Vld = Tx1_Vld;
134526                  	assign Tx_Vld = TxEcc_Vld;
134527                  	assign Dbg_Rx_Data_Last = Rx1_Data [37];
134528                  	assign Dbg_Rx_Data_Err = Rx1_Data [36];
134529                  	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
134530                  	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
134531                  	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
134532                  	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
134533                  	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
134534                  	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
134535                  	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
134536                  	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
134537                  	assign Dbg_Rx_Hdr_Status = Rx1_Data [89:88];
134538                  	assign Dbg_Rx_Hdr_Addr = Rx1_Data [80:49];
134539                  	assign Dbg_Rx_Hdr_Lock = Rx1_Data [111];
134540                  	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
134541                  	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [87:81];
134542                  	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
134543                  	assign Dbg_Rx_Hdr_Opc = Rx1_Data [93:90];
134544                  	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [110:94];
134545                  	assign Dbg_Tx_Data_Last = Tx_Data [37];
134546                  	assign Dbg_Tx_Data_Err = Tx_Data [36];
134547                  	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
134548                  	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
134549                  	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
134550                  	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
134551                  	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
134552                  	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
134553                  	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
134554                  	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
134555                  	assign Dbg_Tx_Hdr_Status = Tx_Data [89:88];
134556                  	assign Dbg_Tx_Hdr_Addr = Tx_Data [80:49];
134557                  	assign Dbg_Tx_Hdr_Lock = Tx_Data [111];
134558                  	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
134559                  	assign Dbg_Tx_Hdr_Len1 = Tx_Data [87:81];
134560                  	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
134561                  	assign Dbg_Tx_Hdr_Opc = Tx_Data [93:90];
134562                  	assign Dbg_Tx_Hdr_RouteId = Tx_Data [110:94];
134563                  	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
134564                  	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
134565                  	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
134566                  	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
134567                  	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
134568                  	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
134569                  	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
134570                  	// synopsys translate_off
134571                  	// synthesis translate_off
134572                  	always @( posedge Sys_Clk )
134573     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134574     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( GenLcl_Req_Vld &amp; GenReqHead &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
134575     <font color = "grey">unreachable  </font>				dontStop = 0;
134576     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134577     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134578     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
134579     <font color = "grey">unreachable  </font>					$stop;
134580                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134581                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
134582                  	// synthesis translate_on
134583                  	// synopsys translate_on
134584                  	// synopsys translate_off
134585                  	// synthesis translate_off
134586                  	always @( posedge Sys_Clk )
134587     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134588     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b1 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
134589     <font color = "grey">unreachable  </font>				dontStop = 0;
134590     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134591     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134592     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
134593     <font color = "grey">unreachable  </font>					$stop;
134594                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134595                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
134596                  	// synthesis translate_on
134597                  	// synopsys translate_on
134598                  	// synopsys translate_off
134599                  	// synthesis translate_off
134600                  	always @( posedge Sys_Clk )
134601     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134602     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
134603     <font color = "grey">unreachable  </font>				dontStop = 0;
134604     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134605     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134606     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
134607     <font color = "grey">unreachable  </font>					$stop;
134608                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134609                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
134610                  	// synthesis translate_on
134611                  	// synopsys translate_on
134612                  	// synopsys translate_off
134613                  	// synthesis translate_off
134614                  	always @( posedge Sys_Clk )
134615     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134616     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b1 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
134617     <font color = "grey">unreachable  </font>				dontStop = 0;
134618     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134619     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134620     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
134621     <font color = "grey">unreachable  </font>					$stop;
134622                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134623                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
134624                  	// synthesis translate_on
134625                  	// synopsys translate_on
134626                  	// synopsys translate_off
134627                  	// synthesis translate_off
134628                  	always @( posedge Sys_Clk )
134629     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
134630     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
134631     <font color = "grey">unreachable  </font>				dontStop = 0;
134632     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
134633     <font color = "grey">unreachable  </font>				if (!dontStop) begin
134634     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
134635     <font color = "grey">unreachable  </font>					$stop;
134636                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
134637                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod339.html" >rsnoc_z_H_R_G_G2_U_U_92cb445b</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134190
 EXPRESSION (u_e212 ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod339.html" >rsnoc_z_H_R_G_G2_U_U_92cb445b</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">62</td>
<td class="rt">44</td>
<td class="rt">70.97 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">1080</td>
<td class="rt">877</td>
<td class="rt">81.20 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">540</td>
<td class="rt">439</td>
<td class="rt">81.30 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">540</td>
<td class="rt">438</td>
<td class="rt">81.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">62</td>
<td class="rt">44</td>
<td class="rt">70.97 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">1080</td>
<td class="rt">877</td>
<td class="rt">81.20 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">540</td>
<td class="rt">439</td>
<td class="rt">81.30 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">540</td>
<td class="rt">438</td>
<td class="rt">81.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Stat_Req_Cxt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Info_Wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Req_Stop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Cxt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stat_Rsp_Start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Key[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_Key[30:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[66:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod339.html" >rsnoc_z_H_R_G_G2_U_U_92cb445b</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">57</td>
<td class="rt">98.28 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134170</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134175</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134180</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134287</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134418</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134424</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">134429</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134438</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">134443</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134455</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134459</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134474</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134482</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134487</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">134492</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">134497</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134170     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134171     			u_d470 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
134172     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
134173     			u_d470 <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134175     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134176     			u_e6e4 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
134177     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
134178     			u_e6e4 <= #1.0 ( CxtReq_GenId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134180     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134181     			u_864d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
134182     		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
134183     			u_864d <= #1.0 ( CxtReq_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134187     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134188     			u_e44a <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
134189     		else if ( u_e212 ^ ( Rsp_PktLast & Rsp_PktNext & u_8775 ) )
           		     <font color = "green">-2-</font>  
134190     			u_e44a <= #1.0 ( u_e212 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134247     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134248     			GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134249     		else if ( GenReqXfer )
           		     <font color = "green">-2-</font>  
134250     			GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134287     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134288     			u_4e0a <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134289     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
134290     			u_4e0a <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134418     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134419     			u_d01d <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134420     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
134421     			u_d01d <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134424     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134425     			RdPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
134426     		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
134427     			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134429     		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
134430     			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
134431     			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
134432     			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
134433     			default : RdPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134438     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134439     			WrPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
134440     		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
134441     			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134443     		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
134444     			2'b01   : WrPendCntNext = u_f9ee ;
           <font color = "green">			==></font>
134445     			2'b10   : WrPendCntNext = u_30a9 ;
           <font color = "green">			==></font>
134446     			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
134447     			default : WrPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134451     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134452     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134453     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & WrPendCntNext == 1'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134455     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134456     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134457     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134459     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134460     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134461     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 1'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134474     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134475     			u_72f4 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134476     		else if ( GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
134477     			u_72f4 <= #1.0 ( GenLcl_Req_Last & GenLcl_Req_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134482     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134483     			GenRspHead_2 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134484     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 2'b10 )
           		     <font color = "green">-2-</font>  
134485     			GenRspHead_2 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134487     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134488     			GenRspHead_1 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134489     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 2'b01 )
           		     <font color = "green">-2-</font>  
134490     			GenRspHead_1 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134492     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
134493     			GenRspHead_0 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
134494     		else if ( GenLcl_Rsp_Vld & Stat_Rsp_Cxt == 2'b0 )
           		     <font color = "green">-2-</font>  
134495     			GenRspHead_0 <= #1.0 ( GenLcl_Rsp_Last & GenLcl_Rsp_Rdy );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134497     		case ( Stat_Rsp_Cxt )
           		<font color = "red">-1-</font>  
134498     			2'b10   : u_2ccd = GenRspHead_2 ;
           <font color = "green">			==></font>
134499     			2'b01   : u_2ccd = GenRspHead_1 ;
           <font color = "green">			==></font>
134500     			2'b0    : u_2ccd = GenRspHead_0 ;
           <font color = "green">			==></font>
134501     			default : u_2ccd = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_25110">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_92cb445b">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
