Wire variables need to be set with an assign outside of a procedural block. Reg variables can be set inside a procedural block. If you use SystemVerilog you can declare the variable to be of type logic and then you can assign to that either way.


ValueError: Unresolvable bit in binary string: 'x'