---
layout: default
title: "CV"
---
# Curriculum Vitae

## ğŸ‘¤ Summary

Experienced in formal methods and distributed systems. Proven track record of developing and validating complex software and hardware systems using model checking, synthesis, and verification techniques. Strong contributor to academic and industrial research with programming expertise and a history of impactful publications, tool development, and cross-functional collaboration.

---

## ğŸ›  Key Projects

- **Firmware and Execution Unit Verification (Intel):** Formally verified firmware and RTL designs including GCM-AES encryption and PCIe Gen5. Used C2RTL/RTL2RTL equivalence for robust software-hardware integration.
- **Correct-by-Construction FPGA Hardware (TU Clausthal):** Designed formally verified FPGA modules using reactive synthesis and formal specifications, targeting reliability and autonomy in hardware systems.

---

## ğŸ’¼ Experience

**Formal Verification Engineer** â€” *LUBIS-EDA, Germany*
*Present*

**Postdoctoral Research Assistant** â€” *TU Clausthal, Germany*
*8 months*
Institute for Software and Systems Engineering
Research on formal hardware generation using reactive synthesis. Focus on FPGA-targeted systems for energy-efficient, correct-by-design architectures.

**Formal Verification Engineer** â€” *Intel, Bengaluru, India*
*2 years 3 months*
Formal verification of firmware and execution units using RTL2RTL/C2RTL equivalence. Collaborated with global design teams and EDA vendors. Verified IP blocks including GCM-AES and PCIe Gen5.

**Consultant (Self-employed)**
*2 months*
Verified DJED stable coin protocol using Kind2 and Lustre modeling.

**Intern, MathWorks â€“ Control Design Automation Group** â€” *Bengaluru, India*
*3 months*

---

## ğŸ§  Skills

- **Systems:** Distributed, Real-Time, Decentralized Protocols
- **Formal Methods:** Model Checking, Reactive Synthesis, Theorem Proving
- **Languages:** C, C++, Python, Haskell, System Verilog, TCL
- **Tools:** JasperGold, Onespin, Spin, Kind2, Matlab, UPPAL, Strix
- **Software Engineering:** Prototyping, Autonomous Tool Development
- **Others:** Resilience Modeling, Fault Tolerance

---

## ğŸ† Achievements

- Best Paper Award â€“ *Jasper User Group 2024 (India)*
- Patent Pending â€“ Semi-Automatic Tool to Create Formal Verification Models
- Tata Consultancy Services Research Fellowship (2013)

---

## ğŸ“š Publications

1. â€œPioneering Software Formal Verification Methodology for Firmwareâ€ â€“ DVCon India 2024
2. â€œRevisiting Underapproximate Reachability for Multipushdown Systemsâ€ â€“ TACAS 2020
3. â€œ12-Player Stochastic StopWatch Gamesâ€ â€“ TIME 2021
4. â€œResilience of Timed Systemsâ€ â€“ FSTTCS 2021

---

## ğŸ“˜ Intellectual Property

- U.S. Patent Pending: 18394854

---

## ğŸ“ Education

**Ph.D. in Computer Science** â€” *Indian Institute of Technology Bombay, India*
**M.E. in Computer Science** â€” *Indian Institute of Engineering Science and Technology Shibpur, India*
**B.Tech. in Information Technology** â€” *West Bengal University of Technology, India*

---

## ğŸ§¾ References

Available upon request:

- Prof. Krishna S. (IIT Bombay)
- Disha Puri (Intel)
- Aravind Shivkumar (Western Digital)
