timestamp 1428891752
version 7.5
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use ../cells/reg1 reg1_0 1 0 443 0 1 151
use ../cells/addsub1 addsub1_0 1 0 752 0 1 51
use ../cells/mux1 mux1_0 1 0 990 0 1 57
use ../cells/shift1 shift1_0 1 0 1107 0 1 82
use ../cells/reg1 reg1_1 1 0 1214 0 1 151
node "m2_907_62#" 0 684 907 62 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36 30 0 0
node "GND" 0 380 1385 77 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 24 0 0
node "m2_1180_77#" 0 304 1180 77 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_1077_77#" 0 304 1077 77 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_907_77#" 0 304 907 77 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_614_77#" 0 304 614 77 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "GND" 0 304 409 77 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_1180_104#" 0 532 1180 104 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28 22 0 0
node "m2_1077_101#" 0 684 1077 101 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36 26 0 0
node "m2_614_104#" 0 228 614 104 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "m2_907_108#" 0 228 907 108 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "divisorin" 0 228 409 108 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "Vdd" 0 608 1385 137 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 24 0 0
node "m2_1180_137#" 0 304 1180 137 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_1077_137#" 0 304 1077 137 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_907_137#" 0 304 907 137 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "m2_614_137#" 0 304 614 137 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "Vdd" 0 304 409 137 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "reset_n" 0 1269 1378 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "clk" 0 1269 1195 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "clk_n" 0 1269 1188 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "outbit" 0 1269 1099 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "shift_n" 0 1269 1092 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "shift" 0 1269 1085 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "S1_n" 0 1269 1062 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "S1" 0 1269 1055 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "S0_n" 0 1269 929 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "S0" 0 1269 922 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "m1_900_50#" 0 1269 900 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "X" 0 1269 893 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "add_n" 0 1269 636 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "reset_n" 0 1269 607 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "clk" 0 1269 424 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "clk_n" 0 1269 417 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 27 24 0 0 0 0
node "m1_936_89#" 0 752 936 89 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "remainder" 4 25147 1384 54 v 0 0 0 0 0 0 0 0 0 0 0 0 170 118 989 670 0 0
node "reset_n" 0 564 1378 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "clk" 0 564 1195 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "clk_n" 0 564 1188 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "inbit" 0 564 1099 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "shift_n" 0 564 1092 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "shift" 0 564 1085 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "S1_n" 0 564 1062 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "S1" 0 564 1055 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "S0_n" 0 564 929 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "S0" 0 564 922 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "m1_900_159#" 0 564 900 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "C" 0 564 893 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "add_n" 0 564 636 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "reset_n" 0 564 607 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "clk" 0 564 424 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "clk_n" 0 564 417 159 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
cap "remainder" "reset_n" 405
cap "remainder" "clk" 405
cap "GND" "remainder" 540
cap "remainder" "shift_n" 405
cap "outbit" "remainder" 405
cap "shift" "remainder" 405
cap "clk_n" "remainder" 405
cap "mux1_0/w_n54_28#" "mux1_0/GND" 752
merge "shift1_0/shift_n" "shift_n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0
merge "mux1_0/S1_n" "S1_n" -11844 0 0 0 0 0 0 0 0 0 0 0 0 -252 -186 0 0 0 0
merge "mux1_0/S0" "S0" -11844 0 0 0 0 0 0 0 0 0 0 0 0 -252 -186 0 0 0 0
merge "mux1_0/S1" "S1" -11844 0 0 0 0 0 0 0 0 0 0 0 0 -252 -186 0 0 0 0
merge "addsub1_0/A" "reg1_0/Q" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0
merge "reg1_0/Q" "m2_614_104#"
merge "reg1_1/Q" "mux1_0/D2" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0
merge "mux1_0/D2" "addsub1_0/B"
merge "addsub1_0/B" "m2_907_62#"
merge "m2_907_62#" "remainder"
merge "addsub1_0/X" "X" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0
merge "addsub1_0/C" "C" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0
merge "reg1_1/D" "shift1_0/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0
merge "shift1_0/B" "outbit"
merge "outbit" "m2_1180_104#"
merge "reg1_0/D" "divisorin" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0
merge "reg1_1/Vdd" "shift1_0/Vdd" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0
merge "shift1_0/Vdd" "mux1_0/Vdd"
merge "mux1_0/Vdd" "addsub1_0/Vdd"
merge "addsub1_0/Vdd" "reg1_0/Vdd"
merge "reg1_0/Vdd" "Vdd"
merge "Vdd" "m2_614_137#"
merge "m2_614_137#" "m2_907_137#"
merge "m2_907_137#" "m2_1077_137#"
merge "m2_1077_137#" "m2_1180_137#"
merge "shift1_0/A" "mux1_0/Y" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0
merge "mux1_0/Y" "m2_1077_101#"
merge "mux1_0/S0_n" "S0_n" -11844 0 0 0 0 0 0 0 0 0 0 0 0 -252 -186 0 0 0 0
merge "reg1_1/reset_n" "reg1_0/reset_n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "reg1_0/reset_n" "reset_n"
merge "reg1_1/GND" "shift1_0/GND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0
merge "shift1_0/GND" "mux1_0/GND"
merge "mux1_0/GND" "mux1_0/D0"
merge "mux1_0/D0" "m1_936_89#"
merge "m1_936_89#" "addsub1_0/GND"
merge "addsub1_0/GND" "reg1_0/GND"
merge "reg1_0/GND" "GND"
merge "GND" "m2_614_77#"
merge "m2_614_77#" "m2_907_77#"
merge "m2_907_77#" "m2_1077_77#"
merge "m2_1077_77#" "m2_1180_77#"
merge "addsub1_0/m1_148_8#" "m1_900_50#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0
merge "m1_900_50#" "m1_900_159#"
merge "reg1_1/clk_n" "reg1_0/clk_n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "reg1_0/clk_n" "clk_n"
merge "addsub1_0/add_n" "add_n" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0
merge "shift1_0/inbit" "inbit" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0
merge "reg1_1/clk" "reg1_0/clk" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 0 0 0 0
merge "reg1_0/clk" "clk"
merge "shift1_0/shift" "shift" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0
merge "mux1_0/D1" "addsub1_0/Z" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0
merge "addsub1_0/Z" "m2_907_108#"
