# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_3_Bit.vhd" \
"../../../../Nanoprocessor_Project.srcs/sim_1/imports/sim_1/new/TB_Mux_2_W_3.vhd" \

# Do not sort compile order
nosort
