// Seed: 3551541575
`define pp_4 0
`default_nettype id_4 `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign id_2 = "";
  reg id_4;
  always @(id_4 == 1) begin
    id_4 <= 1;
  end
endmodule
