{"vcs1":{"timestamp_begin":1681594836.715852124, "rt":0.49, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681594837.236985280, "rt":0.82, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681594838.084955203, "rt":0.75, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594836.421858552}
{"VCS_COMP_START_TIME": 1681594836.421858552}
{"VCS_COMP_END_TIME": 1681594839.482864074}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337104}}
{"stitch_vcselab": {"peak_mem": 222684}}
