<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2021.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>2.001</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.001</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>2.001</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>7.999</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>7.999</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>7.999</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>7.999</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>55</FF>
      <LATCH>0</LATCH>
      <LUT>99</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>890</BRAM>
      <CLB>0</CLB>
      <DSP>840</DSP>
      <FF>407600</FF>
      <LUT>203800</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="sigmoid_plan" DISPNAME="inst" RTLNAME="sigmoid_plan">
      <SubModules count="1">dcmp_64ns_64ns_1_2_no_dsp_1_U1</SubModules>
      <Resources FF="55" LUT="99"/>
      <LocalResources FF="28" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1" BINDMODULE="sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="dcmp_64ns_64ns_1_2_no_dsp_1" DISPNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1" RTLNAME="sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1">
      <Resources FF="27" LUT="83"/>
      <LocalResources FF="27" LUT="37"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="1.975" DATAPATH_LOGIC_DELAY="0.444" DATAPATH_NET_DELAY="1.531" ENDPOINT_PIN="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/D" LOGIC_LEVELS="3" MAX_FANOUT="27" SLACK="7.999" STARTPOINT_PIN="sub_ln962_reg_625_reg[2]/C">
      <CELL NAME="sub_ln962_reg_625_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="205"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="72"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.969" DATAPATH_LOGIC_DELAY="0.438" DATAPATH_NET_DELAY="1.531" ENDPOINT_PIN="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]/D" LOGIC_LEVELS="3" MAX_FANOUT="27" SLACK="8.005" STARTPOINT_PIN="sub_ln962_reg_625_reg[2]/C">
      <CELL NAME="sub_ln962_reg_625_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="205"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[55]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[55]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="72"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.969" DATAPATH_LOGIC_DELAY="0.438" DATAPATH_NET_DELAY="1.531" ENDPOINT_PIN="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]/D" LOGIC_LEVELS="3" MAX_FANOUT="27" SLACK="8.005" STARTPOINT_PIN="sub_ln962_reg_625_reg[2]/C">
      <CELL NAME="sub_ln962_reg_625_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="205"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_3" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[62]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[56]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[56]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="72"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.619" DATAPATH_LOGIC_DELAY="0.446" DATAPATH_NET_DELAY="1.173" ENDPOINT_PIN="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/D" LOGIC_LEVELS="3" MAX_FANOUT="5" SLACK="8.355" STARTPOINT_PIN="in_read_reg_606_reg[3]/C">
      <CELL NAME="in_read_reg_606_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="72"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[37]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="72"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.613" DATAPATH_LOGIC_DELAY="0.440" DATAPATH_NET_DELAY="1.173" ENDPOINT_PIN="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[45]/D" LOGIC_LEVELS="3" MAX_FANOUT="5" SLACK="8.361" STARTPOINT_PIN="in_read_reg_606_reg[3]/C">
      <CELL NAME="in_read_reg_606_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="72"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_5" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[54]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[45]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="278"/>
      <CELL NAME="dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[45]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="72"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/sigmoid_plan_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/sigmoid_plan_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/sigmoid_plan_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/sigmoid_plan_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/sigmoid_plan_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sigmoid_plan_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Dec 06 20:03:41 +0800 2021"/>
    <item NAME="Version" VALUE="2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)"/>
    <item NAME="Project" VALUE="sigmoid_new"/>
    <item NAME="Solution" VALUE="PLAN (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="kintex7"/>
    <item NAME="Target device" VALUE="xc7k325t-ffg676-2"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

