Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Sat Nov 29 14:41:14 2025
| Host              : sunset running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    9           
TIMING-7   Critical Warning  No common node between related clocks                             9           
TIMING-8   Critical Warning  No common period between related clocks                           2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      6           
TIMING-16  Warning           Large setup violation                                             18          
TIMING-18  Warning           Missing input or output delay                                     2           
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                                 1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.532      -26.977                     42                20123        0.010        0.000                      0                20107        1.125        0.000                       0                  7781  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
adc_dco_clk                                                                                          {0.000 1.666}        3.333           300.030         
clk_125                                                                                              {0.000 4.000}        8.000           125.000         
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
design_1_i/clk_wiz_0/inst/clk_in1                                                                    {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                                                      {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0                                                                      {0.000 1.667}        3.333           300.000         
design_1_i/clk_wiz_1/inst/clk_in1                                                                    {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                                                                      {0.000 1.667}        3.333           300.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_dco_clk                                                                                                0.653        0.000                      0                   48        0.178        0.000                      0                   48        1.391        0.000                       0                    24  
clk_pl_0                                                                                                   4.146        0.000                      0                15717        0.010        0.000                      0                15717        3.500        0.000                       0                  5272  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.099        0.000                      0                  992        0.023        0.000                      0                  992       24.468        0.000                       0                   479  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                            8.388        0.000                      0                   66        0.066        0.000                      0                   66        4.725        0.000                       0                    35  
  clk_out2_design_1_clk_wiz_0_0                                                                            0.854        0.000                      0                   17        0.061        0.000                      0                   17        1.392        0.000                       0                    11  
design_1_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                                                            1.279        0.000                      0                 2880        0.011        0.000                      0                 2880        1.125        0.000                       0                  1958  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_dco_clk                                                                                          clk_pl_0                                                                                                  -1.532      -24.569                     18                   18        0.013        0.000                      0                   18  
clk_out1_design_1_clk_wiz_0_0                                                                        clk_pl_0                                                                                                   6.658        0.000                      0                   29        1.054        0.000                      0                   29  
clk_out2_design_1_clk_wiz_0_0                                                                        clk_pl_0                                                                                                   0.533        0.000                      0                   29        0.964        0.000                      0                   29  
clk_out1_design_1_clk_wiz_1_0                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        2.871        0.000                      0                    8                                                                        
adc_dco_clk                                                                                          clk_out2_design_1_clk_wiz_0_0                                                                              1.562        0.000                      0                    3        0.267        0.000                      0                    3  
clk_out1_design_1_clk_wiz_0_0                                                                        clk_out2_design_1_clk_wiz_0_0                                                                              0.850        0.000                      0                    8        0.223        0.000                      0                    8  
adc_dco_clk                                                                                          clk_out1_design_1_clk_wiz_1_0                                                                              1.271        0.000                      0                   36        0.080        0.000                      0                   36  
clk_pl_0                                                                                             clk_out1_design_1_clk_wiz_1_0                                                                              1.216        0.000                      0                   40        0.053        0.000                      0                   40  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_design_1_clk_wiz_1_0                                                                             49.551        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                                        clk_out1_design_1_clk_wiz_1_0                                                                              1.733        0.000                      0                    2        0.621        0.000                      0                    2  
clk_out2_design_1_clk_wiz_0_0                                                                        clk_out1_design_1_clk_wiz_1_0                                                                              2.285        0.000                      0                    2        0.541        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_design_1_clk_wiz_0_0                                                                        adc_dco_clk                                                                                               -0.434       -2.408                     24                   24        1.110        0.000                      0                   24  
**async_default**                                                                                    clk_out1_design_1_clk_wiz_1_0                                                                        clk_out1_design_1_clk_wiz_1_0                                                                              2.345        0.000                      0                  105        0.111        0.000                      0                  105  
**async_default**                                                                                    clk_out1_design_1_clk_wiz_0_0                                                                        clk_out2_design_1_clk_wiz_0_0                                                                              1.420        0.000                      0                    5        0.212        0.000                      0                    5  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.750        0.000                      0                   96        0.199        0.000                      0                   96  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.033        0.000                      0                  100        0.112        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_out1_design_1_clk_wiz_1_0                                                                        clk_out1_design_1_clk_wiz_1_0                                                                        
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_design_1_clk_wiz_1_0                                                                        
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                               clk_pl_0                                                                                             clk_pl_0                                                                                             
(none)                                                                                               clk_out1_design_1_clk_wiz_1_0                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                             
(none)                                                                                               clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                             
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_dco_clk
  To Clock:  adc_dco_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 adc_d_n
                            (input port clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.638ns (35.403%)  route 1.164ns (64.597%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Input Delay:            2.500ns
  Clock Path Skew:        1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 4.965 - 3.333 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.500     2.500    
    K20                                               0.000     2.500 f  adc_d_n (IN)
                         net (fo=0)                   0.100     2.600    design_1_i/AD7960_0/inst/Data_In_IBUFDS/IB
    HPIOBDIFFINBUF_X1Y114
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.638     3.238 r  design_1_i/AD7960_0/inst/Data_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.288    design_1_i/AD7960_0/inst/Data_In_IBUFDS/OUT
    L20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.288 r  design_1_i/AD7960_0/inst/Data_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.014     4.302    design_1_i/AD7960_0/inst/sdi_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.949     4.965    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/C
                         clock pessimism              0.000     4.965    
                         clock uncertainty           -0.035     4.930    
    SLICE_X68Y282        FDPE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.955    design_1_i/AD7960_0/inst/serial_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.205ns (14.320%)  route 1.227ns (85.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 4.687 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 r  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.383     3.338    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     4.687    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
                         clock pessimism              0.142     4.829    
                         clock uncertainty           -0.035     4.794    
    SLICE_X68Y267        FDPE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     4.734    design_1_i/AD7960_0/inst/serial_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.081ns (4.904%)  route 1.571ns (95.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 4.962 - 3.333 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.091     1.916    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y282        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.997 r  design_1_i/AD7960_0/inst/serial_buffer_reg[1]/Q
                         net (fo=5, routed)           1.571     3.568    design_1_i/AD7960_0/inst/data_o[1]
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     4.962    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/C
                         clock pessimism              0.251     5.213    
                         clock uncertainty           -0.035     5.178    
    SLICE_X68Y283        FDPE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     5.203    design_1_i/AD7960_0/inst/serial_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.205ns (13.216%)  route 1.346ns (86.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 4.962 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 r  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.503     3.457    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     4.962    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
                         clock pessimism              0.252     5.213    
                         clock uncertainty           -0.035     5.178    
    SLICE_X68Y284        FDPE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.118    design_1_i/AD7960_0/inst/serial_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.205ns (13.216%)  route 1.346ns (86.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 4.962 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 r  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.503     3.457    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     4.962    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/C
                         clock pessimism              0.252     5.213    
                         clock uncertainty           -0.035     5.178    
    SLICE_X68Y284        FDPE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     5.118    design_1_i/AD7960_0/inst/serial_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.205ns (13.216%)  route 1.346ns (86.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 4.962 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 r  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.503     3.457    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     4.962    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/C
                         clock pessimism              0.252     5.213    
                         clock uncertainty           -0.035     5.178    
    SLICE_X68Y284        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.118    design_1_i/AD7960_0/inst/serial_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[17]/CE
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.205ns (13.207%)  route 1.347ns (86.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 4.962 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 r  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.504     3.458    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     4.962    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[17]/C
                         clock pessimism              0.252     5.213    
                         clock uncertainty           -0.035     5.178    
    SLICE_X68Y284        FDPE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     5.119    design_1_i/AD7960_0/inst/serial_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                          5.119    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.205ns (13.844%)  route 1.276ns (86.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 4.958 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 r  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.432     3.387    design_1_i/AD7960_0/inst/sel
    SLICE_X66Y281        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.941     4.958    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X66Y281        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[9]/C
                         clock pessimism              0.203     5.161    
                         clock uncertainty           -0.035     5.125    
    SLICE_X66Y281        FDPE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     5.065    design_1_i/AD7960_0/inst/serial_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.205ns (13.594%)  route 1.303ns (86.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 4.961 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 r  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.460     3.414    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     4.961    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
                         clock pessimism              0.252     5.213    
                         clock uncertainty           -0.035     5.178    
    SLICE_X68Y277        FDPE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     5.118    design_1_i/AD7960_0/inst/serial_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -3.414    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (adc_dco_clk rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.205ns (13.576%)  route 1.305ns (86.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 4.965 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 r  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.462     3.416    design_1_i/AD7960_0/inst/sel
    SLICE_X67Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      3.333     3.333 r  
    E15                                               0.000     3.333 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     3.412    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     3.977 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.017    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.017 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.949     4.965    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
                         clock pessimism              0.251     5.217    
                         clock uncertainty           -0.035     5.182    
    SLICE_X67Y277        FDPE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.121    design_1_i/AD7960_0/inst/serial_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          5.121    
                         arrival time                          -3.416    
  -------------------------------------------------------------------
                         slack                                  1.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.058ns (17.957%)  route 0.265ns (82.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.941     1.625    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y279        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y279        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.683 r  design_1_i/AD7960_0/inst/serial_buffer_reg[13]/Q
                         net (fo=4, routed)           0.265     1.948    design_1_i/AD7960_0/inst/data_o[13]
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.027     1.852    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
                         clock pessimism             -0.142     1.710    
    SLICE_X68Y267        FDPE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.770    design_1_i/AD7960_0/inst/serial_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.040ns (15.747%)  route 0.214ns (84.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.571     1.031    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.071 r  design_1_i/AD7960_0/inst/serial_buffer_reg[5]/Q
                         net (fo=4, routed)           0.214     1.285    design_1_i/AD7960_0/inst/data_o[5]
    SLICE_X67Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.678     1.274    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
                         clock pessimism             -0.216     1.058    
    SLICE_X67Y277        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.105    design_1_i/AD7960_0/inst/serial_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.072ns (29.288%)  route 0.174ns (70.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.573     1.033    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.072 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/Q
                         net (fo=5, routed)           0.168     1.239    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
    SLICE_X68Y283        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     1.272 r  design_1_i/AD7960_0/inst/sclk_echo_cnt[3]_i_1/O
                         net (fo=1, routed)           0.006     1.278    design_1_i/AD7960_0/inst/sclk_echo_cnt0[3]
    SLICE_X68Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/C
                         clock pessimism             -0.227     1.039    
    SLICE_X68Y283        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.086    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.072ns (29.288%)  route 0.174ns (70.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.573     1.033    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.072 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/Q
                         net (fo=5, routed)           0.168     1.239    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
    SLICE_X68Y283        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     1.272 r  design_1_i/AD7960_0/inst/sclk_echo_cnt[4]_i_1/O
                         net (fo=1, routed)           0.006     1.278    design_1_i/AD7960_0/inst/sclk_echo_cnt0[4]
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                         clock pessimism             -0.227     1.039    
    SLICE_X68Y283        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.086    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[2]_replica/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.041ns (16.226%)  route 0.212ns (83.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.577     1.036    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y282        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.077 r  design_1_i/AD7960_0/inst/serial_buffer_reg[1]/Q
                         net (fo=5, routed)           0.212     1.289    design_1_i/AD7960_0/inst/data_o[1]
    SLICE_X68Y281        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.669     1.265    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y281        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]_replica/C
                         clock pessimism             -0.216     1.049    
    SLICE_X68Y281        FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.096    design_1_i/AD7960_0/inst/serial_buffer_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.074ns (28.700%)  route 0.184ns (71.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.573     1.033    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.072 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/Q
                         net (fo=5, routed)           0.168     1.239    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
    SLICE_X68Y283        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.274 r  design_1_i/AD7960_0/inst/sclk_echo_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     1.290    design_1_i/AD7960_0/inst/sclk_echo_cnt0[1]
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                         clock pessimism             -0.227     1.039    
    SLICE_X68Y283        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.085    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.074ns (28.589%)  route 0.185ns (71.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.573     1.033    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.072 r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/Q
                         net (fo=5, routed)           0.168     1.239    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
    SLICE_X68Y283        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.274 r  design_1_i/AD7960_0/inst/sclk_echo_cnt[2]_i_1/O
                         net (fo=1, routed)           0.017     1.291    design_1_i/AD7960_0/inst/sclk_echo_cnt0[2]
    SLICE_X68Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/C
                         clock pessimism             -0.227     1.039    
    SLICE_X68Y283        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.085    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.040ns (13.685%)  route 0.252ns (86.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.573     1.033    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.073 r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/Q
                         net (fo=3, routed)           0.252     1.325    design_1_i/AD7960_0/inst/data_o[2]
    SLICE_X67Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.682     1.278    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[3]/C
                         clock pessimism             -0.216     1.062    
    SLICE_X67Y282        FDPE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.108    design_1_i/AD7960_0/inst/serial_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 adc_d_p
                            (input port clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.528ns (40.208%)  route 0.785ns (59.792%))
  Logic Levels:           2  (DIFFINBUF=1 IBUFCTRL=1)
  Input Delay:            0.900ns
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.900     0.900    
    L20                                               0.000     0.900 r  adc_d_p (IN)
                         net (fo=0)                   0.079     0.979    design_1_i/AD7960_0/inst/Data_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y114
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     1.507 r  design_1_i/AD7960_0/inst/Data_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     1.547    design_1_i/AD7960_0/inst/Data_In_IBUFDS/OUT
    L20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.547 r  design_1_i/AD7960_0/inst/Data_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.666     2.213    design_1_i/AD7960_0/inst/sdi_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.091     1.916    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/C
                         clock pessimism              0.000     1.916    
    SLICE_X68Y282        FDPE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.976    design_1_i/AD7960_0/inst/serial_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             adc_dco_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.039ns (7.072%)  route 0.512ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.408     0.868    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.907 r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/Q
                         net (fo=4, routed)           0.512     1.419    design_1_i/AD7960_0/inst/data_o[14]
    SLICE_X68Y279        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.668     1.264    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y279        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[15]/C
                         clock pessimism             -0.137     1.127    
    SLICE_X68Y279        FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.173    design_1_i/AD7960_0/inst/serial_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_dco_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { adc_dco_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         3.333       2.783      SLICE_X68Y282  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[0]/C
Min Period        n/a     FDPE/C   n/a            0.550         3.333       2.783      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.333       2.783      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         3.333       2.783      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/C
Min Period        n/a     FDPE/C   n/a            0.550         3.333       2.783      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
Min Period        n/a     FDPE/C   n/a            0.550         3.333       2.783      SLICE_X68Y282  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/C
Min Period        n/a     FDPE/C   n/a            0.550         3.333       2.783      SLICE_X68Y278  design_1_i/AD7960_0/inst/serial_buffer_reg[10]/C
Min Period        n/a     FDPE/C   n/a            0.550         3.333       2.783      SLICE_X68Y277  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
Min Period        n/a     FDPE/C   n/a            0.550         3.333       2.783      SLICE_X68Y284  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
Min Period        n/a     FDPE/C   n/a            0.550         3.333       2.783      SLICE_X68Y279  design_1_i/AD7960_0/inst/serial_buffer_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.666       1.391      SLICE_X68Y282  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.666       1.391      SLICE_X68Y282  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         1.667       1.392      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         1.666       1.391      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.667       1.392      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.666       1.391      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1.667       1.392      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1.666       1.391      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         1.667       1.392      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         1.666       1.391      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.667       1.392      SLICE_X68Y282  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.667       1.392      SLICE_X68Y282  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         1.666       1.391      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         1.667       1.392      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.666       1.391      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.667       1.392      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1.666       1.391      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1.667       1.392      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         1.666       1.391      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         1.667       1.392      SLICE_X68Y283  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[52]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.362ns (7.679%)  route 4.352ns (92.321%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.559ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.503ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.754     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y131        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.039 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.211     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X52Y131        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.349 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=7, routed)           0.240     2.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X50Y130        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.677 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         1.856     4.533    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X26Y240        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.631 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[52]_INST_0/O
                         net (fo=1, routed)           2.045     6.676    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[52]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[52]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.505    11.673    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.100    11.773    
                         clock uncertainty           -0.130    11.643    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[52])
                                                     -0.821    10.822    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.324ns (5.984%)  route 5.090ns (94.016%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.559ns, distribution 1.379ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.503ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.938     2.146    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y274        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.225 f  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/Q
                         net (fo=6, routed)           4.456     6.681    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X60Y121        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.830 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.089     6.919    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X60Y121        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     7.015 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_1__2/O
                         net (fo=2, routed)           0.545     7.561    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X61Y142        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.551    11.719    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X61Y142        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.096    11.815    
                         clock uncertainty           -0.130    11.685    
    SLICE_X61Y142        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.710    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.324ns (6.016%)  route 5.061ns (93.984%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.559ns, distribution 1.379ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.503ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.938     2.146    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y274        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.225 f  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/Q
                         net (fo=6, routed)           4.456     6.681    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X60Y121        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     6.830 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__0/O
                         net (fo=1, routed)           0.089     6.919    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X60Y121        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     7.015 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_1__2/O
                         net (fo=2, routed)           0.516     7.532    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X61Y142        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.551    11.719    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X61Y142        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.096    11.815    
                         clock uncertainty           -0.130    11.685    
    SLICE_X61Y142        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.710    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[26]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.410ns (8.749%)  route 4.276ns (91.251%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.559ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.503ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.754     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y131        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.039 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.211     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X52Y131        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.349 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=7, routed)           0.240     2.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X50Y130        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.677 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.180     4.857    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X26Y241        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     5.003 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[26]_INST_0/O
                         net (fo=1, routed)           1.645     6.648    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[26]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.505    11.673    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.100    11.773    
                         clock uncertainty           -0.130    11.643    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[26])
                                                     -0.803    10.840    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[37]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.363ns (7.941%)  route 4.208ns (92.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.559ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.503ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.754     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y131        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.039 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.211     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X52Y131        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.349 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=7, routed)           0.240     2.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X50Y130        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.677 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         1.964     4.641    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X24Y240        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.740 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[37]_INST_0/O
                         net (fo=1, routed)           1.793     6.533    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[37]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.505    11.673    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.100    11.773    
                         clock uncertainty           -0.130    11.643    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[37])
                                                     -0.884    10.759    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[19]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.414ns (9.016%)  route 4.178ns (90.984%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.559ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.503ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.754     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y131        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.039 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.211     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X52Y131        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.349 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=7, routed)           0.240     2.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X50Y130        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.677 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         1.923     4.600    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X28Y240        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.750 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[19]_INST_0/O
                         net (fo=1, routed)           1.804     6.554    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[19]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.505    11.673    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.100    11.773    
                         clock uncertainty           -0.130    11.643    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[19])
                                                     -0.836    10.807    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.807    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[31]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.314ns (6.898%)  route 4.238ns (93.102%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.559ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.503ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.754     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y131        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.039 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.211     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X52Y131        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.349 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=7, routed)           0.240     2.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X50Y130        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.677 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.167     4.844    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X26Y241        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     4.894 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[31]_INST_0/O
                         net (fo=1, routed)           1.620     6.514    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[31]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.505    11.673    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.100    11.773    
                         clock uncertainty           -0.130    11.643    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[31])
                                                     -0.842    10.801    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[27]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.352ns (7.704%)  route 4.217ns (92.296%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.559ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.503ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.754     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y131        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.039 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.211     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X52Y131        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.349 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=7, routed)           0.240     2.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X50Y130        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.677 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         1.970     4.647    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X25Y241        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     4.735 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[27]_INST_0/O
                         net (fo=1, routed)           1.796     6.531    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[27]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.505    11.673    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.100    11.773    
                         clock uncertainty           -0.130    11.643    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[27])
                                                     -0.822    10.821    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[5]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.413ns (9.084%)  route 4.134ns (90.916%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.559ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.503ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.754     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y131        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.039 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.211     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X52Y131        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.349 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=7, routed)           0.240     2.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X50Y130        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.677 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.024     4.702    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X24Y240        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.851 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[5]_INST_0/O
                         net (fo=1, routed)           1.658     6.509    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.505    11.673    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.100    11.773    
                         clock uncertainty           -0.130    11.643    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[5])
                                                     -0.831    10.812    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[95]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.413ns (9.127%)  route 4.112ns (90.873%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.559ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.503ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.754     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X50Y131        FDSE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.039 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.211     2.250    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word
    SLICE_X52Y131        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.349 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=7, routed)           0.240     2.589    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X50Y130        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.677 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.130     4.807    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X26Y241        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     4.956 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[95]_INST_0/O
                         net (fo=1, routed)           1.531     6.487    design_1_i/zynq_ultra_ps_e_0/inst/maxigp0_rdata[95]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RDATA[95]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.505    11.673    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.100    11.773    
                         clock uncertainty           -0.130    11.643    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[95])
                                                     -0.840    10.803    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  4.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.095ns (56.092%)  route 0.074ns (43.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.561ns (routing 0.503ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.559ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.561     1.729    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X55Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.790 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.065     1.855    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/Q[2]
    SLICE_X56Y65         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     1.889 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.009     1.898    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X56Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.781     1.989    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X56Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.163     1.826    
    SLICE_X56Y65         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.888    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[first_offset][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      1.563ns (routing 0.503ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.559ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.563     1.731    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X58Y84         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[first_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.790 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[first_offset][0]/Q
                         net (fo=1, routed)           0.110     1.900    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIA1
    SLICE_X57Y85         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.837     2.045    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X57Y85         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.215     1.830    
    SLICE_X57Y85         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     1.888    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1113]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.059ns (40.408%)  route 0.087ns (59.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.563ns (routing 0.503ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.559ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.563     1.731    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X53Y74         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.790 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[116]/Q
                         net (fo=2, routed)           0.087     1.877    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[89]
    SLICE_X52Y74         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.758     1.966    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X52Y74         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1113]/C
                         clock pessimism             -0.163     1.803    
    SLICE_X52Y74         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.865    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1113]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.060ns (32.609%)  route 0.124ns (67.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.561ns (routing 0.503ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.559ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.561     1.729    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X58Y95         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.789 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[143]/Q
                         net (fo=1, routed)           0.124     1.913    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIF0
    SLICE_X54Y95         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.778     1.986    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X54Y95         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF/CLK
                         clock pessimism             -0.163     1.823    
    SLICE_X54Y95         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     1.901    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMF
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.081ns (32.682%)  route 0.167ns (67.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      1.555ns (routing 0.503ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.559ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.555     1.723    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X59Y120        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.781 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg/Q
                         net (fo=13, routed)          0.137     1.918    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out
    SLICE_X57Y119        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     1.941 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_eop_sent_reg_i_1/O
                         net (fo=1, routed)           0.030     1.971    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent1_out
    SLICE_X57Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.790     1.998    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X57Y119        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg_reg/C
                         clock pessimism             -0.100     1.898    
    SLICE_X57Y119        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.958    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      1.572ns (routing 0.503ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.559ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.572     1.740    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X58Y83         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.798 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][1]/Q
                         net (fo=1, routed)           0.116     1.914    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DID0
    SLICE_X57Y83         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.840     2.048    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X57Y83         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD/CLK
                         clock pessimism             -0.224     1.825    
    SLICE_X57Y83         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     1.901    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.536ns (routing 0.503ns, distribution 1.033ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.559ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.536     1.704    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.762 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[46]/Q
                         net (fo=1, routed)           0.072     1.834    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[27]
    SLICE_X51Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.761     1.969    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y103        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
                         clock pessimism             -0.210     1.759    
    SLICE_X51Y103        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.821    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.059ns (33.523%)  route 0.117ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.565ns (routing 0.503ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.559ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.565     1.733    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X59Y123        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y123        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.792 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=1, routed)           0.117     1.909    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2[4]
    SLICE_X58Y122        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.784     1.992    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X58Y122        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]/C
                         clock pessimism             -0.157     1.835    
    SLICE_X58Y122        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.895    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.053%)  route 0.075ns (55.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Net Delay (Source):      1.517ns (routing 0.503ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.559ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.517     1.685    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y146        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.744 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=6, routed)           0.075     1.819    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X51Y145        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.740     1.948    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y145        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.206     1.742    
    SLICE_X51Y145        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.804    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.567ns (routing 0.503ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.559ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.567     1.735    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X59Y124        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.793 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[5]/Q
                         net (fo=1, routed)           0.118     1.911    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2[5]
    SLICE_X58Y123        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.784     1.992    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X58Y123        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]/C
                         clock pessimism             -0.157     1.835    
    SLICE_X58Y123        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.895    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y113  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y113  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y113  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y113  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y113  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y24   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.099ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.256ns (10.910%)  route 2.090ns (89.090%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.479ns (routing 0.625ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.479     7.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y226        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     7.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           0.784     8.182    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X94Y164        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     8.306 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.213     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X94Y161        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     8.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.093     9.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 15.099    

Slack (MET) :             20.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.204ns  (logic 5.313ns (73.749%)  route 1.891ns (26.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 52.829 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.568ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.526    30.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088    31.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.092    31.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y226        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    31.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.276    32.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.829    
                         clock uncertainty           -0.235    52.594    
    SLICE_X79Y227        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074    52.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.520    
                         arrival time                         -32.204    
  -------------------------------------------------------------------
                         slack                                 20.315    

Slack (MET) :             20.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.204ns  (logic 5.313ns (73.749%)  route 1.891ns (26.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 52.829 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.568ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.526    30.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088    31.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.092    31.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y226        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    31.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.276    32.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.829    
                         clock uncertainty           -0.235    52.594    
    SLICE_X79Y227        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    52.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.520    
                         arrival time                         -32.204    
  -------------------------------------------------------------------
                         slack                                 20.315    

Slack (MET) :             20.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.204ns  (logic 5.313ns (73.749%)  route 1.891ns (26.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 52.829 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.568ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.526    30.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088    31.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.092    31.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y226        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    31.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.276    32.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.829    
                         clock uncertainty           -0.235    52.594    
    SLICE_X79Y227        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    52.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.520    
                         arrival time                         -32.204    
  -------------------------------------------------------------------
                         slack                                 20.315    

Slack (MET) :             20.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.204ns  (logic 5.313ns (73.749%)  route 1.891ns (26.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 52.829 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.568ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.526    30.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088    31.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.092    31.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y226        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    31.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.276    32.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.829    
                         clock uncertainty           -0.235    52.594    
    SLICE_X79Y227        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    52.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.520    
                         arrival time                         -32.204    
  -------------------------------------------------------------------
                         slack                                 20.315    

Slack (MET) :             20.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.204ns  (logic 5.313ns (73.749%)  route 1.891ns (26.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 52.829 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.568ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.526    30.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088    31.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.092    31.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y226        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    31.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.276    32.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.829    
                         clock uncertainty           -0.235    52.594    
    SLICE_X79Y227        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074    52.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.520    
                         arrival time                         -32.204    
  -------------------------------------------------------------------
                         slack                                 20.315    

Slack (MET) :             20.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.204ns  (logic 5.313ns (73.749%)  route 1.891ns (26.251%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 52.829 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.568ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.526    30.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    30.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088    31.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.092    31.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X81Y226        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    31.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.276    32.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.296    52.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.829    
                         clock uncertainty           -0.235    52.594    
    SLICE_X79Y227        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    52.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.520    
                         arrival time                         -32.204    
  -------------------------------------------------------------------
                         slack                                 20.315    

Slack (MET) :             20.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.382ns  (logic 5.188ns (81.287%)  route 1.194ns (18.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 52.099 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.820ns (routing 0.344ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.317    30.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.021    30.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686    31.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.067    31.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.191    31.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X81Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797    51.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.820    52.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.099    
                         clock uncertainty           -0.235    51.863    
    SLICE_X81Y227        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.044    51.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         51.819    
                         arrival time                         -31.382    
  -------------------------------------------------------------------
                         slack                                 20.437    

Slack (MET) :             20.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.382ns  (logic 5.188ns (81.287%)  route 1.194ns (18.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 52.099 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.820ns (routing 0.344ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.317    30.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.021    30.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686    31.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.067    31.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.191    31.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X81Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797    51.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.820    52.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.099    
                         clock uncertainty           -0.235    51.863    
    SLICE_X81Y227        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.044    51.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         51.819    
                         arrival time                         -31.382    
  -------------------------------------------------------------------
                         slack                                 20.437    

Slack (MET) :             20.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.382ns  (logic 5.188ns (81.287%)  route 1.194ns (18.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 52.099 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.820ns (routing 0.344ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.317    30.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X94Y161        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.021    30.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.686    31.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X81Y228        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.067    31.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.191    31.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X81Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797    51.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.820    52.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.099    
                         clock uncertainty           -0.235    51.863    
    SLICE_X81Y227        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.044    51.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         51.819    
                         arrival time                         -31.382    
  -------------------------------------------------------------------
                         slack                                 20.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.419%)  route 0.037ns (48.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.319ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    4.203ns
  Clock Net Delay (Source):      0.831ns (routing 0.344ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.383ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.831     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y157        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/Q
                         net (fo=2, routed)           0.037     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[22]
    SLICE_X90Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.944     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism             -4.203     2.116    
    SLICE_X90Y157        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.307ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    4.200ns
  Clock Net Delay (Source):      0.823ns (routing 0.344ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.383ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.823     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y236        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.039     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[11]
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.932     6.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -4.200     2.108    
    SLICE_X80Y236        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.304ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    4.201ns
  Clock Net Delay (Source):      0.819ns (routing 0.344ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.383ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.819     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X81Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y225        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.041     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X81Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.929     6.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X81Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.201     2.104    
    SLICE_X81Y225        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.316ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    4.202ns
  Clock Net Delay (Source):      0.830ns (routing 0.344ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.383ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.830     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y157        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/Q
                         net (fo=2, routed)           0.041     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[26]
    SLICE_X93Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.941     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                         clock pessimism             -4.202     2.115    
    SLICE_X93Y157        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.305ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    4.201ns
  Clock Net Delay (Source):      0.820ns (routing 0.344ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.383ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.820     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y226        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.041     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.930     6.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism             -4.201     2.105    
    SLICE_X81Y226        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.297%)  route 0.045ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.318ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    4.203ns
  Clock Net Delay (Source):      0.830ns (routing 0.344ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.383ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.830     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y157        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/Q
                         net (fo=2, routed)           0.045     2.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[12]
    SLICE_X89Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.943     6.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                         clock pessimism             -4.203     2.115    
    SLICE_X89Y157        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.297%)  route 0.045ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.311ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    4.201ns
  Clock Net Delay (Source):      0.825ns (routing 0.344ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.383ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.825     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y156        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/Q
                         net (fo=2, routed)           0.045     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]
    SLICE_X93Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.936     6.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                         clock pessimism             -4.201     2.110    
    SLICE_X93Y156        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.297%)  route 0.045ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.319ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    4.201ns
  Clock Net Delay (Source):      0.834ns (routing 0.344ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.383ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.834     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y158        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/Q
                         net (fo=2, routed)           0.045     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[8]
    SLICE_X94Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.944     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]/C
                         clock pessimism             -4.201     2.119    
    SLICE_X94Y158        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.166    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.297%)  route 0.045ns (54.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.311ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    4.201ns
  Clock Net Delay (Source):      0.825ns (routing 0.344ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.383ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.825     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X81Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y235        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.045     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[1]
    SLICE_X81Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.936     6.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X81Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -4.201     2.110    
    SLICE_X81Y235        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.252%)  route 0.122ns (67.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.344ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    4.406ns
  Clock Net Delay (Source):      1.317ns (routing 0.568ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.625ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.317     2.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/Q
                         net (fo=2, routed)           0.122     3.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]
    SLICE_X90Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.504     7.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                         clock pessimism             -4.406     2.938    
    SLICE_X90Y157        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X81Y237  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.280ns (19.461%)  route 1.159ns (80.539%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 13.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.772ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.445     4.978    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.511    13.893    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                         clock pessimism             -0.384    13.508    
                         clock uncertainty           -0.068    13.440    
    SLICE_X67Y288        FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.074    13.366    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.280ns (19.666%)  route 1.144ns (80.334%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 13.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.772ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.430     4.963    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.507    13.889    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                         clock pessimism             -0.384    13.504    
                         clock uncertainty           -0.068    13.436    
    SLICE_X68Y288        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.362    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.280ns (19.666%)  route 1.144ns (80.334%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 13.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.772ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.430     4.963    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.507    13.889    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[28]/C
                         clock pessimism             -0.384    13.504    
                         clock uncertainty           -0.068    13.436    
    SLICE_X68Y288        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    13.362    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.280ns (19.666%)  route 1.144ns (80.334%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 13.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.772ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.430     4.963    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.507    13.889    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[29]/C
                         clock pessimism             -0.384    13.504    
                         clock uncertainty           -0.068    13.436    
    SLICE_X68Y288        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    13.362    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.280ns (19.885%)  route 1.128ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 13.896 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.772ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.415     4.947    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.514    13.896    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[7]/C
                         clock pessimism             -0.384    13.512    
                         clock uncertainty           -0.068    13.444    
    SLICE_X67Y286        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    13.370    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.280ns (19.885%)  route 1.128ns (80.115%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 13.896 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.772ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.415     4.947    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.514    13.896    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                         clock pessimism             -0.384    13.512    
                         clock uncertainty           -0.068    13.444    
    SLICE_X67Y286        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    13.370    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.280ns (19.927%)  route 1.125ns (80.073%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.772ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.412     4.944    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.513    13.895    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/C
                         clock pessimism             -0.384    13.511    
                         clock uncertainty           -0.068    13.443    
    SLICE_X67Y286        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    13.369    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.280ns (19.927%)  route 1.125ns (80.073%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.772ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.412     4.944    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.513    13.895    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C
                         clock pessimism             -0.384    13.511    
                         clock uncertainty           -0.068    13.443    
    SLICE_X67Y286        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    13.369    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.280ns (19.927%)  route 1.125ns (80.073%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.772ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.412     4.944    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.513    13.895    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/C
                         clock pessimism             -0.384    13.511    
                         clock uncertainty           -0.068    13.443    
    SLICE_X67Y286        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    13.369    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.280ns (20.099%)  route 1.113ns (79.901%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 13.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.772ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.050     4.483    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     4.533 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1/O
                         net (fo=33, routed)          0.400     4.932    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_1_n_0
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513    11.513    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    12.143 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    12.358    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.382 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.510    13.892    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[6]/C
                         clock pessimism             -0.384    13.508    
                         clock uncertainty           -0.068    13.440    
    SLICE_X68Y286        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    13.366    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                  8.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.070ns (59.482%)  route 0.048ns (40.518%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.947ns (routing 0.466ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.523ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.947     2.266    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.304 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.029     2.333    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X67Y286        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.347 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_8/O
                         net (fo=1, routed)           0.012     2.359    design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_8_n_0
    SLICE_X67Y286        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.377 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.384    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1_n_14
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.077     2.003    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                         clock pessimism              0.269     2.272    
    SLICE_X67Y286        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.318    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.071ns (56.634%)  route 0.054ns (43.366%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.943ns (routing 0.466ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.523ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.943     2.262    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.300 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/Q
                         net (fo=5, routed)           0.033     2.333    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]
    SLICE_X67Y285        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.347 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_8/O
                         net (fo=1, routed)           0.014     2.361    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_8_n_0
    SLICE_X67Y285        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     2.380 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.007     2.387    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]_i_2_n_13
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.072     1.998    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/C
                         clock pessimism              0.269     2.268    
    SLICE_X67Y285        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.314    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.073ns (56.869%)  route 0.055ns (43.131%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.943ns (routing 0.466ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.523ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.943     2.262    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.301 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[3]/Q
                         net (fo=5, routed)           0.032     2.333    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[3]
    SLICE_X67Y285        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.347 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_7/O
                         net (fo=1, routed)           0.016     2.363    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_7_n_0
    SLICE_X67Y285        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     2.383 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.007     2.390    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]_i_2_n_12
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.072     1.998    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[3]/C
                         clock pessimism              0.269     2.268    
    SLICE_X67Y285        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.314    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.080ns (61.689%)  route 0.050ns (38.311%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.946ns (routing 0.466ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.523ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.946     2.265    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.304 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/Q
                         net (fo=2, routed)           0.031     2.335    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]
    SLICE_X67Y286        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.358 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_2/O
                         net (fo=1, routed)           0.012     2.370    design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_2_n_0
    SLICE_X67Y286        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     2.388 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.395    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1_n_8
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.075     2.001    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/C
                         clock pessimism              0.270     2.271    
    SLICE_X67Y286        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.317    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.034%)  route 0.053ns (36.966%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.942ns (routing 0.466ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.523ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.942     2.261    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.299 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[4]/Q
                         net (fo=9, routed)           0.035     2.334    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[4]
    SLICE_X67Y285        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     2.369 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_6/O
                         net (fo=1, routed)           0.011     2.380    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_6_n_0
    SLICE_X67Y285        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     2.398 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]_i_2/O[4]
                         net (fo=1, routed)           0.007     2.405    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]_i_2_n_11
    SLICE_X67Y285        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.070     1.996    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[4]/C
                         clock pessimism              0.270     2.267    
    SLICE_X67Y285        FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.313    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.096ns (63.423%)  route 0.055ns (36.578%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.946ns (routing 0.466ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.523ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.946     2.265    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.302 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/Q
                         net (fo=3, routed)           0.033     2.335    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]
    SLICE_X67Y286        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     2.375 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_4/O
                         net (fo=1, routed)           0.015     2.390    design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_4_n_0
    SLICE_X67Y286        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     2.409 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.007     2.416    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1_n_10
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.075     2.001    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C
                         clock pessimism              0.270     2.271    
    SLICE_X67Y286        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.317    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.096ns (63.423%)  route 0.055ns (36.578%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Net Delay (Source):      0.943ns (routing 0.466ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.523ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.943     2.262    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y287        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y287        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.299 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[21]/Q
                         net (fo=4, routed)           0.033     2.332    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[21]
    SLICE_X67Y287        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     2.372 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[16]_i_4/O
                         net (fo=1, routed)           0.015     2.387    design_1_i/AD7960_0/inst/adc_tcyc_cnt[16]_i_4_n_0
    SLICE_X67Y287        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     2.406 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.007     2.413    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[16]_i_1_n_10
    SLICE_X67Y287        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.071     1.997    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y287        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[21]/C
                         clock pessimism              0.270     2.268    
    SLICE_X67Y287        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.314    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.112ns (70.139%)  route 0.048ns (29.861%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Net Delay (Source):      0.947ns (routing 0.466ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.523ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.947     2.266    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.304 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.029     2.333    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X67Y286        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.347 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_8/O
                         net (fo=1, routed)           0.012     2.359    design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_8_n_0
    SLICE_X67Y286        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.060     2.419 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.426    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1_n_11
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.075     2.001    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/C
                         clock pessimism              0.277     2.278    
    SLICE_X67Y286        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.324    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.113ns (44.600%)  route 0.140ns (55.400%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      0.943ns (routing 0.466ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.523ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.943     2.262    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.300 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]/Q
                         net (fo=5, routed)           0.033     2.333    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[2]
    SLICE_X67Y285        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.347 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_8/O
                         net (fo=1, routed)           0.014     2.361    design_1_i/AD7960_0/inst/adc_tcyc_cnt[0]_i_8_n_0
    SLICE_X67Y285        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.061     2.422 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.093     2.515    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]_i_2_n_8
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.077     2.003    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[7]/C
                         clock pessimism              0.283     2.287    
    SLICE_X67Y286        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.333    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.099ns (36.574%)  route 0.172ns (63.426%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.314ns
  Clock Net Delay (Source):      0.947ns (routing 0.466ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.523ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.947     2.266    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.304 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.029     2.333    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X67Y286        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.347 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_8/O
                         net (fo=1, routed)           0.012     2.359    design_1_i/AD7960_0/inst/adc_tcyc_cnt[8]_i_8_n_0
    SLICE_X67Y286        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.047     2.406 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.131     2.537    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]_i_1_n_12
    SLICE_X66Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.907    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.063     1.989    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X66Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]/C
                         clock pessimism              0.314     2.303    
    SLICE_X66Y283        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.349    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X1Y70   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCM_X1Y2      design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            0.550         10.000      9.450      SLICE_X67Y288  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X67Y285  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X66Y283  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X67Y285  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X67Y284  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X67Y288  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X67Y288  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y285  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y285  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y283  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y283  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X67Y288  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X67Y288  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y285  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y285  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y283  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X66Y283  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X67Y286  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.357ns (15.299%)  route 1.977ns (84.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.834ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.660     3.499    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.579 f  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.162     3.741    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.878 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7/O
                         net (fo=3, routed)           0.277     4.155    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7_n_0
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     4.245 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.747     4.992    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.042 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.791     5.833    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
                         clock pessimism             -0.385     6.806    
                         clock uncertainty           -0.059     6.747    
    SLICE_X68Y284        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     6.687    design_1_i/AD7960_0/inst/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.357ns (15.299%)  route 1.977ns (84.701%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.834ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.660     3.499    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.579 f  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.162     3.741    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.878 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7/O
                         net (fo=3, routed)           0.277     4.155    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7_n_0
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     4.245 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.747     4.992    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.042 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.791     5.833    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
                         clock pessimism             -0.385     6.806    
                         clock uncertainty           -0.059     6.747    
    SLICE_X68Y284        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.687    design_1_i/AD7960_0/inst/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.357ns (15.312%)  route 1.975ns (84.688%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.834ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.660     3.499    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.579 f  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.162     3.741    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.878 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7/O
                         net (fo=3, routed)           0.277     4.155    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7_n_0
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     4.245 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.747     4.992    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.042 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.789     5.831    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                         clock pessimism             -0.385     6.806    
                         clock uncertainty           -0.059     6.747    
    SLICE_X68Y284        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.687    design_1_i/AD7960_0/inst/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.352ns (28.020%)  route 0.904ns (71.980%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.834ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.660     3.499    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.579 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.162     3.741    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.878 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7/O
                         net (fo=3, routed)           0.229     4.107    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7_n_0
    SLICE_X68Y284        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.206 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3/O
                         net (fo=1, routed)           0.142     4.348    design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.384 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     4.755    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                         clock pessimism             -0.365     6.823    
                         clock uncertainty           -0.059     6.764    
    SLICE_X67Y283        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.703    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.352ns (28.020%)  route 0.904ns (71.980%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.834ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.660     3.499    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.579 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.162     3.741    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.878 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7/O
                         net (fo=3, routed)           0.229     4.107    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7_n_0
    SLICE_X68Y284        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.206 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3/O
                         net (fo=1, routed)           0.142     4.348    design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.384 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     4.755    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
                         clock pessimism             -0.365     6.823    
                         clock uncertainty           -0.059     6.764    
    SLICE_X67Y283        FDPE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     6.703    design_1_i/AD7960_0/inst/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.352ns (28.020%)  route 0.904ns (71.980%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.834ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.660     3.499    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.579 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.162     3.741    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.878 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7/O
                         net (fo=3, routed)           0.229     4.107    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7_n_0
    SLICE_X68Y284        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.206 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3/O
                         net (fo=1, routed)           0.142     4.348    design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.384 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     4.755    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
                         clock pessimism             -0.365     6.823    
                         clock uncertainty           -0.059     6.764    
    SLICE_X67Y283        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     6.704    design_1_i/AD7960_0/inst/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.352ns (28.020%)  route 0.904ns (71.980%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.834ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.660     3.499    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.579 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.162     3.741    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.878 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7/O
                         net (fo=3, routed)           0.229     4.107    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7_n_0
    SLICE_X68Y284        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.206 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3/O
                         net (fo=1, routed)           0.142     4.348    design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.384 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     4.755    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                         clock pessimism             -0.365     6.823    
                         clock uncertainty           -0.059     6.764    
    SLICE_X67Y283        FDPE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     6.704    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.352ns (28.020%)  route 0.904ns (71.980%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.834ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.660     3.499    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.579 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.162     3.741    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     3.878 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7/O
                         net (fo=3, routed)           0.229     4.107    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_7_n_0
    SLICE_X68Y284        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.206 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3/O
                         net (fo=1, routed)           0.142     4.348    design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     4.384 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     4.755    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
                         clock pessimism             -0.365     6.823    
                         clock uncertainty           -0.059     6.764    
    SLICE_X67Y283        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     6.704    design_1_i/AD7960_0/inst/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.241ns (30.450%)  route 0.550ns (69.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.834ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.670     3.509    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.589 r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/Q
                         net (fo=6, routed)           0.249     3.838    design_1_i/AD7960_0/inst/serial_present_state[1]
    SLICE_X68Y284        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     3.999 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_3/O
                         net (fo=1, routed)           0.301     4.300    design_1_i/AD7960_0/inst/serial_next_state[2]
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
                         clock pessimism             -0.358     6.833    
                         clock uncertainty           -0.059     6.774    
    SLICE_X68Y284        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     6.799    design_1_i/AD7960_0/inst/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.799    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.149ns (20.526%)  route 0.577ns (79.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 7.185 - 3.333 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.834ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.757ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.670     3.509    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.590 r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/Q
                         net (fo=6, routed)           0.294     3.884    design_1_i/AD7960_0/inst/serial_present_state[2]
    SLICE_X68Y284        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.952 r  design_1_i/AD7960_0/inst/serial_read_done_s_i_1/O
                         net (fo=1, routed)           0.283     4.235    design_1_i/AD7960_0/inst/serial_read_done_s_i_1_n_0
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.465     7.185    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                         clock pessimism             -0.385     6.800    
                         clock uncertainty           -0.059     6.741    
    SLICE_X68Y285        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.766    design_1_i/AD7960_0/inst/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                          6.766    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                  2.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.076ns (66.657%)  route 0.038ns (33.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.919ns (routing 0.458ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.919     2.241    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.280 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.029     2.309    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
    SLICE_X67Y283        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.037     2.346 r  design_1_i/AD7960_0/inst/sclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.009     2.355    design_1_i/AD7960_0/inst/sclk_cnt0[3]
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
                         clock pessimism              0.274     2.247    
    SLICE_X67Y283        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.294    design_1_i/AD7960_0/inst/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.059ns (51.093%)  route 0.056ns (48.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.924ns (routing 0.458ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.512ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.924     2.246    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.285 r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/Q
                         net (fo=8, routed)           0.050     2.335    design_1_i/AD7960_0/inst/serial_present_state[0]
    SLICE_X68Y284        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     2.355 r  design_1_i/AD7960_0/inst/serial_present_state[1]_i_1/O
                         net (fo=1, routed)           0.006     2.361    design_1_i/AD7960_0/inst/serial_next_state[1]
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.047     1.977    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
                         clock pessimism              0.274     2.252    
    SLICE_X68Y284        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.299    design_1_i/AD7960_0/inst/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.074ns (57.357%)  route 0.055ns (42.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.919ns (routing 0.458ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.919     2.241    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.280 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.029     2.309    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
    SLICE_X67Y283        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     2.344 r  design_1_i/AD7960_0/inst/sclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.026     2.370    design_1_i/AD7960_0/inst/sclk_cnt0[2]
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                         clock pessimism              0.274     2.247    
    SLICE_X67Y283        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.293    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.074ns (47.431%)  route 0.082ns (52.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.919ns (routing 0.458ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.919     2.241    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.280 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/Q
                         net (fo=4, routed)           0.029     2.309    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
    SLICE_X67Y283        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     2.344 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.053     2.397    design_1_i/AD7960_0/inst/sclk_cnt0[4]
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
                         clock pessimism              0.274     2.247    
    SLICE_X67Y283        FDPE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.293    design_1_i/AD7960_0/inst/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.087ns (48.275%)  route 0.093ns (51.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.919ns (routing 0.458ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.919     2.241    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.280 r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.086     2.366    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
    SLICE_X67Y283        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.048     2.414 r  design_1_i/AD7960_0/inst/sclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.007     2.421    design_1_i/AD7960_0/inst/sclk_cnt0[1]
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                         clock pessimism              0.274     2.247    
    SLICE_X67Y283        FDPE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.294    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.089ns (47.324%)  route 0.099ns (52.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.919ns (routing 0.458ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.919     2.241    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.281 f  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.091     2.372    design_1_i/AD7960_0/inst/sclk_cnt_reg[0]
    SLICE_X67Y283        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.049     2.421 r  design_1_i/AD7960_0/inst/sclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.008     2.429    design_1_i/AD7960_0/inst/sclk_cnt0[0]
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
                         clock pessimism              0.274     2.247    
    SLICE_X67Y283        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.294    design_1_i/AD7960_0/inst/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.089ns (37.621%)  route 0.148ns (62.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.924ns (routing 0.458ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.512ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.924     2.246    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.285 r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/Q
                         net (fo=8, routed)           0.055     2.340    design_1_i/AD7960_0/inst/serial_present_state[0]
    SLICE_X68Y284        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.390 r  design_1_i/AD7960_0/inst/serial_present_state[0]_i_1/O
                         net (fo=2, routed)           0.092     2.482    design_1_i/AD7960_0/inst/serial_next_state[0]
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.047     1.977    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                         clock pessimism              0.274     2.252    
    SLICE_X68Y284        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.298    design_1_i/AD7960_0/inst/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_read_done_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.087ns (32.166%)  route 0.183ns (67.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.924ns (routing 0.458ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.512ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.924     2.246    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.285 r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/Q
                         net (fo=8, routed)           0.055     2.340    design_1_i/AD7960_0/inst/serial_present_state[0]
    SLICE_X68Y284        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.048     2.388 r  design_1_i/AD7960_0/inst/serial_read_done_s_i_1/O
                         net (fo=1, routed)           0.128     2.516    design_1_i/AD7960_0/inst/serial_read_done_s_i_1_n_0
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.039     1.969    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                         clock pessimism              0.287     2.256    
    SLICE_X68Y285        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.302    design_1_i/AD7960_0/inst/serial_read_done_s_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.086ns (30.994%)  route 0.191ns (69.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.924ns (routing 0.458ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.512ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.924     2.246    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.285 f  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/Q
                         net (fo=8, routed)           0.054     2.339    design_1_i/AD7960_0/inst/serial_present_state[0]
    SLICE_X68Y284        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.047     2.386 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_3/O
                         net (fo=1, routed)           0.137     2.523    design_1_i/AD7960_0/inst/serial_next_state[2]
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.047     1.977    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
                         clock pessimism              0.274     2.252    
    SLICE_X68Y284        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.299    design_1_i/AD7960_0/inst/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.075ns (20.162%)  route 0.297ns (79.838%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.924ns (routing 0.458ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.924     2.246    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.285 f  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/Q
                         net (fo=8, routed)           0.069     2.353    design_1_i/AD7960_0/inst/serial_present_state[0]
    SLICE_X68Y284        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.375 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3/O
                         net (fo=1, routed)           0.070     2.445    design_1_i/AD7960_0/inst/sclk_cnt[4]_i_3_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.459 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.158     2.618    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
                         clock pessimism              0.287     2.260    
    SLICE_X67Y283        FDCE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.007     2.253    design_1_i/AD7960_0/inst/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_X1Y63   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.333       2.262      MMCM_X1Y2      design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         3.333       2.783      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
Min Period        n/a     FDPE/C              n/a            0.550         3.333       2.783      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.333       2.783      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.333       2.783      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.550         3.333       2.783      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
Min Period        n/a     FDSE/C              n/a            0.550         3.333       2.783      SLICE_X68Y284  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X68Y284  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X68Y284  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         1.667       1.392      SLICE_X67Y283  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y5  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y5  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y5  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y5  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y5  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y5  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.617ns (33.948%)  route 1.200ns (66.052%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 7.074 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.285ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.279     4.440    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y255        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     4.607 f  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=3, routed)           0.181     4.788    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X78Y255        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.938 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1/O
                         net (fo=2, routed)           0.204     5.142    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0
    SLICE_X78Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.540     7.074    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X78Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]/C
                         clock pessimism             -0.532     6.542    
                         clock uncertainty           -0.059     6.483    
    SLICE_X78Y255        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.422    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]
  -------------------------------------------------------------------
                         required time                          6.422    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.617ns (33.948%)  route 1.200ns (66.052%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 7.074 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.285ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.279     4.440    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y255        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     4.607 f  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=3, routed)           0.181     4.788    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X78Y255        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.938 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1/O
                         net (fo=2, routed)           0.204     5.142    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0
    SLICE_X78Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.540     7.074    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X78Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]/C
                         clock pessimism             -0.532     6.542    
                         clock uncertainty           -0.059     6.483    
    SLICE_X78Y255        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     6.423    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.422ns (24.802%)  route 1.279ns (75.198%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.065 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.285ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.207     4.368    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y254        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.420 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.188     4.608    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X78Y255        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.678 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.349     5.026    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.531     7.065    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism             -0.532     6.533    
                         clock uncertainty           -0.059     6.474    
    SLICE_X77Y254        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.414    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.422ns (24.802%)  route 1.279ns (75.198%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.065 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.285ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.207     4.368    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y254        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.420 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.188     4.608    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X78Y255        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.678 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.349     5.026    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.531     7.065    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism             -0.532     6.533    
                         clock uncertainty           -0.059     6.474    
    SLICE_X77Y254        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.414    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.422ns (24.802%)  route 1.279ns (75.198%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.065 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.285ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.207     4.368    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y254        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.420 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.188     4.608    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X78Y255        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.678 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.349     5.026    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.531     7.065    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism             -0.532     6.533    
                         clock uncertainty           -0.059     6.474    
    SLICE_X77Y254        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.414    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.422ns (24.802%)  route 1.279ns (75.198%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 7.065 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.285ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.207     4.368    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y254        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.420 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.188     4.608    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X78Y255        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.678 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.349     5.026    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.531     7.065    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism             -0.532     6.533    
                         clock uncertainty           -0.059     6.474    
    SLICE_X77Y254        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     6.414    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.487ns (26.007%)  route 1.386ns (73.993%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 7.086 - 3.333 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.854ns (routing 1.417ns, distribution 1.437ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.285ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.854     3.383    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X74Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y251        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.461 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]/Q
                         net (fo=12, routed)          0.624     4.084    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/I0
    SLICE_X73Y272        SRLC32E (Prop_D6LUT_SLICEM_A[0]_Q)
                                                      0.122     4.206 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.348     4.554    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X74Y272        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.671 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.697    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X74Y273        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.757 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.358     5.115    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X74Y253        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     5.225 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.030     5.255    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X74Y253        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.552     7.086    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X74Y253        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism             -0.405     6.681    
                         clock uncertainty           -0.059     6.622    
    SLICE_X74Y253        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.647    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.422ns (24.821%)  route 1.278ns (75.179%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 7.070 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.536ns (routing 1.285ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.207     4.368    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y254        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.420 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.188     4.608    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X78Y255        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.678 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.347     5.025    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X77Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.536     7.070    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X77Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism             -0.532     6.538    
                         clock uncertainty           -0.059     6.479    
    SLICE_X77Y255        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     6.420    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.422ns (24.835%)  route 1.277ns (75.165%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 7.070 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.536ns (routing 1.285ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.207     4.368    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y254        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.420 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.188     4.608    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X78Y255        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.678 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.346     5.024    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X76Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.536     7.070    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X76Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism             -0.532     6.538    
                         clock uncertainty           -0.059     6.479    
    SLICE_X76Y255        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.419    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.422ns (24.835%)  route 1.277ns (75.165%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 7.070 - 3.333 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.417ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.536ns (routing 1.285ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.796     3.325    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y239        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.404 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         0.491     3.895    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/s_daddr_i[2]
    SLICE_X79Y250        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.018 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2/O
                         net (fo=1, routed)           0.045     4.063    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0_i_2_n_0
    SLICE_X79Y250        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     4.161 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/en_o_INST_0/O
                         net (fo=7, routed)           0.207     4.368    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_I
    SLICE_X78Y254        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     4.420 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3/O
                         net (fo=13, routed)          0.188     4.608    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state__0[0]
    SLICE_X78Y255        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     4.678 r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.346     5.024    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X77Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.536     7.070    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X77Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism             -0.532     6.538    
                         clock uncertainty           -0.059     6.479    
    SLICE_X77Y255        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.419    design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.366%)  route 0.069ns (53.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    3.710ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Net Delay (Source):      2.509ns (routing 1.285ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.417ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.509     3.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X76Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y228        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]/Q
                         net (fo=2, routed)           0.069     3.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg_0[0]
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.826     3.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/clk
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg/C
                         clock pessimism              0.412     3.767    
    SLICE_X76Y229        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg
  -------------------------------------------------------------------
                         required time                         -3.829    
                         arrival time                           3.840    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.058ns (20.796%)  route 0.221ns (79.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.508ns (routing 1.285ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.417ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.508     3.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X77Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y236        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/Q
                         net (fo=5, routed)           0.221     3.988    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[12]
    SLICE_X77Y240        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.848     3.377    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y240        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
                         clock pessimism              0.532     3.909    
    SLICE_X77Y240        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.971    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.971    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.082ns (47.288%)  route 0.091ns (52.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      2.534ns (routing 1.285ns, distribution 1.249ns)
  Clock Net Delay (Destination): 2.844ns (routing 1.417ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.534     3.735    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X75Y252        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y252        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.795 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.067     3.862    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffd[5]
    SLICE_X76Y252        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     3.884 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[5]_i_1/O
                         net (fo=1, routed)           0.024     3.908    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[5]_i_1_n_0
    SLICE_X76Y252        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.844     3.373    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X76Y252        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[5]/C
                         clock pessimism              0.458     3.831    
    SLICE_X76Y252        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.891    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.891    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.094ns (47.959%)  route 0.102ns (52.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Net Delay (Source):      2.535ns (routing 1.285ns, distribution 1.250ns)
  Clock Net Delay (Destination): 2.867ns (routing 1.417ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.535     3.736    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X76Y245        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y245        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.795 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.067     3.862    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg_n_0_[2]
    SLICE_X74Y245        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     3.897 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[1]_i_1/O
                         net (fo=1, routed)           0.035     3.932    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[1]
    SLICE_X74Y245        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.867     3.396    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X74Y245        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.458     3.854    
    SLICE_X74Y245        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.914    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.539ns (routing 0.771ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.865ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.539     2.127    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X68Y243        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y243        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.166 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.033     2.199    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_do_o[3]
    SLICE_X68Y243        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.730     1.841    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_i
    SLICE_X68Y243        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]/C
                         clock pessimism              0.291     2.133    
    SLICE_X68Y243        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.180    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.546ns (routing 0.771ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.865ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.546     2.134    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X68Y244        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y244        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.173 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.033     2.206    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_do_o[8]
    SLICE_X68Y244        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.739     1.850    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_i
    SLICE_X68Y244        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]/C
                         clock pessimism              0.290     2.140    
    SLICE_X68Y244        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.187    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.060ns (20.983%)  route 0.226ns (79.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    3.726ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.525ns (routing 1.285ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.417ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.525     3.726    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y238        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y238        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.786 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=23, routed)          0.226     4.012    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X79Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.870     3.399    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X79Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.532     3.931    
    SLICE_X79Y250        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.991    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.012    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.546ns (routing 0.771ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.865ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.546     2.134    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X69Y244        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y244        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.173 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.035     2.208    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_do_o[7]
    SLICE_X69Y244        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.739     1.850    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X69Y244        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]/C
                         clock pessimism              0.289     2.140    
    SLICE_X69Y244        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.187    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.546ns (routing 0.771ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.865ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.546     2.134    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X69Y245        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y245        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.173 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.035     2.208    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_do_o[13]
    SLICE_X69Y245        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.738     1.849    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X69Y245        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism              0.290     2.140    
    SLICE_X69Y245        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.187    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.542ns (routing 0.771ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.865ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.542     2.130    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X68Y242        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y242        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.169 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.035     2.204    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_do_o[2]
    SLICE_X68Y242        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.734     1.845    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X68Y242        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism              0.290     2.136    
    SLICE_X68Y242        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.183    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.333       1.764      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_X0Y122  design_1_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         3.333       2.262      MMCM_X0Y5      design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X71Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X71Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X71Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.333       2.269      SLICE_X71Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X71Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X71Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X2Y104  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X2Y51   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X71Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         1.667       1.135      SLICE_X71Y235  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_dco_clk
  To Clock:  clk_pl_0

Setup :           18  Failing Endpoints,  Worst Slack       -1.532ns,  Total Violation      -24.569ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.511ns  (logic 0.079ns (5.228%)  route 1.432ns (94.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 11.935 - 10.000 ) 
    Source Clock Delay      (SCD):    1.852ns = ( 11.851 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.767ns (routing 0.503ns, distribution 1.264ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.027    11.851    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    11.930 r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/Q
                         net (fo=4, routed)           1.432    13.362    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[14]
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.767    11.935    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C
                         clock pessimism              0.000    11.935    
                         clock uncertainty           -0.130    11.805    
    SLICE_X68Y263        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.830    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -13.362    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.422ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.288ns  (logic 0.077ns (5.979%)  route 1.211ns (94.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    1.927ns = ( 11.926 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.729ns (routing 0.503ns, distribution 1.226ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.102    11.926    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    12.003 r  design_1_i/AD7960_0/inst/serial_buffer_reg[3]/Q
                         net (fo=4, routed)           1.211    13.214    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[3]
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.729    11.897    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/C
                         clock pessimism              0.000    11.897    
                         clock uncertainty           -0.130    11.767    
    SLICE_X67Y282        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.792    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.792    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                 -1.422    

Slack (VIOLATED) :        -1.401ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.272ns  (logic 0.079ns (6.211%)  route 1.193ns (93.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 11.891 - 10.000 ) 
    Source Clock Delay      (SCD):    1.915ns = ( 11.914 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.723ns (routing 0.503ns, distribution 1.220ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.090    11.914    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y277        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    11.993 r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/Q
                         net (fo=4, routed)           1.193    13.186    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[11]
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.723    11.891    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/C
                         clock pessimism              0.000    11.891    
                         clock uncertainty           -0.130    11.761    
    SLICE_X68Y276        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    11.786    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                 -1.401    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.271ns  (logic 0.079ns (6.214%)  route 1.192ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns = ( 11.915 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.725ns (routing 0.503ns, distribution 1.222ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.091    11.915    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y282        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    11.994 r  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/Q
                         net (fo=4, routed)           1.192    13.187    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[0]
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.725    11.893    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/C
                         clock pessimism              0.000    11.893    
                         clock uncertainty           -0.130    11.763    
    SLICE_X68Y282        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.788    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                 -1.399    

Slack (VIOLATED) :        -1.397ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.281ns  (logic 0.079ns (6.168%)  route 1.202ns (93.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    1.907ns = ( 11.906 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082    11.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    11.985 r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/Q
                         net (fo=4, routed)           1.202    13.187    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[16]
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/C
                         clock pessimism              0.000    11.894    
                         clock uncertainty           -0.130    11.764    
    SLICE_X67Y284        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.789    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                 -1.397    

Slack (VIOLATED) :        -1.394ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.277ns  (logic 0.079ns (6.186%)  route 1.198ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    1.907ns = ( 11.906 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082    11.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    11.985 r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/Q
                         net (fo=4, routed)           1.198    13.183    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[7]
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/C
                         clock pessimism              0.000    11.894    
                         clock uncertainty           -0.130    11.764    
    SLICE_X67Y284        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.789    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                 -1.394    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.263ns  (logic 0.079ns (6.254%)  route 1.184ns (93.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    1.902ns = ( 11.901 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.717ns (routing 0.503ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.077    11.901    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y279        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y279        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    11.980 r  design_1_i/AD7960_0/inst/serial_buffer_reg[13]/Q
                         net (fo=4, routed)           1.184    13.164    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[13]
    SLICE_X68Y279        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.717    11.885    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y279        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/C
                         clock pessimism              0.000    11.885    
                         clock uncertainty           -0.130    11.755    
    SLICE_X68Y279        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.780    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         11.780    
                         arrival time                         -13.164    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.261ns  (logic 0.080ns (6.344%)  route 1.181ns (93.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 11.889 - 10.000 ) 
    Source Clock Delay      (SCD):    1.900ns = ( 11.899 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.721ns (routing 0.503ns, distribution 1.218ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.075    11.899    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080    11.979 r  design_1_i/AD7960_0/inst/serial_buffer_reg[5]/Q
                         net (fo=4, routed)           1.181    13.160    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[5]
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.721    11.889    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/C
                         clock pessimism              0.000    11.889    
                         clock uncertainty           -0.130    11.759    
    SLICE_X68Y276        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.784    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                         -13.160    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.373ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.256ns  (logic 0.079ns (6.291%)  route 1.177ns (93.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    1.907ns = ( 11.906 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082    11.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    11.985 r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/Q
                         net (fo=4, routed)           1.177    13.162    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[12]
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/C
                         clock pessimism              0.000    11.894    
                         clock uncertainty           -0.130    11.764    
    SLICE_X67Y284        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.789    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                 -1.373    

Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_pl_0 rise@10.000ns - adc_dco_clk rise@9.999ns)
  Data Path Delay:        1.223ns  (logic 0.079ns (6.458%)  route 1.144ns (93.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 11.880 - 10.000 ) 
    Source Clock Delay      (SCD):    1.920ns = ( 11.919 - 9.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.712ns (routing 0.503ns, distribution 1.209ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      9.999     9.999 r  
    E15                                               0.000     9.999 r  adc_dco_p (IN)
                         net (fo=0)                   0.100    10.099    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675    10.774 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    10.824    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.824 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.095    11.919    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y277        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    11.998 r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/Q
                         net (fo=4, routed)           1.144    13.143    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[6]
    SLICE_X68Y277        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.712    11.880    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y277        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/C
                         clock pessimism              0.000    11.880    
                         clock uncertainty           -0.130    11.750    
    SLICE_X68Y277        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    11.775    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.775    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                 -1.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.059ns (5.631%)  route 0.989ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.991ns (routing 0.559ns, distribution 1.432ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.354    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.413 r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/Q
                         net (fo=4, routed)           0.989     2.401    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[14]
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.991     2.199    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C
                         clock pessimism              0.000     2.199    
                         clock uncertainty            0.130     2.329    
    SLICE_X68Y263        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.389    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[2]_replica/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.040ns (7.042%)  route 0.528ns (92.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.215ns (routing 0.348ns, distribution 0.867ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.572     1.032    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y281        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y281        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.072 r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]_replica/Q
                         net (fo=1, routed)           0.528     1.600    design_1_i/ad7960_axis_wrapper_0/inst/data_o[2]_repN_alias
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.215     1.387    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/C
                         clock pessimism              0.000     1.387    
                         clock uncertainty            0.130     1.517    
    SLICE_X68Y282        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.564    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.039ns (6.650%)  route 0.547ns (93.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.206ns (routing 0.348ns, distribution 0.858ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.571     1.031    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y279        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y279        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.070 r  design_1_i/AD7960_0/inst/serial_buffer_reg[15]/Q
                         net (fo=4, routed)           0.547     1.617    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[15]
    SLICE_X68Y280        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.206     1.378    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y280        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/C
                         clock pessimism              0.000     1.378    
                         clock uncertainty            0.130     1.508    
    SLICE_X68Y280        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.555    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.061ns (7.884%)  route 0.713ns (92.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.939ns (routing 0.559ns, distribution 1.380ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     1.629    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.690 r  design_1_i/AD7960_0/inst/serial_buffer_reg[17]/Q
                         net (fo=3, routed)           0.713     2.402    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[17]
    SLICE_X68Y285        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.939     2.147    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y285        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/C
                         clock pessimism              0.000     2.147    
                         clock uncertainty            0.130     2.277    
    SLICE_X68Y285        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.339    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.041ns (6.892%)  route 0.554ns (93.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.218ns (routing 0.348ns, distribution 0.870ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.577     1.036    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y282        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.077 r  design_1_i/AD7960_0/inst/serial_buffer_reg[1]/Q
                         net (fo=5, routed)           0.554     1.631    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[1]
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.218     1.390    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/C
                         clock pessimism              0.000     1.390    
                         clock uncertainty            0.130     1.520    
    SLICE_X67Y282        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.567    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.039ns (6.521%)  route 0.559ns (93.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.208ns (routing 0.348ns, distribution 0.860ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.571     1.031    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.070 r  design_1_i/AD7960_0/inst/serial_buffer_reg[8]/Q
                         net (fo=4, routed)           0.559     1.629    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[8]
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.208     1.380    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/C
                         clock pessimism              0.000     1.380    
                         clock uncertainty            0.130     1.510    
    SLICE_X68Y278        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.557    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.039ns (6.521%)  route 0.559ns (93.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.206ns (routing 0.348ns, distribution 0.858ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.570     1.030    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X66Y281        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y281        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.069 r  design_1_i/AD7960_0/inst/serial_buffer_reg[9]/Q
                         net (fo=4, routed)           0.559     1.628    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[9]
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.206     1.378    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/C
                         clock pessimism              0.000     1.378    
                         clock uncertainty            0.130     1.508    
    SLICE_X66Y282        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.555    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.039ns (6.586%)  route 0.553ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.204ns (routing 0.348ns, distribution 0.856ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.579     1.038    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y277        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.077 r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/Q
                         net (fo=4, routed)           0.553     1.630    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[6]
    SLICE_X68Y277        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.204     1.376    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y277        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/C
                         clock pessimism              0.000     1.376    
                         clock uncertainty            0.130     1.506    
    SLICE_X68Y277        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.553    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.039ns (6.265%)  route 0.584ns (93.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.216ns (routing 0.348ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.574     1.034    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.073 r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/Q
                         net (fo=4, routed)           0.584     1.656    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[12]
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.216     1.388    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/C
                         clock pessimism              0.000     1.388    
                         clock uncertainty            0.130     1.518    
    SLICE_X67Y284        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.564    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.039ns (6.258%)  route 0.584ns (93.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.215ns (routing 0.348ns, distribution 0.867ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.341     0.420 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.460    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.460 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.577     1.036    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y277        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.075 r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/Q
                         net (fo=4, routed)           0.584     1.659    design_1_i/ad7960_axis_wrapper_0/inst/adc_data[11]
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.215     1.387    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/C
                         clock pessimism              0.000     1.387    
                         clock uncertainty            0.130     1.517    
    SLICE_X68Y276        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.564    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.348ns (23.619%)  route 1.125ns (76.381%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 11.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.503ns, distribution 1.219ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.420     5.011    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y285        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.722    11.890    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y285        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/C
                         clock pessimism              0.056    11.946    
                         clock uncertainty           -0.217    11.729    
    SLICE_X68Y285        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    11.669    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.348ns (23.613%)  route 1.126ns (76.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.503ns, distribution 1.222ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.420     5.012    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.725    11.893    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/C
                         clock pessimism              0.056    11.949    
                         clock uncertainty           -0.217    11.732    
    SLICE_X68Y282        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    11.672    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.348ns (23.645%)  route 1.124ns (76.355%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.503ns, distribution 1.222ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.418     5.010    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.725    11.893    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/C
                         clock pessimism              0.056    11.949    
                         clock uncertainty           -0.217    11.732    
    SLICE_X68Y282        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    11.672    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.348ns (23.613%)  route 1.126ns (76.387%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.503ns, distribution 1.226ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.420     5.012    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.729    11.897    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/C
                         clock pessimism              0.056    11.953    
                         clock uncertainty           -0.217    11.736    
    SLICE_X67Y282        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    11.675    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.348ns (23.645%)  route 1.124ns (76.355%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.503ns, distribution 1.226ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.418     5.010    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.729    11.897    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/C
                         clock pessimism              0.056    11.953    
                         clock uncertainty           -0.217    11.736    
    SLICE_X67Y282        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.675    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.348ns (23.338%)  route 1.143ns (76.662%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 11.935 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.503ns, distribution 1.264ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.437     5.029    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.767    11.935    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C
                         clock pessimism              0.056    11.991    
                         clock uncertainty           -0.217    11.774    
    SLICE_X68Y263        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    11.714    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.348ns (24.022%)  route 1.101ns (75.978%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.395     4.987    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/C
                         clock pessimism              0.056    11.950    
                         clock uncertainty           -0.217    11.733    
    SLICE_X67Y284        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    11.672    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.348ns (24.022%)  route 1.101ns (75.978%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.395     4.987    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/C
                         clock pessimism              0.056    11.950    
                         clock uncertainty           -0.217    11.733    
    SLICE_X67Y284        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    11.673    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.348ns (24.022%)  route 1.101ns (75.978%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.395     4.987    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/C
                         clock pessimism              0.056    11.950    
                         clock uncertainty           -0.217    11.733    
    SLICE_X67Y284        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    11.673    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.732ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.348ns (24.997%)  route 1.044ns (75.003%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 11.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.503ns, distribution 1.211ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167     4.556    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.592 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.338     4.930    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.714    11.882    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/C
                         clock pessimism              0.056    11.938    
                         clock uncertainty           -0.217    11.721    
    SLICE_X66Y282        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    11.662    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                  6.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.134ns (33.816%)  route 0.262ns (66.184%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.348ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.110     2.615    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.637 r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_i_1/O
                         net (fo=1, routed)           0.016     2.653    design_1_i/ad7960_axis_wrapper_0/inst/frame_active_i_1_n_0
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.205     1.377    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/C
                         clock pessimism             -0.041     1.336    
                         clock uncertainty            0.217     1.553    
    SLICE_X68Y274        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.599    design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.177ns (38.548%)  route 0.282ns (61.452%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.348ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.593    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.608 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.041     2.649    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y274        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     2.699 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_i_1/O
                         net (fo=1, routed)           0.017     2.716    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_i_1_n_0
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.205     1.377    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/C
                         clock pessimism             -0.041     1.336    
                         clock uncertainty            0.217     1.553    
    SLICE_X68Y274        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.599    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.153ns (32.956%)  route 0.311ns (67.044%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.348ns, distribution 0.861ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.111     2.616    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     2.657 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_i_1/O
                         net (fo=1, routed)           0.064     2.721    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_i_1_n_0
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.209     1.381    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/C
                         clock pessimism             -0.041     1.340    
                         clock uncertainty            0.217     1.557    
    SLICE_X68Y274        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.603    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.127ns (28.048%)  route 0.326ns (71.952%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.348ns, distribution 0.867ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.593    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.608 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.101     2.710    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.215     1.387    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/C
                         clock pessimism             -0.041     1.346    
                         clock uncertainty            0.217     1.563    
    SLICE_X68Y276        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.556    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.127ns (27.678%)  route 0.332ns (72.322%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.348ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.593    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.608 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.107     2.716    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.219     1.391    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/C
                         clock pessimism             -0.041     1.350    
                         clock uncertainty            0.217     1.567    
    SLICE_X67Y276        FDRE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.007     1.560    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.127ns (27.678%)  route 0.332ns (72.322%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.348ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.593    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.608 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.107     2.716    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.219     1.391    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/C
                         clock pessimism             -0.041     1.350    
                         clock uncertainty            0.217     1.567    
    SLICE_X67Y276        FDRE (Hold_AFF_SLICEM_C_CE)
                                                     -0.008     1.559    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.127ns (28.183%)  route 0.324ns (71.817%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.348ns, distribution 0.858ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.593    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.608 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.099     2.708    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.206     1.378    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/C
                         clock pessimism             -0.041     1.337    
                         clock uncertainty            0.217     1.554    
    SLICE_X68Y275        FDRE (Hold_BFF_SLICEL_C_CE)
                                                     -0.008     1.546    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.127ns (27.799%)  route 0.330ns (72.201%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.348ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.593    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.608 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.105     2.714    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.211     1.383    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/C
                         clock pessimism             -0.041     1.342    
                         clock uncertainty            0.217     1.559    
    SLICE_X68Y276        FDRE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.007     1.552    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.127ns (27.799%)  route 0.330ns (72.201%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.348ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.593    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.608 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.105     2.714    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.211     1.383    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/C
                         clock pessimism             -0.041     1.342    
                         clock uncertainty            0.217     1.559    
    SLICE_X68Y276        FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.007     1.552    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.127ns (27.781%)  route 0.330ns (72.220%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.348ns, distribution 0.862ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.593    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.608 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.106     2.714    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.210     1.382    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/C
                         clock pessimism             -0.041     1.341    
                         clock uncertainty            0.217     1.558    
    SLICE_X68Y275        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.551    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  1.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.976ns  (logic 0.201ns (20.588%)  route 0.775ns (79.412%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 11.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.503ns, distribution 1.219ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.420    11.136    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y285        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.722    11.890    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y285        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]/C
                         clock pessimism              0.056    11.946    
                         clock uncertainty           -0.217    11.729    
    SLICE_X68Y285        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    11.669    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.977ns  (logic 0.201ns (20.580%)  route 0.776ns (79.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.503ns, distribution 1.222ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.420    11.136    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.725    11.893    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/C
                         clock pessimism              0.056    11.949    
                         clock uncertainty           -0.217    11.732    
    SLICE_X68Y282        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    11.672    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.975ns  (logic 0.201ns (20.622%)  route 0.774ns (79.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.503ns, distribution 1.222ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.418    11.134    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.725    11.893    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]/C
                         clock pessimism              0.056    11.949    
                         clock uncertainty           -0.217    11.732    
    SLICE_X68Y282        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    11.672    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.977ns  (logic 0.201ns (20.580%)  route 0.776ns (79.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.503ns, distribution 1.226ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.420    11.136    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.729    11.897    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/C
                         clock pessimism              0.056    11.953    
                         clock uncertainty           -0.217    11.736    
    SLICE_X67Y282        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    11.675    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.975ns  (logic 0.201ns (20.622%)  route 0.774ns (79.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.503ns, distribution 1.226ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.418    11.134    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.729    11.897    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/C
                         clock pessimism              0.056    11.953    
                         clock uncertainty           -0.217    11.736    
    SLICE_X67Y282        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.675    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.994ns  (logic 0.201ns (20.220%)  route 0.793ns (79.780%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 11.935 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.503ns, distribution 1.264ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.437    11.154    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.767    11.935    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C
                         clock pessimism              0.056    11.991    
                         clock uncertainty           -0.217    11.774    
    SLICE_X68Y263        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    11.714    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.952ns  (logic 0.201ns (21.123%)  route 0.751ns (78.877%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.395    11.111    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/C
                         clock pessimism              0.056    11.950    
                         clock uncertainty           -0.217    11.733    
    SLICE_X67Y284        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    11.672    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.952ns  (logic 0.201ns (21.123%)  route 0.751ns (78.877%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.395    11.111    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/C
                         clock pessimism              0.056    11.950    
                         clock uncertainty           -0.217    11.733    
    SLICE_X67Y284        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    11.673    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.952ns  (logic 0.201ns (21.123%)  route 0.751ns (78.877%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.395    11.111    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726    11.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/C
                         clock pessimism              0.056    11.950    
                         clock uncertainty           -0.217    11.733    
    SLICE_X67Y284        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    11.673    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        0.895ns  (logic 0.201ns (22.456%)  route 0.694ns (77.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 11.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 10.160 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.503ns, distribution 1.211ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     6.667 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     8.354    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.227 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.506 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654    10.160    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.239 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096    10.335    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.385 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093    10.478    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036    10.514 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.167    10.680    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.716 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.338    11.055    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.714    11.882    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/C
                         clock pessimism              0.056    11.938    
                         clock uncertainty           -0.217    11.721    
    SLICE_X66Y282        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    11.662    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.098ns (30.257%)  route 0.226ns (69.743%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.348ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 f  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.110     2.525    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.547 r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_i_1/O
                         net (fo=1, routed)           0.016     2.563    design_1_i/ad7960_axis_wrapper_0/inst/frame_active_i_1_n_0
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.205     1.377    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/C
                         clock pessimism             -0.041     1.336    
                         clock uncertainty            0.217     1.553    
    SLICE_X68Y274        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.599    design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.453%)  route 0.246ns (63.547%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.348ns, distribution 0.857ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.503    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.518 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.041     2.559    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y274        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     2.609 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_i_1/O
                         net (fo=1, routed)           0.017     2.626    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_i_1_n_0
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.205     1.377    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/C
                         clock pessimism             -0.041     1.336    
                         clock uncertainty            0.217     1.553    
    SLICE_X68Y274        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.599    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.117ns (29.855%)  route 0.275ns (70.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.348ns, distribution 0.861ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.111     2.526    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     2.567 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_i_1/O
                         net (fo=1, routed)           0.064     2.631    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_i_1_n_0
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.209     1.381    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/C
                         clock pessimism             -0.041     1.340    
                         clock uncertainty            0.217     1.557    
    SLICE_X68Y274        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.603    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.091ns (23.920%)  route 0.289ns (76.080%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.348ns, distribution 0.867ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.503    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.518 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.101     2.619    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.215     1.387    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/C
                         clock pessimism             -0.041     1.346    
                         clock uncertainty            0.217     1.563    
    SLICE_X68Y276        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.556    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.091ns (23.546%)  route 0.295ns (76.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.348ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.503    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.518 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.107     2.625    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.219     1.391    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/C
                         clock pessimism             -0.041     1.350    
                         clock uncertainty            0.217     1.567    
    SLICE_X67Y276        FDRE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.007     1.560    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.091ns (23.546%)  route 0.295ns (76.454%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.348ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.503    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.518 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.107     2.625    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.219     1.391    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/C
                         clock pessimism             -0.041     1.350    
                         clock uncertainty            0.217     1.567    
    SLICE_X67Y276        FDRE (Hold_AFF_SLICEM_C_CE)
                                                     -0.008     1.559    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.091ns (24.057%)  route 0.287ns (75.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.348ns, distribution 0.858ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.503    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.518 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.099     2.617    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.206     1.378    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/C
                         clock pessimism             -0.041     1.337    
                         clock uncertainty            0.217     1.554    
    SLICE_X68Y275        FDRE (Hold_BFF_SLICEL_C_CE)
                                                     -0.008     1.546    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.091ns (23.668%)  route 0.293ns (76.332%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.348ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.503    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.518 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.105     2.623    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.211     1.383    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/C
                         clock pessimism             -0.041     1.342    
                         clock uncertainty            0.217     1.559    
    SLICE_X68Y276        FDRE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.007     1.552    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.091ns (23.668%)  route 0.293ns (76.332%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.348ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.503    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.518 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.105     2.623    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.211     1.383    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/C
                         clock pessimism             -0.041     1.342    
                         clock uncertainty            0.217     1.559    
    SLICE_X68Y276        FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.007     1.552    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.091ns (23.649%)  route 0.294ns (76.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.348ns, distribution 0.862ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.088     2.503    design_1_i/ad7960_axis_wrapper_0/inst/adc_valid
    SLICE_X68Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.518 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2/O
                         net (fo=27, routed)          0.106     2.624    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata[17]_i_2_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.210     1.382    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/C
                         clock pessimism             -0.041     1.341    
                         clock uncertainty            0.217     1.558    
    SLICE_X68Y275        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.551    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  1.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.871ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.487ns  (logic 0.079ns (16.222%)  route 0.408ns (83.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X82Y235        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.408     0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X82Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X82Y235        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.439ns  (logic 0.080ns (18.223%)  route 0.359ns (81.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X70Y233        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.359     0.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X70Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X70Y232        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.409ns  (logic 0.080ns (19.560%)  route 0.329ns (80.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y236                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X81Y236        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.329     0.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X85Y235        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.394ns  (logic 0.078ns (19.797%)  route 0.316ns (80.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X70Y233        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.316     0.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X70Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X70Y232        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X82Y235        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.311     0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X84Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X84Y235        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.341ns  (logic 0.077ns (22.581%)  route 0.264ns (77.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X70Y233        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.264     0.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X70Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X70Y233        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.297ns  (logic 0.079ns (26.599%)  route 0.218ns (73.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X82Y235        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.218     0.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X85Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X85Y235        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.247ns  (logic 0.078ns (31.579%)  route 0.169ns (68.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X70Y233        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.169     0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X70Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X70Y232        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  3.111    





---------------------------------------------------------------------------------------------------
From Clock:  adc_dco_clk
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.305ns (8.674%)  route 3.211ns (91.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.830     3.785    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     3.835 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.747     4.582    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.632 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.791     5.422    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
                         clock pessimism              0.000     7.191    
                         clock uncertainty           -0.146     7.045    
    SLICE_X68Y284        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     6.985    design_1_i/AD7960_0/inst/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.305ns (8.674%)  route 3.211ns (91.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.830     3.785    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     3.835 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.747     4.582    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.632 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.791     5.422    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
                         clock pessimism              0.000     7.191    
                         clock uncertainty           -0.146     7.045    
    SLICE_X68Y284        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.985    design_1_i/AD7960_0/inst/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.305ns (8.679%)  route 3.209ns (91.321%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.081     1.906    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.987 f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/Q
                         net (fo=2, routed)           0.843     2.830    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.954 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.830     3.785    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     3.835 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.747     4.582    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.632 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.789     5.420    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                         clock pessimism              0.000     7.191    
                         clock uncertainty           -0.146     7.045    
    SLICE_X68Y284        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.985    design_1_i/AD7960_0/inst/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  1.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.186ns (8.160%)  route 2.093ns (91.840%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.670ns (routing 0.834ns, distribution 0.836ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     1.629    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.688 f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/Q
                         net (fo=5, routed)           0.517     2.205    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.057     2.262 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.551     2.813    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.848 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.513     3.361    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.396 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.512     3.908    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.670     3.509    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                         clock pessimism              0.000     3.509    
                         clock uncertainty            0.146     3.655    
    SLICE_X68Y284        FDSE (Hold_EFF_SLICEL_C_CE)
                                                     -0.014     3.641    design_1_i/AD7960_0/inst/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.186ns (8.157%)  route 2.094ns (91.843%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.670ns (routing 0.834ns, distribution 0.836ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     1.629    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.688 f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/Q
                         net (fo=5, routed)           0.517     2.205    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.057     2.262 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.551     2.813    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.848 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.513     3.361    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.396 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.513     3.909    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.670     3.509    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
                         clock pessimism              0.000     3.509    
                         clock uncertainty            0.146     3.655    
    SLICE_X68Y284        FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.013     3.642    design_1_i/AD7960_0/inst/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.186ns (8.157%)  route 2.094ns (91.843%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.670ns (routing 0.834ns, distribution 0.836ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     1.629    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.688 f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/Q
                         net (fo=5, routed)           0.517     2.205    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
    SLICE_X68Y283        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.057     2.262 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_1/O
                         net (fo=25, routed)          0.551     2.813    design_1_i/AD7960_0/inst/sel
    SLICE_X68Y284        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.848 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_5/O
                         net (fo=1, routed)           0.513     3.361    design_1_i/AD7960_0/inst/serial_present_state[2]_i_5_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.396 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.513     3.909    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.670     3.509    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
                         clock pessimism              0.000     3.509    
                         clock uncertainty            0.146     3.655    
    SLICE_X68Y284        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.013     3.642    design_1_i/AD7960_0/inst/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.642    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.319ns (16.180%)  route 1.653ns (83.820%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.198     4.631    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.720 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.791     5.511    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
                         clock pessimism             -0.583     6.608    
                         clock uncertainty           -0.188     6.420    
    SLICE_X68Y284        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     6.360    design_1_i/AD7960_0/inst/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.360    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.319ns (16.180%)  route 1.653ns (83.820%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.198     4.631    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.720 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.791     5.511    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
                         clock pessimism             -0.583     6.608    
                         clock uncertainty           -0.188     6.420    
    SLICE_X68Y284        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.360    design_1_i/AD7960_0/inst/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.360    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.319ns (16.197%)  route 1.651ns (83.803%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 7.191 - 3.333 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.757ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.198     4.631    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.720 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.789     5.509    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.471     7.191    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                         clock pessimism             -0.583     6.608    
                         clock uncertainty           -0.188     6.420    
    SLICE_X68Y284        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.360    design_1_i/AD7960_0/inst/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.360    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.352ns (21.892%)  route 1.256ns (78.108%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.221     4.654    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.776 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     5.147    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.356    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.352ns (21.892%)  route 1.256ns (78.108%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.221     4.654    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.776 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     5.147    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDPE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     6.356    design_1_i/AD7960_0/inst/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.352ns (21.892%)  route 1.256ns (78.108%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.221     4.654    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.776 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     5.147    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     6.357    design_1_i/AD7960_0/inst/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.357    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.352ns (21.892%)  route 1.256ns (78.108%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.221     4.654    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.776 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     5.147    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDPE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     6.357    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.357    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.352ns (21.892%)  route 1.256ns (78.108%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.221     4.654    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.776 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.371     5.147    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     6.357    design_1_i/AD7960_0/inst/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.357    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.116ns (21.940%)  route 0.413ns (78.060%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.302 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.027     2.329    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.343 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.099     2.442    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     2.483 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.129     2.612    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.634 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.158     2.792    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDCE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.007     2.569    design_1_i/AD7960_0/inst/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.116ns (21.940%)  route 0.413ns (78.060%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.302 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.027     2.329    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.343 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.099     2.442    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     2.483 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.129     2.612    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.634 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.158     2.792    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDPE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.007     2.569    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.116ns (21.940%)  route 0.413ns (78.060%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.302 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.027     2.329    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.343 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.099     2.442    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     2.483 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.129     2.612    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.634 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.158     2.792    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDCE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.007     2.569    design_1_i/AD7960_0/inst/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.116ns (21.940%)  route 0.413ns (78.060%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.302 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.027     2.329    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.343 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.099     2.442    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     2.483 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.129     2.612    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.634 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.158     2.792    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDCE (Hold_DFF_SLICEM_C_CE)
                                                     -0.008     2.568    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.116ns (21.940%)  route 0.413ns (78.060%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.302 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.027     2.329    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.343 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.099     2.442    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     2.483 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.129     2.612    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     2.634 r  design_1_i/AD7960_0/inst/sclk_cnt[4]_i_1/O
                         net (fo=5, routed)           0.158     2.792    design_1_i/AD7960_0/inst/sclk_cnt0_0
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDPE (Hold_AFF_SLICEM_C_CE)
                                                     -0.008     2.568    design_1_i/AD7960_0/inst/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.108ns (15.815%)  route 0.575ns (84.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.512ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.302 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.027     2.329    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.343 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.099     2.442    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     2.483 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.071     2.553    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.567 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.379     2.946    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.047     1.977    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[1]/C
                         clock pessimism              0.415     2.392    
                         clock uncertainty            0.188     2.580    
    SLICE_X68Y284        FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.007     2.573    design_1_i/AD7960_0/inst/serial_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.108ns (15.815%)  route 0.575ns (84.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.512ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.302 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.027     2.329    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.343 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.099     2.442    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     2.483 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.071     2.553    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.567 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.379     2.946    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.047     1.977    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDRE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[2]/C
                         clock pessimism              0.415     2.392    
                         clock uncertainty            0.188     2.580    
    SLICE_X68Y284        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     2.573    design_1_i/AD7960_0/inst/serial_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.108ns (15.815%)  route 0.575ns (84.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.512ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.302 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]/Q
                         net (fo=2, routed)           0.027     2.329    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[8]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.343 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.099     2.442    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     2.483 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.071     2.553    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y284        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.567 r  design_1_i/AD7960_0/inst/serial_present_state[2]_i_2/O
                         net (fo=3, routed)           0.379     2.946    design_1_i/AD7960_0/inst/serial_present_state[2]_i_2_n_0
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.047     1.977    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        FDSE                                         r  design_1_i/AD7960_0/inst/serial_present_state_reg[0]/C
                         clock pessimism              0.415     2.392    
                         clock uncertainty            0.188     2.580    
    SLICE_X68Y284        FDSE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     2.572    design_1_i/AD7960_0/inst/serial_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
From Clock:  adc_dco_clk
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.189ns (5.048%)  route 3.555ns (94.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 7.043 - 3.333 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.509ns (routing 1.285ns, distribution 1.224ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082     1.907    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.986 r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/Q
                         net (fo=4, routed)           3.540     5.526    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/DATA_I[0]
    SLICE_X69Y264        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     5.636 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_2/O
                         net (fo=1, routed)           0.015     5.651    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[16]
    SLICE_X69Y264        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.509     7.043    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y264        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism              0.000     7.043    
                         clock uncertainty           -0.146     6.897    
    SLICE_X69Y264        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.922    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.145ns (3.827%)  route 3.644ns (96.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.718ns = ( 7.051 - 3.333 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.517ns (routing 1.285ns, distribution 1.232ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.027     1.852    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.931 r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/Q
                         net (fo=4, routed)           3.614     5.545    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[15]
    SLICE_X70Y262        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.611 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_4/O
                         net (fo=1, routed)           0.030     5.641    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[14]
    SLICE_X70Y262        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.517     7.051    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X70Y262        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000     7.051    
                         clock uncertainty           -0.146     6.905    
    SLICE_X70Y262        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.930    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.147ns (3.985%)  route 3.542ns (96.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 7.043 - 3.333 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.509ns (routing 1.285ns, distribution 1.224ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082     1.907    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.986 r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/Q
                         net (fo=4, routed)           3.526     5.512    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[13]
    SLICE_X69Y264        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.580 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_6/O
                         net (fo=1, routed)           0.016     5.596    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[12]
    SLICE_X69Y264        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.509     7.043    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y264        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000     7.043    
                         clock uncertainty           -0.146     6.897    
    SLICE_X69Y264        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.922    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.145ns (3.965%)  route 3.512ns (96.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 7.060 - 3.333 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.526ns (routing 1.285ns, distribution 1.241ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.091     1.916    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y282        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.995 r  design_1_i/AD7960_0/inst/serial_buffer_reg[0]/Q
                         net (fo=4, routed)           3.482     5.477    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[1]
    SLICE_X71Y261        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     5.543 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_18/O
                         net (fo=1, routed)           0.030     5.573    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.526     7.060    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.146     6.914    
    SLICE_X71Y261        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.939    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.079ns (2.157%)  route 3.584ns (97.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 7.087 - 3.333 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.553ns (routing 1.285ns, distribution 1.268ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.027     1.852    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.931 r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/Q
                         net (fo=4, routed)           3.584     5.515    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[15]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.553     7.087    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000     7.087    
                         clock uncertainty           -0.146     6.941    
    SLICE_X70Y261        SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                     -0.017     6.924    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                          6.924    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.079ns (2.226%)  route 3.470ns (97.774%))
  Logic Levels:           0  
  Clock Path Skew:        1.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 7.087 - 3.333 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.553ns (routing 1.285ns, distribution 1.268ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082     1.907    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.986 r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/Q
                         net (fo=4, routed)           3.470     5.456    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[8]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.553     7.087    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000     7.087    
                         clock uncertainty           -0.146     6.941    
    SLICE_X70Y261        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.074     6.867    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.167ns (4.604%)  route 3.461ns (95.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 7.069 - 3.333 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.534ns (routing 1.285ns, distribution 1.249ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082     1.907    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.986 r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/Q
                         net (fo=4, routed)           3.389     5.375    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[8]
    SLICE_X71Y262        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.463 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_11/O
                         net (fo=1, routed)           0.072     5.535    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[7]
    SLICE_X71Y262        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.534     7.069    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y262        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     7.069    
                         clock uncertainty           -0.146     6.922    
    SLICE_X71Y262        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.947    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.079ns (2.242%)  route 3.445ns (97.758%))
  Logic Levels:           0  
  Clock Path Skew:        1.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 7.087 - 3.333 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.553ns (routing 1.285ns, distribution 1.268ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082     1.907    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.986 r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/Q
                         net (fo=4, routed)           3.445     5.431    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[13]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.553     7.087    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000     7.087    
                         clock uncertainty           -0.146     6.941    
    SLICE_X70Y261        SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.074     6.867    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.079ns (2.241%)  route 3.446ns (97.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 7.090 - 3.333 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.556ns (routing 1.285ns, distribution 1.271ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.082     1.907    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y284        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.986 r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/Q
                         net (fo=4, routed)           3.446     5.432    design_1_i/ila_0/inst/ila_core_inst/DATA_I[17]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.556     7.090    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000     7.090    
                         clock uncertainty           -0.146     6.944    
    SLICE_X70Y258        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061     6.883    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                          6.883    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.178ns (5.069%)  route 3.333ns (94.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 7.060 - 3.333 ) 
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.526ns (routing 1.285ns, distribution 1.241ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.675     0.775 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.825    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.825 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          1.095     1.920    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y277        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.999 r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/Q
                         net (fo=4, routed)           3.306     5.306    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[7]
    SLICE_X71Y261        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     5.405 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_12/O
                         net (fo=1, routed)           0.027     5.432    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[6]
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.526     7.060    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.146     6.914    
    SLICE_X71Y261        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.939    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  1.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.058ns (2.825%)  route 1.995ns (97.175%))
  Logic Levels:           0  
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.867ns (routing 1.417ns, distribution 1.450ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.940     1.624    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.682 r  design_1_i/AD7960_0/inst/serial_buffer_reg[8]/Q
                         net (fo=4, routed)           1.995     3.677    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[9]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.867     3.396    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.000     3.396    
                         clock uncertainty            0.146     3.542    
    SLICE_X70Y261        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.055     3.597    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.060ns (2.916%)  route 1.998ns (97.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.867ns (routing 1.417ns, distribution 1.450ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     1.629    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.689 r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/Q
                         net (fo=3, routed)           1.998     3.686    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[3]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.867     3.396    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.000     3.396    
                         clock uncertainty            0.146     3.542    
    SLICE_X70Y261        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     3.570    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.061ns (2.929%)  route 2.022ns (97.071%))
  Logic Levels:           0  
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.867ns (routing 1.417ns, distribution 1.450ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.949     1.632    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y282        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.693 r  design_1_i/AD7960_0/inst/serial_buffer_reg[1]/Q
                         net (fo=5, routed)           2.022     3.715    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[2]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.867     3.396    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000     3.396    
                         clock uncertainty            0.146     3.542    
    SLICE_X70Y261        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.028     3.570    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.058ns (2.734%)  route 2.063ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.867ns (routing 1.417ns, distribution 1.450ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.940     1.624    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.682 r  design_1_i/AD7960_0/inst/serial_buffer_reg[10]/Q
                         net (fo=4, routed)           2.063     3.745    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[11]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.867     3.396    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.000     3.396    
                         clock uncertainty            0.146     3.542    
    SLICE_X70Y261        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.054     3.596    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.059ns (2.811%)  route 2.040ns (97.189%))
  Logic Levels:           0  
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.870ns (routing 1.417ns, distribution 1.453ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.941     1.625    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y279        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y279        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.684 r  design_1_i/AD7960_0/inst/serial_buffer_reg[15]/Q
                         net (fo=4, routed)           2.040     3.724    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[16]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.870     3.399    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.000     3.399    
                         clock uncertainty            0.146     3.545    
    SLICE_X70Y258        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.574    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.124ns (5.948%)  route 1.961ns (94.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.806ns (routing 1.417ns, distribution 1.389ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     1.628    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y277        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.687 r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/Q
                         net (fo=4, routed)           1.937     3.624    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[12]
    SLICE_X69Y264        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.065     3.689 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_7/O
                         net (fo=1, routed)           0.024     3.713    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[11]
    SLICE_X69Y264        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.806     3.335    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y264        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000     3.335    
                         clock uncertainty            0.146     3.482    
    SLICE_X69Y264        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.542    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.058ns (2.703%)  route 2.088ns (97.297%))
  Logic Levels:           0  
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.867ns (routing 1.417ns, distribution 1.450ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.941     1.625    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X66Y281        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y281        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.683 r  design_1_i/AD7960_0/inst/serial_buffer_reg[9]/Q
                         net (fo=4, routed)           2.088     3.771    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[10]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.867     3.396    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.000     3.396    
                         clock uncertainty            0.146     3.542    
    SLICE_X70Y261        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     3.597    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.059ns (2.778%)  route 2.065ns (97.222%))
  Logic Levels:           0  
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.867ns (routing 1.417ns, distribution 1.450ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.940     1.624    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.683 r  design_1_i/AD7960_0/inst/serial_buffer_reg[4]/Q
                         net (fo=4, routed)           2.065     3.747    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[5]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.867     3.396    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism              0.000     3.396    
                         clock uncertainty            0.146     3.542    
    SLICE_X70Y261        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     3.571    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.155ns (7.234%)  route 1.988ns (92.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.850ns (routing 1.417ns, distribution 1.433ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945     1.629    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.689 r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/Q
                         net (fo=3, routed)           1.976     3.664    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[3]
    SLICE_X71Y262        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.095     3.759 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_16/O
                         net (fo=1, routed)           0.012     3.771    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[2]
    SLICE_X71Y262        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.850     3.379    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y262        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     3.379    
                         clock uncertainty            0.146     3.525    
    SLICE_X71Y262        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.587    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_buffer_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - adc_dco_clk rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.126ns (5.844%)  route 2.030ns (94.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.850ns (routing 1.417ns, distribution 1.433ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565     0.644 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.684    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.684 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.940     1.624    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.682 r  design_1_i/AD7960_0/inst/serial_buffer_reg[8]/Q
                         net (fo=4, routed)           2.017     3.699    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[9]
    SLICE_X71Y262        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.068     3.767 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M_i_10/O
                         net (fo=1, routed)           0.013     3.780    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[8]
    SLICE_X71Y262        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.850     3.379    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y262        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000     3.379    
                         clock uncertainty            0.146     3.525    
    SLICE_X71Y262        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.586    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.176ns (5.122%)  route 3.260ns (94.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.718ns = ( 7.051 - 3.333 ) 
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.953ns (routing 0.559ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.517ns (routing 1.285ns, distribution 1.232ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.953     2.161    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.239 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/Q
                         net (fo=4, routed)           3.211     5.450    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[18]
    SLICE_X69Y248        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     5.548 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_31/O
                         net (fo=1, routed)           0.049     5.597    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[1]
    SLICE_X69Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.517     7.051    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     7.051    
                         clock uncertainty           -0.263     6.788    
    SLICE_X69Y248        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.813    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.079ns (2.404%)  route 3.208ns (97.596%))
  Logic Levels:           0  
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 7.091 - 3.333 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.991ns (routing 0.559ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.557ns (routing 1.285ns, distribution 1.272ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.991     2.199    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y263        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.278 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/Q
                         net (fo=4, routed)           3.208     5.486    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[33]
    SLICE_X70Y257        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.557     7.091    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y257        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism              0.000     7.091    
                         clock uncertainty           -0.263     6.828    
    SLICE_X70Y257        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061     6.767    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.175ns (5.315%)  route 3.118ns (94.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 7.055 - 3.333 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.991ns (routing 0.559ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.285ns, distribution 1.236ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.991     2.199    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y263        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.278 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/Q
                         net (fo=4, routed)           3.103     5.381    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[31]
    SLICE_X69Y251        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     5.477 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_18/O
                         net (fo=1, routed)           0.015     5.492    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[14]
    SLICE_X69Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.521     7.055    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000     7.055    
                         clock uncertainty           -0.263     6.792    
    SLICE_X69Y251        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.817    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.078ns (2.411%)  route 3.157ns (97.589%))
  Logic Levels:           0  
  Clock Path Skew:        1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 7.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.953ns (routing 0.559ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.285ns, distribution 1.271ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.953     2.161    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.239 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[1]/Q
                         net (fo=4, routed)           3.157     5.396    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[20]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.556     7.090    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000     7.090    
                         clock uncertainty           -0.263     6.827    
    SLICE_X70Y258        SRL16E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.063     6.764    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                          6.764    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.218ns (6.629%)  route 3.071ns (93.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 7.056 - 3.333 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.928ns (routing 0.559ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.522ns (routing 1.285ns, distribution 1.237ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.928     2.136    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y282        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.216 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/Q
                         net (fo=4, routed)           3.054     5.270    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[26]
    SLICE_X69Y250        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     5.408 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_23/O
                         net (fo=1, routed)           0.017     5.425    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[9]
    SLICE_X69Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.522     7.056    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000     7.056    
                         clock uncertainty           -0.263     6.793    
    SLICE_X69Y250        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.818    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                          6.818    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.081ns (2.542%)  route 3.106ns (97.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 7.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.932ns (routing 0.559ns, distribution 1.373ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.285ns, distribution 1.271ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.932     2.140    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.221 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/Q
                         net (fo=4, routed)           3.106     5.327    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[27]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.556     7.090    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism              0.000     7.090    
                         clock uncertainty           -0.263     6.827    
    SLICE_X70Y258        SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.075     6.752    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.222ns (7.039%)  route 2.932ns (92.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.718ns = ( 7.051 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.948ns (routing 0.559ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.517ns (routing 1.285ns, distribution 1.232ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.948     2.156    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y282        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.237 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/Q
                         net (fo=4, routed)           2.914     5.151    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[19]
    SLICE_X69Y248        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     5.292 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_30/O
                         net (fo=1, routed)           0.018     5.310    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[2]
    SLICE_X69Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.517     7.051    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     7.051    
                         clock uncertainty           -0.263     6.788    
    SLICE_X69Y248        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.813    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.148ns (4.725%)  route 2.984ns (95.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.723ns = ( 7.056 - 3.333 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.945ns (routing 0.559ns, distribution 1.386ns)
  Clock Net Delay (Destination): 2.522ns (routing 1.285ns, distribution 1.237ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.945     2.153    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.233 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[16]/Q
                         net (fo=4, routed)           2.968     5.201    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/DATA_I[2]
    SLICE_X69Y250        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     5.269 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_16/O
                         net (fo=1, routed)           0.016     5.285    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[16]
    SLICE_X69Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.522     7.056    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism              0.000     7.056    
                         clock uncertainty           -0.263     6.793    
    SLICE_X69Y250        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.818    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.818    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.080ns (2.635%)  route 2.956ns (97.365%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 7.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.948ns (routing 0.559ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.285ns, distribution 1.271ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.948     2.156    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y276        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.236 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/Q
                         net (fo=4, routed)           2.956     5.191    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[23]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.556     7.090    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism              0.000     7.090    
                         clock uncertainty           -0.263     6.827    
    SLICE_X70Y258        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.057     6.770    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                          6.770    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.081ns (2.681%)  route 2.941ns (97.319%))
  Logic Levels:           0  
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 7.090 - 3.333 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.948ns (routing 0.559ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.285ns, distribution 1.271ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.948     2.156    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y282        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.237 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[2]/Q
                         net (fo=4, routed)           2.941     5.178    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[21]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.556     7.090    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000     7.090    
                         clock uncertainty           -0.263     6.827    
    SLICE_X70Y258        SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.061     6.766    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                          6.766    
                         arrival time                          -5.178    
  -------------------------------------------------------------------
                         slack                                  1.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.058ns (3.053%)  route 1.842ns (96.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.417ns, distribution 1.453ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726     1.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.952 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[12]/Q
                         net (fo=4, routed)           1.842     3.794    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[31]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.870     3.399    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.000     3.399    
                         clock uncertainty            0.263     3.662    
    SLICE_X70Y258        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.079     3.741    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.151ns (8.204%)  route 1.690ns (91.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.716ns (routing 0.503ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.809ns (routing 1.417ns, distribution 1.392ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.716     1.884    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.944 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/Q
                         net (fo=4, routed)           1.681     3.625    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[25]
    SLICE_X69Y249        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.091     3.716 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_24/O
                         net (fo=1, routed)           0.009     3.725    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[8]
    SLICE_X69Y249        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.809     3.338    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y249        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000     3.338    
                         clock uncertainty            0.263     3.601    
    SLICE_X69Y249        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.663    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.059ns (3.130%)  route 1.826ns (96.870%))
  Logic Levels:           0  
  Clock Path Skew:        1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.726ns (routing 0.503ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.417ns, distribution 1.453ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.726     1.894    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y284        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.953 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[7]/Q
                         net (fo=4, routed)           1.826     3.779    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[26]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.870     3.399    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.000     3.399    
                         clock uncertainty            0.263     3.662    
    SLICE_X70Y258        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     3.717    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.112ns (6.086%)  route 1.728ns (93.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.503ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.809ns (routing 1.417ns, distribution 1.392ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.721     1.889    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y276        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.948 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/Q
                         net (fo=4, routed)           1.719     3.667    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[21]
    SLICE_X69Y248        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.053     3.720 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_28/O
                         net (fo=1, routed)           0.009     3.729    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[4]
    SLICE_X69Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.809     3.338    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     3.338    
                         clock uncertainty            0.263     3.601    
    SLICE_X69Y248        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.663    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.663    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.061ns (3.171%)  route 1.863ns (96.829%))
  Logic Levels:           0  
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.503ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.417ns, distribution 1.453ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.721     1.889    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y276        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.950 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/Q
                         net (fo=4, routed)           1.863     3.812    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[24]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.870     3.399    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.000     3.399    
                         clock uncertainty            0.263     3.662    
    SLICE_X70Y258        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.055     3.717    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.059ns (3.098%)  route 1.846ns (96.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.716ns (routing 0.503ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.871ns (routing 1.417ns, distribution 1.454ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.716     1.884    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y280        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y280        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.943 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/Q
                         net (fo=4, routed)           1.846     3.789    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[34]
    SLICE_X70Y257        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.871     3.400    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y257        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.000     3.400    
                         clock uncertainty            0.263     3.663    
    SLICE_X70Y257        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.028     3.691    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.789    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.093ns (4.869%)  route 1.817ns (95.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.716ns (routing 0.503ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.417ns, distribution 1.402ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.716     1.884    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.942 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[10]/Q
                         net (fo=4, routed)           1.794     3.736    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[27]
    SLICE_X69Y250        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.771 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_22/O
                         net (fo=1, routed)           0.023     3.794    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[10]
    SLICE_X69Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.819     3.348    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.000     3.348    
                         clock uncertainty            0.263     3.611    
    SLICE_X69Y250        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.671    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.057ns (2.967%)  route 1.864ns (97.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.729ns (routing 0.503ns, distribution 1.226ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.417ns, distribution 1.453ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.729     1.897    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y282        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.954 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           1.864     3.818    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[22]
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.870     3.399    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y258        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000     3.399    
                         clock uncertainty            0.263     3.662    
    SLICE_X70Y258        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     3.682    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         -3.682    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.139ns (7.229%)  route 1.784ns (92.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.717ns (routing 0.503ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.417ns, distribution 1.402ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.717     1.885    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y279        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y279        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.943 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/Q
                         net (fo=4, routed)           1.762     3.705    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[30]
    SLICE_X69Y251        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.786 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_19/O
                         net (fo=1, routed)           0.022     3.808    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[13]
    SLICE_X69Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.819     3.348    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X69Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000     3.348    
                         clock uncertainty            0.263     3.611    
    SLICE_X69Y251        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.671    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.058ns (2.981%)  route 1.888ns (97.019%))
  Logic Levels:           0  
  Clock Path Skew:        1.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.714ns (routing 0.503ns, distribution 1.211ns)
  Clock Net Delay (Destination): 2.869ns (routing 1.417ns, distribution 1.452ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.714     1.882    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y274        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.940 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tlast_reg/Q
                         net (fo=5, routed)           1.888     3.827    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[51]
    SLICE_X70Y259        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.869     3.398    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y259        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism              0.000     3.398    
                         clock uncertainty            0.263     3.661    
    SLICE_X70Y259        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     3.689    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       49.551ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.551ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.474ns  (logic 0.076ns (16.034%)  route 0.398ns (83.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X71Y233        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.398     0.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X72Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X72Y233        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                 49.551    

Slack (MET) :             49.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.470ns  (logic 0.076ns (16.170%)  route 0.394ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y232                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X70Y232        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.394     0.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X72Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X72Y232        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                 49.555    

Slack (MET) :             49.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.372ns  (logic 0.078ns (20.968%)  route 0.294ns (79.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X71Y233        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.294     0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X72Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X72Y232        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 49.653    

Slack (MET) :             49.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X82Y235        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.250     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X82Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X82Y235        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 49.696    

Slack (MET) :             49.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.298ns  (logic 0.080ns (26.846%)  route 0.218ns (73.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X82Y235        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.218     0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X82Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X82Y235        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                 49.727    

Slack (MET) :             49.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.287ns  (logic 0.079ns (27.526%)  route 0.208ns (72.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y235                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X82Y235        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.208     0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X81Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X81Y236        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 49.738    

Slack (MET) :             49.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.241ns  (logic 0.079ns (32.780%)  route 0.162ns (67.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y233                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X82Y233        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.162     0.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X81Y233        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 49.784    

Slack (MET) :             49.794ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.231ns  (logic 0.076ns (32.900%)  route 0.155ns (67.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y232                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X70Y232        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.155     0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X69Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X69Y232        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                 49.794    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.400ns (25.320%)  route 1.180ns (74.680%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 7.060 - 3.333 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.285ns, distribution 1.241ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.569     4.958    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X71Y261        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.046 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_1/O
                         net (fo=1, routed)           0.072     5.118    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.526     7.060    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.234     6.826    
    SLICE_X71Y261        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.851    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.312ns (23.462%)  route 1.018ns (76.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 7.087 - 3.333 ) 
    Source Clock Delay      (SCD):    3.538ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)
  Clock Net Delay (Destination): 2.553ns (routing 1.285ns, distribution 1.268ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.154     4.338    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.389 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.479     4.868    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[0]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.553     7.087    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     7.087    
                         clock uncertainty           -0.234     6.852    
    SLICE_X70Y261        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060     6.792    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          6.792    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.112ns (22.768%)  route 0.380ns (77.232%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.865ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.244     2.749    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[0]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.765     1.876    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     1.876    
                         clock uncertainty            0.234     2.111    
    SLICE_X70Y261        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.017     2.128    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.147ns (25.436%)  route 0.431ns (74.564%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      0.938ns (routing 0.466ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.865ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.938     2.257    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y284        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y284        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.294 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]/Q
                         net (fo=4, routed)           0.031     2.325    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[19]
    SLICE_X67Y284        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.040     2.365 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4/O
                         net (fo=3, routed)           0.106     2.470    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_4_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.505 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.269     2.774    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X71Y261        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.809 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_1/O
                         net (fo=1, routed)           0.026     2.835    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.740     1.851    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.851    
                         clock uncertainty            0.234     2.086    
    SLICE_X71Y261        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.132    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.703    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.253ns (23.367%)  route 0.830ns (76.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 7.060 - 3.333 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.285ns, distribution 1.241ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654     3.493    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.572 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096     3.668    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093     3.811    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.847 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.569     4.416    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X71Y261        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.504 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_1/O
                         net (fo=1, routed)           0.072     4.576    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.526     7.060    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     7.060    
                         clock uncertainty           -0.225     6.836    
    SLICE_X71Y261        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.861    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.165ns (19.815%)  route 0.668ns (80.185%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.754ns = ( 7.087 - 3.333 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      1.654ns (routing 0.834ns, distribution 0.820ns)
  Clock Net Delay (Destination): 2.553ns (routing 1.285ns, distribution 1.268ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.811    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.839 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.654     3.493    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.572 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.096     3.668    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.093     3.811    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.847 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.479     4.326    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[0]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.553     7.087    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     7.087    
                         clock uncertainty           -0.225     6.862    
    SLICE_X70Y261        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060     6.802    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          6.802    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  2.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.076ns (18.115%)  route 0.344ns (81.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.865ns, distribution 0.900ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.244     2.659    design_1_i/ila_0/inst/ila_core_inst/TRIGGER_I[0]
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.765     1.876    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X70Y261        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     1.876    
                         clock uncertainty            0.225     2.101    
    SLICE_X70Y261        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.017     2.118    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.111ns (21.956%)  route 0.395ns (78.044%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.123ns
  Clock Net Delay (Source):      0.917ns (routing 0.458ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.865ns, distribution 0.875ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.917     2.239    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y285        FDRE                                         r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y285        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.278 r  design_1_i/AD7960_0/inst/serial_read_done_s_reg/Q
                         net (fo=1, routed)           0.051     2.329    design_1_i/AD7960_0/inst/serial_read_done_s_reg_n_0
    SLICE_X68Y283        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.351 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1/O
                         net (fo=1, routed)           0.049     2.400    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_1_n_0
    SLICE_X68Y280        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.415 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0/O
                         net (fo=5, routed)           0.269     2.684    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/TRIGGER_I[0]
    SLICE_X71Y261        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.719 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M_i_1/O
                         net (fo=1, routed)           0.026     2.745    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.740     1.851    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X71Y261        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.851    
                         clock uncertainty            0.225     2.076    
    SLICE_X71Y261        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.122    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.623    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  adc_dco_clk

Setup :           24  Failing Endpoints,  Worst Slack       -0.434ns,  Total Violation       -2.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[14]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        1.014ns  (logic 0.411ns (40.520%)  route 0.603ns (59.480%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 3314.355 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.253  3314.321    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y267        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.410 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2_replica/O
                         net (fo=1, routed)           0.158  3314.568    design_1_i/AD7960_0/inst/buffer_reset_s_repN
    SLICE_X68Y267        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670  3314.355    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y267        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[14]/C
                         clock pessimism              0.000  3314.355    
                         clock uncertainty           -0.155  3314.200    
    SLICE_X68Y267        FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066  3314.135    design_1_i/AD7960_0/inst/serial_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                       3314.134    
                         arrival time                       -3314.568    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[6]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        1.037ns  (logic 0.411ns (39.632%)  route 0.626ns (60.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 3314.634 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.342  3314.591    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y277        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.949  3314.634    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[6]/C
                         clock pessimism              0.000  3314.634    
                         clock uncertainty           -0.155  3314.479    
    SLICE_X67Y277        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066  3314.413    design_1_i/AD7960_0/inst/serial_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                       3314.413    
                         arrival time                       -3314.591    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[11]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        1.024ns  (logic 0.411ns (40.135%)  route 0.613ns (59.865%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 3314.630 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.329  3314.578    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y277        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.945  3314.630    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y277        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[11]/C
                         clock pessimism              0.000  3314.630    
                         clock uncertainty           -0.155  3314.475    
    SLICE_X68Y277        FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066  3314.409    design_1_i/AD7960_0/inst/serial_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                       3314.409    
                         arrival time                       -3314.578    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[10]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        0.987ns  (logic 0.411ns (41.628%)  route 0.576ns (58.372%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 3314.625 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.292  3314.542    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y278        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.940  3314.625    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[10]/C
                         clock pessimism              0.000  3314.625    
                         clock uncertainty           -0.155  3314.470    
    SLICE_X68Y278        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066  3314.405    design_1_i/AD7960_0/inst/serial_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                       3314.405    
                         arrival time                       -3314.541    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[4]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        0.987ns  (logic 0.411ns (41.628%)  route 0.576ns (58.372%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 3314.625 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.292  3314.542    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y278        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.940  3314.625    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[4]/C
                         clock pessimism              0.000  3314.625    
                         clock uncertainty           -0.155  3314.470    
    SLICE_X68Y278        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066  3314.405    design_1_i/AD7960_0/inst/serial_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                       3314.405    
                         arrival time                       -3314.541    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[5]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        0.987ns  (logic 0.411ns (41.628%)  route 0.576ns (58.372%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 3314.625 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.292  3314.542    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y278        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.940  3314.625    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[5]/C
                         clock pessimism              0.000  3314.625    
                         clock uncertainty           -0.155  3314.470    
    SLICE_X68Y278        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066  3314.405    design_1_i/AD7960_0/inst/serial_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                       3314.405    
                         arrival time                       -3314.541    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[8]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        0.987ns  (logic 0.411ns (41.628%)  route 0.576ns (58.372%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 3314.625 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.292  3314.542    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y278        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.940  3314.625    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y278        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[8]/C
                         clock pessimism              0.000  3314.625    
                         clock uncertainty           -0.155  3314.470    
    SLICE_X68Y278        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.066  3314.405    design_1_i/AD7960_0/inst/serial_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                       3314.405    
                         arrival time                       -3314.541    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[9]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        0.985ns  (logic 0.411ns (41.706%)  route 0.574ns (58.294%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 3314.626 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.290  3314.540    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X66Y281        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.941  3314.626    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X66Y281        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[9]/C
                         clock pessimism              0.000  3314.626    
                         clock uncertainty           -0.155  3314.471    
    SLICE_X66Y281        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066  3314.406    design_1_i/AD7960_0/inst/serial_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                       3314.405    
                         arrival time                       -3314.540    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[3]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        0.963ns  (logic 0.411ns (42.695%)  route 0.552ns (57.305%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 3314.641 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.267  3314.517    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y282        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.956  3314.641    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[3]/C
                         clock pessimism              0.000  3314.641    
                         clock uncertainty           -0.155  3314.486    
    SLICE_X67Y282        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066  3314.420    design_1_i/AD7960_0/inst/serial_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                       3314.420    
                         arrival time                       -3314.517    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[13]/PRE
                            (recovery check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.002ns  (adc_dco_clk rise@3313.002ns - clk_out1_design_1_clk_wiz_0_0 rise@3310.000ns)
  Data Path Delay:        0.944ns  (logic 0.411ns (43.555%)  route 0.533ns (56.445%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 3314.626 - 3313.002 ) 
    Source Clock Delay      (SCD):    3.554ns = ( 3313.554 - 3310.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                   3310.000  3310.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000  3310.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687  3311.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127  3311.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245  3311.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  3311.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721  3313.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  3313.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090  3313.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096  3313.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102  3313.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148  3314.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092  3314.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089  3314.250 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.248  3314.498    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y279        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                   3313.002  3313.002 r  
    E15                                               0.000  3313.002 r  adc_dco_p (IN)
                         net (fo=0)                   0.079  3313.081    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.565  3313.646 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  3313.686    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  3313.686 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.941  3314.626    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y279        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[13]/C
                         clock pessimism              0.000  3314.626    
                         clock uncertainty           -0.155  3314.471    
    SLICE_X68Y279        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066  3314.406    design_1_i/AD7960_0/inst/serial_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                       3314.405    
                         arrival time                       -3314.498    
  -------------------------------------------------------------------
                         slack                                 -0.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/PRE
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.060ns (24.106%)  route 0.189ns (75.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.079     2.511    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y283        FDPE                                         f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty            0.155     1.421    
    SLICE_X68Y283        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     1.401    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/CLR
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.060ns (24.106%)  route 0.189ns (75.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.079     2.511    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y283        FDCE                                         f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty            0.155     1.421    
    SLICE_X68Y283        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.401    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/CLR
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.060ns (24.106%)  route 0.189ns (75.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.079     2.511    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y283        FDCE                                         f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty            0.155     1.421    
    SLICE_X68Y283        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.401    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/PRE
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.060ns (24.106%)  route 0.189ns (75.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.079     2.511    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y283        FDPE                                         f  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty            0.155     1.421    
    SLICE_X68Y283        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.401    design_1_i/AD7960_0/inst/sclk_echo_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[2]/PRE
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.060ns (24.106%)  route 0.189ns (75.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.079     2.511    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y283        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.670     1.266    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y283        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[2]/C
                         clock pessimism              0.000     1.266    
                         clock uncertainty            0.155     1.421    
    SLICE_X68Y283        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.401    design_1_i/AD7960_0/inst/serial_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[12]/PRE
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.060ns (21.986%)  route 0.213ns (78.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.103     2.535    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y284        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.671     1.267    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[12]/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.155     1.422    
    SLICE_X68Y284        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                     -0.020     1.402    design_1_i/AD7960_0/inst/serial_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[16]/PRE
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.060ns (21.986%)  route 0.213ns (78.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.103     2.535    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y284        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.671     1.267    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[16]/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.155     1.422    
    SLICE_X68Y284        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.020     1.402    design_1_i/AD7960_0/inst/serial_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[17]/PRE
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.060ns (21.986%)  route 0.213ns (78.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.103     2.535    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y284        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.671     1.267    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[17]/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.155     1.422    
    SLICE_X68Y284        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.402    design_1_i/AD7960_0/inst/serial_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[7]/PRE
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.060ns (21.986%)  route 0.213ns (78.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.103     2.535    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X68Y284        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.671     1.267    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X68Y284        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[7]/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.155     1.422    
    SLICE_X68Y284        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     1.402    design_1_i/AD7960_0/inst/serial_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/serial_buffer_reg[3]/PRE
                            (removal check against rising-edge clock adc_dco_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_dco_clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.060ns (20.985%)  route 0.226ns (79.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.116     2.548    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y282        FDPE                                         f  design_1_i/AD7960_0/inst/serial_buffer_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_dco_clk rise edge)
                                                      0.000     0.000 r  
    E15                                               0.000     0.000 r  adc_dco_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.446     0.546 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.596    design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/OUT
    E15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.596 r  design_1_i/AD7960_0/inst/Serial_Clock_In_IBUFDS/IBUFCTRL_INST/O
                         net (fo=24, routed)          0.682     1.278    design_1_i/AD7960_0/inst/sclk_s
    SLICE_X67Y282        FDPE                                         r  design_1_i/AD7960_0/inst/serial_buffer_reg[3]/C
                         clock pessimism              0.000     1.278    
                         clock uncertainty            0.155     1.433    
    SLICE_X67Y282        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.413    design_1_i/AD7960_0/inst/serial_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  1.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.070%)  route 0.592ns (71.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 7.055 - 3.333 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.820ns (routing 1.417ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.520ns (routing 1.285ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.820     3.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X82Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y231        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.430 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.150     3.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X82Y231        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.442     4.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X81Y234        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.520     7.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.413     6.642    
                         clock uncertainty           -0.059     6.583    
    SLICE_X81Y234        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     6.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.517    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.140%)  route 0.700ns (89.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 7.045 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.285ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.700     4.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.510     7.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.464     6.581    
                         clock uncertainty           -0.059     6.521    
    SLICE_X76Y230        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.140%)  route 0.700ns (89.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 7.045 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.285ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.700     4.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.510     7.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.464     6.581    
                         clock uncertainty           -0.059     6.521    
    SLICE_X76Y230        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.140%)  route 0.700ns (89.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 7.045 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.285ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.700     4.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.510     7.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.464     6.581    
                         clock uncertainty           -0.059     6.521    
    SLICE_X76Y230        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.140%)  route 0.700ns (89.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 7.045 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.285ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.700     4.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.510     7.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.464     6.581    
                         clock uncertainty           -0.059     6.521    
    SLICE_X77Y230        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.140%)  route 0.700ns (89.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 7.045 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.285ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.700     4.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.510     7.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.464     6.581    
                         clock uncertainty           -0.059     6.521    
    SLICE_X77Y230        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.140%)  route 0.700ns (89.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 7.045 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.285ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.700     4.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X77Y230        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.510     7.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y230        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.464     6.581    
                         clock uncertainty           -0.059     6.521    
    SLICE_X77Y230        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066     6.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.079ns (10.153%)  route 0.699ns (89.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 7.047 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.285ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.699     4.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X76Y230        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.512     7.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y230        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.464     6.583    
                         clock uncertainty           -0.059     6.523    
    SLICE_X76Y230        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     6.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.457    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.079ns (10.266%)  route 0.690ns (89.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 7.042 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.285ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.690     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X78Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.508     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X78Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.464     6.578    
                         clock uncertainty           -0.059     6.519    
    SLICE_X78Y231        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.453    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_1_0 rise@3.333ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.079ns (10.266%)  route 0.690ns (89.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 7.042 - 3.333 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.285ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.690     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X78Y231        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      3.333     3.333 r  
    F23                  IBUFCTRL                     0.000     3.333 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.666    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.296 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.510    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.534 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.508     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X78Y231        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.464     6.578    
                         clock uncertainty           -0.059     6.519    
    SLICE_X78Y231        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.453    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.047%)  route 0.069ns (63.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.537ns (routing 0.771ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.865ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.537     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y232        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.069     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X76Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.732     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X76Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.299     2.142    
    SLICE_X76Y232        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Net Delay (Source):      1.537ns (routing 0.771ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.865ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.537     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y231        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.103     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X83Y231        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.723     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y231        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.337     2.171    
    SLICE_X83Y231        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.760%)  route 0.067ns (63.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.540ns (routing 0.771ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.865ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.540     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X77Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y232        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.067     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X77Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.728     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X77Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.299     2.138    
    SLICE_X77Y232        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.538ns (routing 0.771ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.865ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.538     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y234        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.082     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.731     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.299     2.141    
    SLICE_X81Y234        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.538ns (routing 0.771ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.865ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.538     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y234        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.082     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.731     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.299     2.141    
    SLICE_X81Y234        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.538ns (routing 0.771ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.865ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.538     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y234        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.082     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.731     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.299     2.141    
    SLICE_X81Y234        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.538ns (routing 0.771ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.865ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.538     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y234        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.082     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.731     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.299     2.141    
    SLICE_X81Y234        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.538ns (routing 0.771ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.865ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.538     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y234        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.082     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y234        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.731     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.299     2.141    
    SLICE_X81Y234        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.538ns (routing 0.771ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.865ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.538     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y234        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.082     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.731     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.299     2.141    
    SLICE_X81Y234        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      1.538ns (routing 0.771ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.865ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.538     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y234        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.164 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.082     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X81Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.731     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.299     2.141    
    SLICE_X81Y234        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.411ns (29.842%)  route 0.966ns (70.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721     3.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090     3.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102     3.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092     4.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.249 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.682     4.931    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDCE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.351    design_1_i/AD7960_0/inst/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.411ns (29.842%)  route 0.966ns (70.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721     3.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090     3.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102     3.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092     4.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.249 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.682     4.931    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDPE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     6.351    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.411ns (29.842%)  route 0.966ns (70.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721     3.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090     3.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102     3.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092     4.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.249 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.682     4.931    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDCE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.351    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.411ns (29.842%)  route 0.966ns (70.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721     3.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090     3.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102     3.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092     4.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.249 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.682     4.931    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDCE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.351    design_1_i/AD7960_0/inst/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.411ns (29.842%)  route 0.966ns (70.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 7.188 - 3.333 ) 
    Source Clock Delay      (SCD):    3.554ns
    Clock Pessimism Removal (CPR):    -0.583ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.721ns (routing 0.850ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.757ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.721     3.554    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y286        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y286        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.632 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]/Q
                         net (fo=2, routed)           0.090     3.722    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[9]
    SLICE_X68Y286        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.818 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6/O
                         net (fo=2, routed)           0.102     3.920    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_6_n_0
    SLICE_X68Y285        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.068 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_replica/O
                         net (fo=2, routed)           0.092     4.160    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0_repN
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.249 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.682     4.931    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDPE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.513     4.846    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.696    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.720 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.468     7.188    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
                         clock pessimism             -0.583     6.605    
                         clock uncertainty           -0.188     6.417    
    SLICE_X67Y283        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     6.351    design_1_i/AD7960_0/inst/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.060ns (11.884%)  route 0.445ns (88.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.335     2.767    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDCE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[0]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.556    design_1_i/AD7960_0/inst/sclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.060ns (11.884%)  route 0.445ns (88.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.335     2.767    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDPE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[1]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     2.556    design_1_i/AD7960_0/inst/sclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.060ns (11.884%)  route 0.445ns (88.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.335     2.767    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDCE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[2]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.556    design_1_i/AD7960_0/inst/sclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.060ns (11.884%)  route 0.445ns (88.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.335     2.767    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDCE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDCE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[3]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.556    design_1_i/AD7960_0/inst/sclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.060ns (11.884%)  route 0.445ns (88.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.466ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.512ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.944     2.263    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y288        FDSE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y288        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.301 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]/Q
                         net (fo=8, routed)           0.110     2.411    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[0]
    SLICE_X68Y283        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     2.433 f  design_1_i/AD7960_0/inst/serial_buffer[17]_i_2/O
                         net (fo=28, routed)          0.335     2.767    design_1_i/AD7960_0/inst/buffer_reset_s
    SLICE_X67Y283        FDPE                                         f  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.036     1.036    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.741 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.911    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.930 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=10, routed)          1.043     1.973    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X67Y283        FDPE                                         r  design_1_i/AD7960_0/inst/sclk_cnt_reg[4]/C
                         clock pessimism              0.415     2.388    
                         clock uncertainty            0.188     2.576    
    SLICE_X67Y283        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     2.556    design_1_i/AD7960_0/inst/sclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.203ns (19.808%)  route 0.822ns (80.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.503ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.604     2.960    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X51Y131        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.531    11.699    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y131        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.206    11.906    
                         clock uncertainty           -0.130    11.776    
    SLICE_X51Y131        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066    11.710    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.203ns (19.808%)  route 0.822ns (80.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.503ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.604     2.960    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X51Y131        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.531    11.699    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y131        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.206    11.906    
                         clock uncertainty           -0.130    11.776    
    SLICE_X51Y131        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.710    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.203ns (19.808%)  route 0.822ns (80.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.503ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.604     2.960    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X51Y131        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.531    11.699    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y131        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.206    11.906    
                         clock uncertainty           -0.130    11.776    
    SLICE_X51Y131        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.710    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.203ns (19.827%)  route 0.821ns (80.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.503ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.603     2.959    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X51Y131        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.533    11.701    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X51Y131        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.206    11.908    
                         clock uncertainty           -0.130    11.778    
    SLICE_X51Y131        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.066    11.712    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.203ns (19.827%)  route 0.821ns (80.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.503ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.603     2.959    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X51Y131        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.533    11.701    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X51Y131        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.206    11.908    
                         clock uncertainty           -0.130    11.778    
    SLICE_X51Y131        FDPE (Recov_GFF2_SLICEL_C_PRE)
                                                     -0.066    11.712    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.203ns (19.827%)  route 0.821ns (80.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.503ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.603     2.959    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X51Y131        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.533    11.701    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y131        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.206    11.908    
                         clock uncertainty           -0.130    11.778    
    SLICE_X51Y131        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.712    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.959    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.203ns (20.718%)  route 0.777ns (79.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.503ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.559     2.915    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X51Y132        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.531    11.699    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y132        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.206    11.906    
                         clock uncertainty           -0.130    11.776    
    SLICE_X51Y132        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.710    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.203ns (20.718%)  route 0.777ns (79.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.503ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.559     2.915    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X51Y132        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.531    11.699    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y132        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.206    11.906    
                         clock uncertainty           -0.130    11.776    
    SLICE_X51Y132        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.710    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.203ns (20.739%)  route 0.776ns (79.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.503ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.558     2.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X51Y132        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.533    11.701    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y132        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.206    11.908    
                         clock uncertainty           -0.130    11.778    
    SLICE_X51Y132        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.712    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.203ns (20.739%)  route 0.776ns (79.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.727ns (routing 0.559ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.503ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.727     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.014 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.356 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.558     2.914    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X51Y132        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.533    11.701    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y132        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.206    11.908    
                         clock uncertainty           -0.130    11.778    
    SLICE_X51Y132        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.712    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  8.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.073ns (36.520%)  route 0.127ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.348ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.288    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y136        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.079     1.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y136        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.142     1.110    
    SLICE_X51Y136        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.090    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.073ns (36.520%)  route 0.127ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.348ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.288    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y136        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.079     1.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y136        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.142     1.110    
    SLICE_X51Y136        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.090    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.073ns (36.520%)  route 0.127ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.348ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.288    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y136        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.079     1.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y136        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.142     1.110    
    SLICE_X51Y136        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.090    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.073ns (36.520%)  route 0.127ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.348ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.288    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y136        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.079     1.251    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y136        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.142     1.110    
    SLICE_X51Y136        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.090    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.073ns (36.520%)  route 0.127ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.348ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.288    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y136        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.075     1.247    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y136        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.142     1.106    
    SLICE_X51Y136        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.086    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.073ns (36.520%)  route 0.127ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.348ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.288    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y136        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.075     1.247    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y136        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.142     1.106    
    SLICE_X51Y136        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.086    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.073ns (36.520%)  route 0.127ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.348ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.288    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y136        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.075     1.247    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y136        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.142     1.106    
    SLICE_X51Y136        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.086    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.073ns (36.520%)  route 0.127ns (63.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.348ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.097     1.288    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y136        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.075     1.247    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y136        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.142     1.106    
    SLICE_X51Y136        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.086    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.176%)  route 0.135ns (64.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.348ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.296    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y133        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.080     1.252    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y133        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.142     1.111    
    SLICE_X51Y133        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.091    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.073ns (35.176%)  route 0.135ns (64.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.950ns (routing 0.307ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.348ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.950     1.089    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X50Y135        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.192 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.296    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y133        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.080     1.252    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y133        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.142     1.111    
    SLICE_X51Y133        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.091    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.298ns (17.554%)  route 1.400ns (82.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.036     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X82Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X82Y228        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                 48.033    

Slack (MET) :             48.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.298ns (17.554%)  route 1.400ns (82.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.036     9.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X82Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X82Y228        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                 48.033    

Slack (MET) :             48.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.298ns (17.967%)  route 1.361ns (82.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X81Y226        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 48.072    

Slack (MET) :             48.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.298ns (17.967%)  route 1.361ns (82.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X81Y226        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 48.072    

Slack (MET) :             48.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.298ns (17.967%)  route 1.361ns (82.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X81Y226        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 48.072    

Slack (MET) :             48.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.298ns (17.967%)  route 1.361ns (82.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X81Y226        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 48.072    

Slack (MET) :             48.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.298ns (17.967%)  route 1.361ns (82.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X81Y226        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 48.072    

Slack (MET) :             48.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.298ns (17.967%)  route 1.361ns (82.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X81Y226        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 48.072    

Slack (MET) :             48.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.298ns (17.967%)  route 1.361ns (82.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X81Y226        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 48.072    

Slack (MET) :             48.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.298ns (17.967%)  route 1.361ns (82.033%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 52.835 - 50.000 ) 
    Source Clock Delay      (SCD):    7.367ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.625ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.527     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     7.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.168     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X95Y160        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.196     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X94Y161        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     8.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.997     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302    52.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X81Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.364    57.199    
                         clock uncertainty           -0.035    57.163    
    SLICE_X81Y226        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    57.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.097    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 48.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.939%)  route 0.103ns (73.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.308ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.383ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.103     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y233        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.933     6.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -4.159     2.149    
    SLICE_X82Y233        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.313ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.188ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.383ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y229        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y229        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.096     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X71Y230        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.938     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y230        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.188     2.125    
    SLICE_X71Y230        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.551%)  route 0.131ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.312ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.383ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.131     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X82Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.937     6.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X82Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.159     2.153    
    SLICE_X82Y235        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.551%)  route 0.131ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.312ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.383ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.131     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X82Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.937     6.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X82Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.159     2.153    
    SLICE_X82Y235        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.551%)  route 0.131ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.312ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.383ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.131     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.937     6.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -4.159     2.153    
    SLICE_X82Y235        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.551%)  route 0.131ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.312ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.383ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.131     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.937     6.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -4.159     2.153    
    SLICE_X82Y235        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.551%)  route 0.131ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.312ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.383ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.139 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.131     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y235        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.937     6.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y235        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -4.159     2.153    
    SLICE_X82Y235        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.649%)  route 0.133ns (77.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.310ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.383ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.935     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.159     2.151    
    SLICE_X84Y234        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.649%)  route 0.133ns (77.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.310ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.383ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y234        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.935     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y234        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.159     2.151    
    SLICE_X84Y234        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.649%)  route 0.133ns (77.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.310ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.383ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y233        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y233        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.140 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.133     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y234        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.935     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y234        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -4.159     2.151    
    SLICE_X84Y234        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.142    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.490ns  (logic 0.076ns (5.099%)  route 1.414ns (94.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.836ns (routing 1.417ns, distribution 1.419ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.285ns, distribution 1.255ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.836     3.365    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X73Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y254        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.441 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           1.414     4.856    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X80Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.540     3.741    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X80Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.440ns  (logic 0.718ns (49.861%)  route 0.722ns (50.139%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.837ns (routing 1.417ns, distribution 1.420ns)
  Clock Net Delay (Destination): 2.552ns (routing 1.285ns, distribution 1.267ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.837     3.366    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X73Y272        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y272        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.758 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.308     4.066    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X74Y272        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.222 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.248    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X74Y273        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.308 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.358     4.666    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X74Y253        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     4.776 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.030     4.806    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X74Y253        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.552     3.753    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X74Y253        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.385ns  (logic 0.766ns (55.307%)  route 0.619ns (44.693%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.885ns (routing 1.417ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.285ns, distribution 1.262ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.885     3.414    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X74Y250        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y250        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.806 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.325     4.131    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X73Y250        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.287 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.313    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X73Y251        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.373 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.253     4.626    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X75Y253        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     4.784 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.015     4.799    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X75Y253        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.547     3.748    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X75Y253        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.310ns  (logic 0.698ns (53.282%)  route 0.612ns (46.718%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.869ns (routing 1.417ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.285ns, distribution 1.262ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.869     3.398    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X73Y252        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y252        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.790 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.269     4.059    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X71Y252        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.215 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.241    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X71Y253        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.301 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.266     4.567    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X75Y253        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.657 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.051     4.708    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X75Y253        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.547     3.748    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X75Y253        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.301ns  (logic 0.570ns (43.812%)  route 0.731ns (56.188%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.857ns (routing 1.417ns, distribution 1.440ns)
  Clock Net Delay (Destination): 2.536ns (routing 1.285ns, distribution 1.251ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.857     3.386    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X71Y263        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.778 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.325     4.103    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X70Y263        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.259 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.285    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X70Y264        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.307 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.380     4.687    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X71Y256        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.536     3.737    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/CLK_I
    SLICE_X71Y256        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.226ns  (logic 0.555ns (45.269%)  route 0.671ns (54.731%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.882ns (routing 1.417ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.534ns (routing 1.285ns, distribution 1.249ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.882     3.411    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X71Y247        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y247        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.803 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.300     4.103    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X73Y247        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     4.266 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.371     4.637    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X72Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.534     3.735    design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X72Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.628ns (50.645%)  route 0.612ns (49.355%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.865ns (routing 1.417ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.539ns (routing 1.285ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.865     3.394    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X70Y248        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y248        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     3.788 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.285     4.073    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X70Y249        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.232 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.258    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X70Y250        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.273 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.299    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X70Y251        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.359 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.275     4.634    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X71Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.539     3.740    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X71Y251        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.175ns  (logic 0.555ns (47.234%)  route 0.620ns (52.766%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.867ns (routing 1.417ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.535ns (routing 1.285ns, distribution 1.250ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.867     3.396    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X70Y244        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y244        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.788 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.304     4.092    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X71Y244        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     4.255 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.316     4.571    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X71Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.535     3.736    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X71Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.139ns  (logic 0.511ns (44.864%)  route 0.628ns (55.136%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.866ns (routing 1.417ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.535ns (routing 1.285ns, distribution 1.250ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.866     3.395    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X70Y246        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y246        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     3.782 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.388     4.170    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X71Y246        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     4.294 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.240     4.534    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X71Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.535     3.736    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X71Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.113ns  (logic 0.555ns (49.865%)  route 0.558ns (50.135%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.869ns (routing 1.417ns, distribution 1.452ns)
  Clock Net Delay (Destination): 2.528ns (routing 1.285ns, distribution 1.243ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.869     3.398    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X71Y249        SRLC32E                                      r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y249        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.790 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.300     4.090    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X73Y249        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     4.253 r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.258     4.511    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X72Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.528     3.729    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X72Y248        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.309%)  route 0.040ns (50.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.771ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.865ns, distribution 0.861ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.536     2.124    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X83Y234        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y234        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.163 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.040     2.203    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X83Y234        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.726     1.837    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X83Y234        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.811%)  route 0.035ns (47.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.771ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.865ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.551     2.139    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y254        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.178 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.035     2.212    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.744     1.855    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X77Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.357%)  route 0.040ns (50.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.771ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.865ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.551     2.139    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X78Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.178 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.040     2.218    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X78Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.744     1.855    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X78Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.551ns (routing 0.771ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.865ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.551     2.139    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X74Y256        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y256        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.178 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.042     2.219    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X74Y256        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.745     1.856    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X74Y256        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.771ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.865ns, distribution 0.887ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.555     2.143    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X71Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.182 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.042     2.223    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X71Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.752     1.863    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X71Y255        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.926%)  route 0.059ns (60.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.556ns (routing 0.771ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.865ns, distribution 0.885ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.556     2.144    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X76Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y250        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.183 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.059     2.241    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X76Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.750     1.861    design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X76Y250        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.645%)  route 0.072ns (65.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.553ns (routing 0.771ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.865ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.553     2.141    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X71Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y254        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.179 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.072     2.251    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X73Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.745     1.856    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X73Y254        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.041ns (32.440%)  route 0.085ns (67.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.537ns (routing 0.771ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.865ns, distribution 0.861ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.537     2.125    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X83Y235        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.166 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/Q
                         net (fo=2, routed)           0.085     2.251    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag
    SLICE_X83Y234        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.726     1.837    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X83Y234        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.861%)  route 0.080ns (67.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.546ns (routing 0.771ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.865ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.546     2.134    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X72Y256        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y256        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.173 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.080     2.253    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X72Y256        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.739     1.850    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X72Y256        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.182%)  route 0.082ns (67.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.771ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.865ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.545     2.133    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X72Y257        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y257        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.172 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.082     2.254    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[3]
    SLICE_X72Y257        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.739     1.850    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X72Y257        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.281ns (42.576%)  route 0.379ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.525ns (routing 1.285ns, distribution 1.240ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X81Y236        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y236        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     7.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.379     8.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X79Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.525     3.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.287ns (43.817%)  route 0.368ns (56.183%))
  Logic Levels:           0  
  Clock Path Skew:        -3.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.285ns, distribution 1.238ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     7.638 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.368     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.523     3.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.305ns (47.881%)  route 0.332ns (52.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.285ns, distribution 1.238ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     7.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.332     7.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.523     3.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.292ns (48.264%)  route 0.313ns (51.736%))
  Logic Levels:           0  
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.285ns, distribution 1.229ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292     7.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.313     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X80Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.514     3.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X80Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.288ns (47.840%)  route 0.314ns (52.159%))
  Logic Levels:           0  
  Clock Path Skew:        -3.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.285ns, distribution 1.236ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     7.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.314     7.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.521     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.295ns (49.249%)  route 0.304ns (50.751%))
  Logic Levels:           0  
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.525ns (routing 1.285ns, distribution 1.240ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X81Y236        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y236        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     7.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.304     7.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X79Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.525     3.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.288ns (48.485%)  route 0.306ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        -3.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.285ns, distribution 1.238ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     7.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.306     7.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.523     3.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.575ns  (logic 0.302ns (52.522%)  route 0.273ns (47.478%))
  Logic Levels:           0  
  Clock Path Skew:        -3.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.285ns, distribution 1.238ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     7.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.273     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.523     3.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X80Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.568ns  (logic 0.307ns (54.049%)  route 0.261ns (45.951%))
  Logic Levels:           0  
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.525ns (routing 1.285ns, distribution 1.240ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     7.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.261     7.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X79Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.525     3.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y238        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.566ns  (logic 0.295ns (52.120%)  route 0.271ns (47.880%))
  Logic Levels:           0  
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.715ns
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.511ns (routing 0.625ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.285ns, distribution 1.229ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.511     7.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y237        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y237        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     7.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.271     7.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X80Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     0.963 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.177    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.201 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.514     3.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X80Y237        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.617%)  route 0.059ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.865ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X75Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y229        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.059     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.728     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.521%)  route 0.060ns (60.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.865ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X75Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y229        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.060     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.728     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.534%)  route 0.059ns (59.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.865ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X75Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y229        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.059     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.728     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.865ns, distribution 0.860ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y233        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.063     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.725     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.037ns (36.241%)  route 0.065ns (63.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.865ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y235        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.065     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X78Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.723     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X78Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.823ns (routing 0.344ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.865ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.823     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y235        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.064     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X78Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.723     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X78Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.037ns (37.755%)  route 0.061ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.830ns (routing 0.344ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.865ns, distribution 0.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.830     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y232        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.061     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X69Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.711     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.417%)  route 0.068ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.822ns (routing 0.344ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.865ns, distribution 0.867ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.822     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X75Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y229        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.732     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X76Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.920%)  route 0.073ns (65.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.821ns (routing 0.344ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.865ns, distribution 0.861ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.821     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X75Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y228        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.073     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X77Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.726     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X77Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.041ns (37.380%)  route 0.069ns (62.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.823ns (routing 0.344ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.865ns, distribution 0.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.823     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.069     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X78Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295    -0.073 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.092    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.111 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.719     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X78Y236        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.620ns  (logic 0.124ns (4.733%)  route 2.496ns (95.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.615ns (routing 0.503ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X68Y274        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     1.846 r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.774     2.620    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y273        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.615     1.783    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y273        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.050ns (3.793%)  route 1.268ns (96.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.140ns (routing 0.348ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.896     0.896    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X68Y274        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     0.946 r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.372     1.318    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y273        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.140     1.312    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y273        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.096ns  (logic 0.077ns (3.673%)  route 2.019ns (96.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.559ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.503ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.826     2.034    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X54Y257        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y257        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.111 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=271, routed)         2.019     4.131    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X50Y113        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.535     1.703    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X50Y113        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 0.077ns (3.991%)  route 1.852ns (96.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.559ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.503ns, distribution 1.035ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.826     2.034    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X54Y257        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y257        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.111 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=271, routed)         1.852     3.963    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X53Y138        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.538     1.706    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X53Y138        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.661ns  (logic 0.078ns (4.696%)  route 1.583ns (95.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.559ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.503ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.777     1.985    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.063 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          1.583     3.646    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y99         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.554     1.722    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y99         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.661ns  (logic 0.078ns (4.696%)  route 1.583ns (95.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.559ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.503ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.777     1.985    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.063 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          1.583     3.646    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y99         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.554     1.722    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y99         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.661ns  (logic 0.078ns (4.696%)  route 1.583ns (95.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.559ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.503ns, distribution 1.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.777     1.985    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.063 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          1.583     3.646    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y99         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.554     1.722    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y99         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.603ns  (logic 0.077ns (4.803%)  route 1.526ns (95.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.559ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.503ns, distribution 1.024ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.826     2.034    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X54Y257        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y257        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.111 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=271, routed)         1.526     3.637    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X50Y135        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.527     1.695    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y135        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.603ns  (logic 0.077ns (4.803%)  route 1.526ns (95.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.559ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.503ns, distribution 1.024ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.826     2.034    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X54Y257        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y257        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.111 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=271, routed)         1.526     3.637    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X50Y135        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.527     1.695    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y135        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.482ns  (logic 0.077ns (5.197%)  route 1.405ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.559ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.503ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.826     2.034    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X54Y257        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y257        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.111 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=271, routed)         1.405     3.516    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y158        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.521     1.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y158        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.482ns  (logic 0.077ns (5.197%)  route 1.405ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.559ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.503ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.826     2.034    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X54Y257        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y257        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.111 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=271, routed)         1.405     3.516    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y158        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.521     1.689    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y158        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.077ns (5.204%)  route 1.403ns (94.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.559ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.503ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.826     2.034    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X54Y257        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y257        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.111 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=271, routed)         1.403     3.514    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X52Y146        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.519     1.687    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y146        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.039ns (19.290%)  route 0.163ns (80.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.348ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.163     1.321    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y73         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.113     1.285    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y73         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.039ns (19.290%)  route 0.163ns (80.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.348ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.163     1.321    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y73         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.113     1.285    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y73         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.039ns (19.290%)  route 0.163ns (80.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.348ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.163     1.321    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y73         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.113     1.285    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y73         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.039ns (13.775%)  route 0.244ns (86.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.348ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.244     1.402    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y75         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.113     1.285    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y75         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.039ns (13.775%)  route 0.244ns (86.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.348ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.244     1.402    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y75         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.113     1.285    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y75         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.039ns (13.775%)  route 0.244ns (86.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.348ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.244     1.402    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y75         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.113     1.285    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y75         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.039ns (10.070%)  route 0.348ns (89.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.348ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.348     1.506    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y76         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.123     1.295    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y76         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.039ns (10.070%)  route 0.348ns (89.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.348ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.348     1.506    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y76         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.123     1.295    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y76         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.039ns (10.070%)  route 0.348ns (89.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.348ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.348     1.506    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y76         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.123     1.295    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y76         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.039ns (7.379%)  route 0.490ns (92.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.307ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.348ns, distribution 0.764ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y65         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          0.490     1.648    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y90         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.112     1.284    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y90         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.947ns  (logic 0.079ns (8.339%)  route 0.868ns (91.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.868     4.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.947ns  (logic 0.079ns (8.339%)  route 0.868ns (91.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.868     4.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.947ns  (logic 0.079ns (8.339%)  route 0.868ns (91.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.568ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.868     4.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.302     2.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X79Y226        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.957ns  (logic 0.079ns (8.255%)  route 0.878ns (91.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.787ns (routing 1.417ns, distribution 1.370ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.568ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.787     3.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X76Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y227        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.878     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X74Y236        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X74Y236        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.079ns (9.466%)  route 0.756ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.568ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.756     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.079ns (9.466%)  route 0.756ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.568ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.756     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.079ns (9.466%)  route 0.756ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.568ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.756     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.079ns (9.466%)  route 0.756ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.568ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.756     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.079ns (9.466%)  route 0.756ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.568ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.756     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.079ns (9.466%)  route 0.756ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.801ns (routing 1.417ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.568ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.257 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.501    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.529 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        2.801     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X75Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y227        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.756     4.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.306     2.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y235        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.315ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.524ns (routing 0.771ns, distribution 0.753ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.383ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.524     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X70Y233        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y233        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.061     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X70Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.940     6.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.299ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.528ns (routing 0.771ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.383ns, distribution 0.541ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.528     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X82Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     2.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X82Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.924     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X82Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.302ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.528ns (routing 0.771ns, distribution 0.757ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.383ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.528     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X80Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y230        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     2.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X80Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.927     6.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X80Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.298ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.531ns (routing 0.771ns, distribution 0.760ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.383ns, distribution 0.540ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.531     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X80Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y228        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X80Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.923     6.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X80Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.300ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.532ns (routing 0.771ns, distribution 0.761ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.383ns, distribution 0.542ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.532     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X82Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y233        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X82Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.925     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X82Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.304ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.530ns (routing 0.771ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.383ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.530     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X81Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X81Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.929     6.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X81Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.299ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.535ns (routing 0.771ns, distribution 0.764ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.383ns, distribution 0.541ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.535     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X82Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y231        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     2.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X82Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.924     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X82Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.304ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.531ns (routing 0.771ns, distribution 0.760ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.383ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.531     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X81Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y230        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X81Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.929     6.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X81Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        4.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.306ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.530ns (routing 0.771ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.383ns, distribution 0.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.530     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X79Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y227        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X79Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.931     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X79Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.309ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.532ns (routing 0.771ns, distribution 0.761ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.383ns, distribution 0.551ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    F23                  IBUFCTRL                     0.000     0.000 r  design_1_i/clk125_buf_0/inst/IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    design_1_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.426 r  design_1_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.571    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.588 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1956, routed)        1.532     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X83Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y232        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.085     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X83Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.934     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X83Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cnv_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.183ns  (logic 1.099ns (34.540%)  route 2.084ns (65.460%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.470     4.655    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X67Y281        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.745 r  design_1_i/AD7960_0/inst/Cnv_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           1.228     5.973    design_1_i/AD7960_0/inst/cnv_s
    HPIOBDIFFOUTBUF_X1Y111
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_O)
                                                      0.748     6.721 r  design_1_i/AD7960_0/inst/Cnv_Out_OBUFDS/O
                         net (fo=0)                   0.000     6.721    adc_cnv_p
    H18                                                               r  adc_cnv_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cnv_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.182ns  (logic 1.099ns (34.526%)  route 2.084ns (65.474%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.705ns (routing 0.850ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.705     3.538    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y288        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.617 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]/Q
                         net (fo=2, routed)           0.061     3.678    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[26]
    SLICE_X68Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.824 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5/O
                         net (fo=2, routed)           0.324     4.148    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_5_n_0
    SLICE_X68Y285        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     4.184 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2/O
                         net (fo=6, routed)           0.470     4.655    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_2_n_0
    SLICE_X67Y281        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     4.745 f  design_1_i/AD7960_0/inst/Cnv_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           1.228     5.973    design_1_i/AD7960_0/inst/cnv_s
    HPIOBDIFFOUTBUF_X1Y111
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_OB)
                                                      0.748     6.720 r  design_1_i/AD7960_0/inst/Cnv_Out_OBUFDS/OB
                         net (fo=0)                   0.000     6.720    adc_cnv_n
    H17                                                               r  adc_cnv_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.075ns  (logic 1.029ns (33.468%)  route 2.046ns (66.532%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.051     4.484    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.535 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           1.331     5.866    design_1_i/AD7960_0/inst/I0
    HPIOBDIFFOUTBUF_X1Y108
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_O)
                                                      0.748     6.614 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS/O
                         net (fo=0)                   0.000     6.614    adc_clk_p
    F17                                                               r  adc_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.074ns  (logic 1.029ns (33.461%)  route 2.046ns (66.539%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.706ns (routing 0.850ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        1.687     1.687    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.560 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.805    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.833 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          1.706     3.539    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X68Y283        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.618 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]/Q
                         net (fo=4, routed)           0.425     4.043    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[18]
    SLICE_X67Y286        LUT4 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.102     4.145 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6/O
                         net (fo=1, routed)           0.239     4.384    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_6_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.433 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.051     4.484    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.535 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           1.331     5.866    design_1_i/AD7960_0/inst/I0
    HPIOBDIFFOUTBUF_X1Y108
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_OB)
                                                      0.748     6.613 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS/OB
                         net (fo=0)                   0.000     6.613    adc_clk_n
    F16                                                               r  adc_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cnv_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.459ns (39.183%)  route 0.713ns (60.817%))
  Logic Levels:           3  (LUT5=2 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.943ns (routing 0.466ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.943     2.262    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.300 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.056     2.356    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]
    SLICE_X67Y283        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     2.370 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_3/O
                         net (fo=4, routed)           0.088     2.458    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_3_n_0
    SLICE_X67Y281        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     2.473 f  design_1_i/AD7960_0/inst/Cnv_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           0.569     3.042    design_1_i/AD7960_0/inst/cnv_s
    HPIOBDIFFOUTBUF_X1Y111
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_OB)
                                                      0.392     3.434 r  design_1_i/AD7960_0/inst/Cnv_Out_OBUFDS/OB
                         net (fo=0)                   0.000     3.434    adc_cnv_n
    H17                                                               r  adc_cnv_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cnv_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.460ns (39.219%)  route 0.713ns (60.781%))
  Logic Levels:           3  (LUT5=2 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.943ns (routing 0.466ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.943     2.262    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.300 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]/Q
                         net (fo=3, routed)           0.056     2.356    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[10]
    SLICE_X67Y283        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     2.370 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_3/O
                         net (fo=4, routed)           0.088     2.458    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_3_n_0
    SLICE_X67Y281        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     2.473 r  design_1_i/AD7960_0/inst/Cnv_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           0.569     3.042    design_1_i/AD7960_0/inst/cnv_s
    HPIOBDIFFOUTBUF_X1Y111
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_O)
                                                      0.393     3.435 r  design_1_i/AD7960_0/inst/Cnv_Out_OBUFDS/O
                         net (fo=0)                   0.000     3.435    adc_cnv_p
    H18                                                               r  adc_cnv_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.350ns  (logic 0.527ns (39.086%)  route 0.822ns (60.914%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.942ns (routing 0.466ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.942     2.261    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.300 f  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[17]/Q
                         net (fo=2, routed)           0.053     2.352    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[17]
    SLICE_X67Y284        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     2.366 f  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_7/O
                         net (fo=2, routed)           0.096     2.462    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_7_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.521 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.027     2.549    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.572 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           0.646     3.218    design_1_i/AD7960_0/inst/I0
    HPIOBDIFFOUTBUF_X1Y108
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_OB)
                                                      0.392     3.610 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS/OB
                         net (fo=0)                   0.000     3.610    adc_clk_n
    F16                                                               r  adc_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.350ns  (logic 0.528ns (39.100%)  route 0.822ns (60.900%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUFDS=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.942ns (routing 0.466ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.302    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.319 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=33, routed)          0.942     2.261    design_1_i/AD7960_0/inst/m_clk_i
    SLICE_X67Y285        FDRE                                         r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.300 r  design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[17]/Q
                         net (fo=2, routed)           0.053     2.352    design_1_i/AD7960_0/inst/adc_tcyc_cnt_reg[17]
    SLICE_X67Y284        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     2.366 r  design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_7/O
                         net (fo=2, routed)           0.096     2.462    design_1_i/AD7960_0/inst/data_rd_rdy_o_INST_0_i_7_n_0
    SLICE_X66Y284        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     2.521 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2/O
                         net (fo=4, routed)           0.027     2.549    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_2_n_0
    SLICE_X66Y284        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.572 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           0.646     3.218    design_1_i/AD7960_0/inst/I0
    HPIOBDIFFOUTBUF_X1Y108
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_O)
                                                      0.393     3.610 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS/O
                         net (fo=0)                   0.000     3.610    adc_clk_p
    F17                                                               r  adc_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            adc_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.467ns  (logic 1.059ns (23.709%)  route 3.408ns (76.291%))
  Logic Levels:           4  (BUFGCE=1 LUT5=1 LUT6=1 OBUFDS=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.687ns (routing 0.559ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      1.667     1.667 f  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.667 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.687     3.354    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     3.227 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.506 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.688     5.193    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     5.326 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_4/O
                         net (fo=1, routed)           0.138     5.464    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_4_n_0
    SLICE_X66Y284        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.614 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           1.331     6.945    design_1_i/AD7960_0/inst/I0
    HPIOBDIFFOUTBUF_X1Y108
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_O)
                                                      0.748     7.693 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS/O
                         net (fo=0)                   0.000     7.693    adc_clk_p
    F17                                                               f  adc_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            adc_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.466ns  (logic 1.059ns (23.704%)  route 3.408ns (76.296%))
  Logic Levels:           4  (BUFGCE=1 LUT5=1 LUT6=1 OBUFDS=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.687ns (routing 0.559ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      1.667     1.667 f  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.667 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.687     3.354    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     3.227 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.478    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.506 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.688     5.193    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     5.326 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_4/O
                         net (fo=1, routed)           0.138     5.464    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_4_n_0
    SLICE_X66Y284        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.614 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           1.331     6.945    design_1_i/AD7960_0/inst/I0
    HPIOBDIFFOUTBUF_X1Y108
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_OB)
                                                      0.748     7.693 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS/OB
                         net (fo=0)                   0.000     7.693    adc_clk_n
    F16                                                               r  adc_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            adc_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 0.517ns (22.371%)  route 1.796ns (77.629%))
  Logic Levels:           4  (BUFGCE=1 LUT5=1 LUT6=1 OBUFDS=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.926ns (routing 0.307ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.928     2.250    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.048     2.298 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_4/O
                         net (fo=1, routed)           0.073     2.371    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_4_n_0
    SLICE_X66Y284        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     2.431 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           0.646     3.077    design_1_i/AD7960_0/inst/I0
    HPIOBDIFFOUTBUF_X1Y108
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_OB)
                                                      0.392     3.469 f  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS/OB
                         net (fo=0)                   0.000     3.469    adc_clk_n
    F16                                                               f  adc_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            adc_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 0.518ns (22.381%)  route 1.796ns (77.619%))
  Logic Levels:           4  (BUFGCE=1 LUT5=1 LUT6=1 OBUFDS=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.926ns (routing 0.307ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        0.926     0.926    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.156 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.305    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X1Y63         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.928     2.250    design_1_i/AD7960_0/inst/fast_clk_i
    SLICE_X68Y284        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.048     2.298 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_4/O
                         net (fo=1, routed)           0.073     2.371    design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_4_n_0
    SLICE_X66Y284        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     2.431 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS_i_1/O
                         net (fo=1, routed)           0.646     3.077    design_1_i/AD7960_0/inst/I0
    HPIOBDIFFOUTBUF_X1Y108
                         OBUFDS (Prop_DIFFOUTBUF_HPIOBDIFFOUTBUF_I_O)
                                                      0.393     3.469 r  design_1_i/AD7960_0/inst/Clock_Out_OBUFDS/O
                         net (fo=0)                   0.000     3.469    adc_clk_p
    F17                                                               r  adc_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.157ns  (logic 0.148ns (6.861%)  route 2.009ns (93.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.716ns (routing 0.503ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.827     1.827    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.975 r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_i_1/O
                         net (fo=1, routed)           0.182     2.157    design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_i_1_n_0
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.716     1.884    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tvalid_reg/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.122ns  (logic 0.138ns (6.502%)  route 1.984ns (93.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.715ns (routing 0.503ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     1.860 r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1/O
                         net (fo=8, routed)           0.262     2.122    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.715     1.883    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.121ns  (logic 0.138ns (6.505%)  route 1.983ns (93.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.717ns (routing 0.503ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     1.860 r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     2.121    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.717     1.885    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.121ns  (logic 0.138ns (6.505%)  route 1.983ns (93.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.717ns (routing 0.503ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     1.860 r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     2.121    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.717     1.885    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.121ns  (logic 0.138ns (6.505%)  route 1.983ns (93.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.717ns (routing 0.503ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     1.860 r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     2.121    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.717     1.885    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.121ns  (logic 0.138ns (6.505%)  route 1.983ns (93.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.717ns (routing 0.503ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     1.860 r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     2.121    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.717     1.885    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.121ns  (logic 0.138ns (6.505%)  route 1.983ns (93.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.717ns (routing 0.503ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     1.860 r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     2.121    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1_n_0
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.717     1.885    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y275        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.117ns  (logic 0.138ns (6.518%)  route 1.979ns (93.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.728ns (routing 0.503ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     1.860 r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1/O
                         net (fo=8, routed)           0.257     2.117    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1_n_0
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.728     1.896    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.117ns  (logic 0.138ns (6.518%)  route 1.979ns (93.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.728ns (routing 0.503ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.722     1.722    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     1.860 r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1/O
                         net (fo=8, routed)           0.257     2.117    design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt[7]_i_1_n_0
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.728     1.896    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X67Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/sample_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.915ns  (logic 0.099ns (5.169%)  route 1.816ns (94.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.714ns (routing 0.503ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          1.767     1.767    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y274        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     1.866 r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_i_1/O
                         net (fo=1, routed)           0.049     1.915    design_1_i/ad7960_axis_wrapper_0/inst/frame_active_i_1_n_0
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.714     1.882    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y274        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/frame_active_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.000ns (0.000%)  route 0.601ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.238ns (routing 0.348ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.601     0.601    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.238     1.410    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y263        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.000ns (0.000%)  route 0.788ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.206ns (routing 0.348ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.788     0.788    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.206     1.378    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X66Y282        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.000ns (0.000%)  route 0.884ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.204ns (routing 0.348ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.884     0.884    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y277        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.204     1.376    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y277        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.000ns (0.000%)  route 0.885ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.208ns (routing 0.348ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.885     0.885    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[10]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.208     1.380    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.000ns (0.000%)  route 0.885ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.209ns (routing 0.348ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.885     0.885    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y279        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.209     1.381    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y279        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.000ns (0.000%)  route 0.885ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.208ns (routing 0.348ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.885     0.885    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.208     1.380    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y278        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.000ns (0.000%)  route 0.886ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.206ns (routing 0.348ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.886     0.886    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y280        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.206     1.378    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y280        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.000ns (0.000%)  route 0.886ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.215ns (routing 0.348ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.886     0.886    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.215     1.387    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.000ns (0.000%)  route 0.886ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.211ns (routing 0.348ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.886     0.886    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.211     1.383    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.000ns (0.000%)  route 0.886ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.211ns (routing 0.348ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=23, routed)          0.886     0.886    design_1_i/ad7960_axis_wrapper_0/inst/resetn
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5273, routed)        1.211     1.383    design_1_i/ad7960_axis_wrapper_0/inst/clk
    SLICE_X68Y276        FDRE                                         r  design_1_i/ad7960_axis_wrapper_0/inst/m_axis_tdata_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 4.300ns (79.193%)  route 1.130ns (20.807%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.293ns (routing 0.568ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.130     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X82Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.293     2.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X82Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 4.448ns (85.242%)  route 0.770ns (14.758%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.320ns (routing 0.568ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.703     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X93Y165        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     5.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.067     5.218    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X93Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.320     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X93Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.040ns  (logic 4.389ns (87.082%)  route 0.651ns (12.918%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.310ns (routing 0.568ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.602     4.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X92Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     4.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.049     5.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X92Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.310     2.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 4.353ns (90.792%)  route 0.441ns (9.208%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.341ns (routing 0.568ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.388     4.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X96Y162        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.053     4.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.341     2.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.488ns (69.333%)  route 0.216ns (30.667%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.961ns (routing 0.383ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.198     0.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X96Y162        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.023     0.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.018     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.961     6.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.500ns (60.930%)  route 0.321ns (39.070%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.934ns (routing 0.383ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.305     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X92Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     0.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.016     0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X92Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.934     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.524ns (59.639%)  route 0.355ns (40.361%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.941ns (routing 0.383ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.331     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X93Y165        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.059     0.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.024     0.879    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X93Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.941     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X93Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.465ns (45.616%)  route 0.554ns (54.384%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.925ns (routing 0.383ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.554     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X82Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.925     6.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X82Y222        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





