/*Auto generated configuration*/
#ifndef RT_CONFIG_H
#define RT_CONFIG_H

#define SOC_SF32LB52X 1
#define CORE "HCPU"
#define CPU "Cortex-M33"
#define BSP_USING_BOARD_EH_LB523XXX 1
#define LXT_FREQ 32768
#define LXT_LP_CYCLE 200
#define BT_TX_POWER_VAL 1
#define BT_TX_POWER_VAL_MAX 10
#define BT_TX_POWER_VAL_MIN 0
#define BT_TX_POWER_VAL_INIT 0
#define ASIC 1
#define TOUCH_IRQ_PIN 43
#define LCD_PWM_BACKLIGHT_INTERFACE_NAME "pwm3"
#define LCD_PWM_BACKLIGHT_CHANEL_NUM 4
#define LCD_BACKLIGHT_CONTROL_PIN 1
#define BSP_USING_PSRAM 1
#define BSP_USING_GPIO 1
#define BSP_GPIO_HANDLE 2
#define BSP_USING_DMA 1
#define BSP_USING_UART 1
#define BSP_USING_UART1 1
#define BSP_UART1_RX_USING_DMA 1
#define BSP_USING_UART3 1
#define BSP_USING_SPI 1
#define BSP_USING_I2C 1
#define BSP_USING_I2C1 1
#define BSP_USING_I2C4 1
#define BSP_USING_TIM 1
#define BSP_USING_BTIM1 1
#define BSP_USING_LPTIM1 1
#define BSP_USING_PWM 1
#define BSP_USING_PWM3 1
#define BSP_USING_MPI 1
#define BSP_USING_SPI_FLASH 1
#define BSP_ENABLE_MPI1 1
#define BSP_ENABLE_QSPI1 1
#define BSP_MPI1_MODE_3 1
#define BSP_QSPI1_MODE 3
#define BSP_USING_PSRAM1 1
#define BSP_QSPI1_MEM_SIZE 8
#define BSP_ENABLE_MPI2 1
#define BSP_ENABLE_QSPI2 1
#define BSP_MPI2_MODE_1 1
#define BSP_QSPI2_MODE 1
#define BSP_QSPI2_USING_DMA 1
#define BSP_USING_NAND_FLASH2 1
#define BSP_QSPI2_MEM_SIZE 128
#define BSP_USING_SPI_NAND 1
#define BSP_USING_EXT_DMA 1
#define BSP_USING_HW_AES 1
#define BSP_USING_ONCHIP_RTC 1
#define BSP_RTC_PPM 0
#define BSP_USING_PINMUX 1
#define BSP_USING_LCPU_PATCH 1
#define BSP_ENABLE_AUD_PRC 1
#define BSP_AUDPRC_TX0_DMA 1
#define BSP_AUDPRC_RX0_DMA 1
#define BSP_ENABLE_AUD_CODEC 1
#define PA_USING_AW8155 1
#define BSP_USING_RTTHREAD 1
#define RT_USING_COMPONENTS_INIT 1
#define RT_USING_USER_MAIN 1
#define RT_MAIN_THREAD_STACK_SIZE 2048
#define RT_MAIN_THREAD_PRIORITY 10
#define RT_USING_FINSH 1
#define FINSH_THREAD_NAME "tshell"
#define FINSH_USING_HISTORY 1
#define FINSH_HISTORY_LINES 5
#define FINSH_USING_SYMTAB 1
#define FINSH_USING_DESCRIPTION 1
#define FINSH_THREAD_PRIORITY 20
#define FINSH_THREAD_STACK_SIZE 4096
#define FINSH_CMD_SIZE 80
#define FINSH_USING_MSH 1
#define FINSH_USING_MSH_DEFAULT 1
#define FINSH_ARG_MAX 10
#define RT_USING_DFS 1
#define DFS_USING_WORKDIR 1
#define DFS_FILESYSTEMS_MAX 2
#define DFS_FILESYSTEM_TYPES_MAX 2
#define DFS_FD_MAX 16
#define RT_USING_DFS_ELMFAT 1
#define RT_DFS_ELM_CODE_PAGE 437
#define RT_DFS_ELM_WORD_ACCESS 1
#define RT_DFS_ELM_USE_LFN_3 1
#define RT_DFS_ELM_USE_LFN 3
#define RT_DFS_ELM_MAX_LFN 255
#define RT_DFS_ELM_DRIVES 2
#define RT_DFS_ELM_MAX_SECTOR_SIZE 2048
#define RT_DFS_ELM_USE_ERASE 1
#define RT_DFS_ELM_REENTRANT 1
#define RT_DFS_ELM_DHARA_ENABLED 1
#define RT_USING_DFS_DEVFS 1
#define RT_USING_DEVICE_IPC 1
#define RT_PIPE_BUFSZ 512
#define RT_USING_SERIAL 1
#define RT_SERIAL_USING_DMA 1
#define RT_SERIAL_RB_BUFSZ 256
#define RT_SERIAL_DEFAULT_BAUDRATE 1000000
#define RT_USING_HWTIMER 1
#define RT_USING_HWMAILBOX 1
#define RT_USING_I2C 1
#define RT_USING_PIN 1
#define RT_USING_PWM 1
#define RT_USING_MTD_NAND 1
#define RT_USING_RTC 1
#define RT_USING_ALARM 1
#define RT_USING_SPI 1
#define RT_USING_AUDIO 1
#define RT_USING_SENSOR 1
#define RT_USING_LIBC 1
#define RT_USING_POSIX 1
#define RT_USING_RYM 1
#define RT_USING_ULOG 1
#define ULOG_OUTPUT_LVL_D 1
#define ULOG_OUTPUT_LVL 7
#define ULOG_USING_ISR_LOG 1
#define ULOG_ASSERT_ENABLE 1
#define ULOG_LINE_BUF_SIZE 128
#define ULOG_OUTPUT_FLOAT 1
#define ULOG_OUTPUT_TIME 1
#define ULOG_OUTPUT_LEVEL 1
#define ULOG_OUTPUT_TAG 1
#define ULOG_OUTPUT_THREAD_NAME 1
#define ULOG_BACKEND_USING_CONSOLE 1
#define RT_NAME_MAX 8
#define RT_ALIGN_SIZE 4
#define RT_THREAD_PRIORITY_32 1
#define RT_THREAD_PRIORITY_MAX 32
#define RT_TICK_PER_SECOND 1000
#define RT_USING_OVERFLOW_CHECK 1
#define RT_USING_HOOK 1
#define RT_USING_IDLE_HOOK 1
#define RT_IDEL_HOOK_LIST_SIZE 4
#define IDLE_THREAD_STACK_SIZE 512
#define RT_USING_TIMER_SOFT 1
#define RT_TIMER_THREAD_PRIO 4
#define RT_TIMER_THREAD_STACK_SIZE 1024
#define RT_DEBUG 1
#define RT_USING_SEMAPHORE 1
#define RT_USING_MUTEX 1
#define RT_USING_EVENT 1
#define RT_USING_MAILBOX 1
#define RT_USING_MESSAGEQUEUE 1
#define RT_USING_MEMPOOL 1
#define RT_USING_MEMHEAP 1
#define RT_USING_SMALL_MEM 1
#define RT_USING_MEMTRACE 1
#define RT_USING_HEAP 1
#define RT_USING_DEVICE 1
#define RT_USING_CONSOLE 1
#define RT_CONSOLEBUF_SIZE 128
#define RT_CONSOLE_DEVICE_NAME "uart1"
#define RT_VER_NUM 0x30103
#define BSP_USING_FULL_ASSERT 1
#define BLUETOOTH 1
#define BSP_BLE_SIBLES 1
#define BSP_BLE_NVDS_SYNC 1
#define BT_RF_TEST 1
#define BLE_GAP_CENTRAL 1
#define BLE_GATT_CLIENT 1
#define BSP_BLE_CONNECTION_MANAGER 1
#define BLE_CTKD_ENABLE 1
#define BSP_BLE_ANCS 1
#define BSP_BLE_TIMEC 1
#define BSP_BLE_AMS 1
#define BSP_BLE_PXPR 1
#define BSP_BLE_SERIAL_TRANSMISSION 1
#define BLE_SVC_CHG_ENABLE 1
#define BT_FINSH 1
#define BSP_BT_CONNECTION_MANAGER 1
#define BSP_BT_APP 1
#define ROM_ATT_BUF_SIZE 3084
#define ROM_LOG_SIZE 4096
#define BT_DUAL_HOST_MEM 1
#define MB_PORT 1
#define UART_PORT1 1
#define UART_PORT1_PORT "uart3"
#define BSP_USING_DATA_SVC 1
#define DATA_SVC_MBOX_THREAD_STACK_SIZE 1024
#define DATA_SVC_MBOX_THREAD_PRIORITY 13
#define DATA_SVC_PROC_THREAD_STACK_SIZE 4096
#define DATA_SVC_PROC_THREAD_PRIORITY 14
#define BSP_USING_ANCS_SVC 1
#define BSP_SHARE_PREFS 1
#define USING_IPC_QUEUE 1
#define USING_CPU_USAGE_PROFILER 1
#define CPU_PROFILER_MAX_THREAD_SWITCH_HIST_LEN 64
#define AUDIO 1
#define AUDIO_PATH_USING_HCPU 1
#define AUDIO_USING_AUDPROC 1
#define AUDIO_USING_MANAGER 1
#define AUDIO_BT_AUDIO 1
#define AUDIO_SPEAKER_USING_CODEC 1
#define AUDIO_MIC_USING_CODEC 1
#define USING_PARTITION_TABLE 1
#define USING_SEC_ENV 1
#define BSP_USING_CMSIS_DSP 1
#define RT_USING_RTT_CMSIS 1
#define PKG_USING_FLASHDB 1
#define PKG_FLASHDB_PATH "/external/FlashDB"
#define FDB_KV_CACHE_TABLE_SIZE 1024
#define PKG_FLASHDB_ERASE_GRAN 4096
#define PKG_FLASHDB_START_ADDR 0
#define PKG_FLASHDB_DEBUG 1
#define PKG_FDB_USING_FILE_POSIX_MODE 1
#define PKG_USING_LIBHELIX 1
#define PKG_SIFLI_MBEDTLS_BOOT 1
#define PKG_USING_MPU6XXX 1
#define PKG_MPU6XXX_PATH "/packages/peripherals/mpu6xxx"
#define PKG_USING_MPU6XXX_LATEST_VERSION 1
#define PKG_MPU6XXX_VER "latest"
#define PKG_USING_WEBRTC 1
#define WEBRTC_ANS_FIX 1
#define WEBRTC_AGC_FIX 1
#define WEBRTC_AECM 1
#define FFT_USING_CMSIS_DSP 1
#define PKG_USING_STATE_MACHINE 1
#define BF0_HCPU 1
#define CUSTOM_MEM_MAP 1
#endif
