
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1695741                       # Simulator instruction rate (inst/s)
host_mem_usage                              201492912                       # Number of bytes of host memory used
host_op_rate                                  1897524                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1714.40                       # Real time elapsed on the host
host_tick_rate                              621709796                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2907174159                       # Number of instructions simulated
sim_ops                                    3253111301                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    55                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       252502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        504978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 163503260                       # Number of branches fetched
system.switch_cpus.committedInsts           907174158                       # Number of instructions committed
system.switch_cpus.committedOps            1013167485                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014002                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014002                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    293564046                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    286345729                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    130920950                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            14668070                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     833024078                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            833024078                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1415949910                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    730820540                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           184597149                       # Number of load instructions
system.switch_cpus.num_mem_refs             316427770                       # number of memory refs
system.switch_cpus.num_store_insts          131830621                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     134005017                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            134005017                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    167088447                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     98287362                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         591667194     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         28918844      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        15006561      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         9925351      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         4085111      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       13534444      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     16288244      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2279480      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       14132285      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           902256      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        184597149     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       131830621     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1013167540                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2409155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4818310                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             64                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             252206                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       132872                       # Transaction distribution
system.membus.trans_dist::CleanEvict           119606                       # Transaction distribution
system.membus.trans_dist::ReadExReq               294                       # Transaction distribution
system.membus.trans_dist::ReadExResp              294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        252206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       378466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       379012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       757478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 757478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     24652672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     24674944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49327616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49327616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252500                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252500    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252500                       # Request fanout histogram
system.membus.reqLayer0.occupancy           895274782                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           896480715                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2401143476                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2407846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1149354                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1512330                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1309                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2407846                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7227465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7227465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    438481536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              438481536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          252529                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17007616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2661684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006006                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2661588    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     96      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2661684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3704727246                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5023088175                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     16151424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          16151424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      8501248                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        8501248                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       126183                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             126183                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        66416                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             66416                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     15153450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             15153450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       7975968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             7975968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       7975968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     15153450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            23129418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    132832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    252134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002007726926                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         7428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         7428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             717778                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            125457                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     126183                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     66416                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   252366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  132832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            14020                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            15717                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            15524                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            17146                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            17114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            16578                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            17282                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            19895                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            17586                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            15980                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           14564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           15610                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           14772                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           13596                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           12264                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           14486                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             7946                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             7832                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             7704                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             8620                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             8206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             7820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             8528                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            10445                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             9692                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             9080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            8142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            8534                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            7772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7412                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            6744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            8330                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  5362285726                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                1260670000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            10089798226                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21267.60                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40017.60                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  126370                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  61138                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.12                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.03                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               252366                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              132832                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 126071                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 126063                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  6978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  6979                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  7429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  7430                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  7430                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  7429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  7429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  7429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  7429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  7429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  7428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  7428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  7428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  7428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  7428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  7428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  7428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  7428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       197432                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.782690                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.772406                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    21.222809                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        13810      6.99%      6.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       181579     91.97%     98.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          379      0.19%     99.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319         1589      0.80%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           19      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           44      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       197432                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         7428                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     33.939418                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.173950                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.954136                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              3      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            19      0.26%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           92      1.24%      1.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          348      4.68%      6.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          712      9.59%     15.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          938     12.63%     28.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1121     15.09%     43.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         1049     14.12%     57.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39          936     12.60%     70.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          770     10.37%     80.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          516      6.95%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          378      5.09%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          232      3.12%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          151      2.03%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           86      1.16%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           39      0.53%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           19      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            9      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         7428                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         7428                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.879241                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.872395                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.478243                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             450      6.06%      6.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               1      0.01%      6.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            6974     93.89%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         7428                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              16136576                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  14848                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                8499648                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               16151424                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             8501248                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       15.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        7.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    15.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     7.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.18                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065840859845                       # Total gap between requests
system.mem_ctrls0.avgGap                   5533989.58                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     16136576                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      8499648                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 15139519.932804554701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 7974466.845867572352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       252366                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       132832                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  10089798226                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24636485933367                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39980.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 185471015.52                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           676793460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           359720460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          848646120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         342985320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    111607787520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    315300914880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      513274302720                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       481.559814                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 818499755633                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 211766943428                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           732878160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           389533980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          951590640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         350267220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    122166291960                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    306409542720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      515137559640                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       483.307943                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 795273768543                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 234992930518                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     16168576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          16168576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      8506368                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        8506368                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       126317                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             126317                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        66456                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             66456                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     15169543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             15169543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       7980772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             7980772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       7980772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     15169543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            23150314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    132912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    252418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001878045372                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         7437                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         7437                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             718213                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            125505                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     126317                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     66456                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   252634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  132912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            14360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            15920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            15630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            17263                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            16982                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            16669                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            17387                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            19796                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            17621                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            16174                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           14304                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           15314                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           14726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           13538                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           12391                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           14343                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             8292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             8016                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             7762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             8604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             8094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             7842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             8558                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            10170                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             9602                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             9320                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            8111                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            8208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            7724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            7646                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            6762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            8172                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  5389590520                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                1262090000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            10122428020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21351.85                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40101.85                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  126494                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  61209                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.11                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.05                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               252634                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              132912                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 126215                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 126203                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  6937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  6944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  7440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  7440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  7439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  7438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  7437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  7437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  7437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  7437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       197598                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.795109                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.775085                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    21.501871                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        13827      7.00%      7.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       182108     92.16%     99.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1600      0.81%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           49      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       197598                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         7437                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     33.937878                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.146248                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.019881                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              3      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            29      0.39%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          112      1.51%      1.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          331      4.45%      6.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          664      8.93%     15.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          965     12.98%     28.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1112     14.95%     43.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1113     14.97%     58.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39          925     12.44%     70.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          747     10.04%     80.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          522      7.02%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          360      4.84%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          236      3.17%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          136      1.83%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           94      1.26%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           44      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           22      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           14      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         7437                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         7437                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.867823                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.860284                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.502156                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             495      6.66%      6.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               6      0.08%      6.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            6926     93.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               7      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         7437                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              16154752                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  13824                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                8504512                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               16168576                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             8506368                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       15.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        7.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    15.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     7.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.18                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065836442564                       # Total gap between requests
system.mem_ctrls1.avgGap                   5528971.60                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     16154752                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      8504512                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 15156572.863630689681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 7979030.306229495443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       252634                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       132912                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  10122428020                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24580468368884                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40067.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 184937916.58                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           674979900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           358760325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          845454540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         342144900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    111630319620                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    315281940480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      513271054725                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       481.556767                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 818451373720                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 211815325341                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           735869820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           391124085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          956809980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         351504360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    122323557240                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    306277108800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      515173429245                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       483.341596                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 794925230133                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 235341468928                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2156655                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2156655                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2156655                       # number of overall hits
system.l2.overall_hits::total                 2156655                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       252500                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252500                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       252500                       # number of overall misses
system.l2.overall_misses::total                252500                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  22926427731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22926427731                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  22926427731                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22926427731                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2409155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2409155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2409155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2409155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.104809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104809                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.104809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104809                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90797.733588                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90797.733588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90797.733588                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90797.733588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              132872                       # number of writebacks
system.l2.writebacks::total                    132872                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       252500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252500                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252500                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  20764543846                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20764543846                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  20764543846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20764543846                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.104809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104809                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.104809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104809                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82235.817212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82235.817212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82235.817212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82235.817212                       # average overall mshr miss latency
system.l2.replacements                         252529                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1016482                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1016482                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1016482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1016482                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1015                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 294                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     24757707                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24757707                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.224599                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.224599                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84209.887755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84209.887755                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     22242603                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22242603                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.224599                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.224599                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75655.112245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75655.112245                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2155640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2155640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       252206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          252206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22901670024                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22901670024                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2407846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2407846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.104743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90805.413131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90805.413131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       252206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       252206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20742301243                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20742301243                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.104743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82243.488430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82243.488430                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    11959751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    268913                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     44.474425                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.245676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3159.696738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 13220.057586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.192853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.806888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14017                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77344977                       # Number of tag accesses
system.l2.tags.data_accesses                 77344977                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    907174214                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2907378564                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    907174214                       # number of overall hits
system.cpu.icache.overall_hits::total      2907378564                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    907174214                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2907379467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    907174214                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2907379467                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    907174214                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2907378564                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    907174214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2907379467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2907379467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3219689.332226                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      113387800116                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     113387800116                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    299666381                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        963214212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    299666381                       # number of overall hits
system.cpu.dcache.overall_hits::total       963214212                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2409063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8373693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2409063                       # number of overall misses
system.cpu.dcache.overall_misses::total       8373693                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46893485634                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46893485634                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46893485634                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46893485634                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    302075444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    971587905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    302075444                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    971587905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008619                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19465.445957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5600.096115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19465.445957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5600.096115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3998617                       # number of writebacks
system.cpu.dcache.writebacks::total           3998617                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2409063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2409063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2409063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2409063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  44884327092                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  44884327092                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  44884327092                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44884327092                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002480                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002480                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18631.445957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18631.445957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18631.445957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18631.445957                       # average overall mshr miss latency
system.cpu.dcache.replacements                8375584                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    175957704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       563788696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2407754                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7703249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46857020235                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46857020235                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    178365458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    571491945                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19460.883560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6082.760694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2407754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2407754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  44848953399                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44848953399                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004213                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18626.883560                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18626.883560                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    123708677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      399425516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     36465399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36465399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    123709986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    400095960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27857.447670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    54.389925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     35373693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35373693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27023.447670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27023.447670                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      8120543                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24878641                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           92                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2147                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1003719                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1003719                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      8120635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24880788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10909.989130                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total   467.498370                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           92                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       926991                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       926991                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10075.989130                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10075.989130                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      8120635                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24880788                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      8120635                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24880788                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1021349481                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8375840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.939946                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.347779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.651527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.436139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32691559232                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32691559232                       # Number of data accesses

---------- End Simulation Statistics   ----------
