<?xml version="1.0"?>
<!--Created by Custom Compiler (TM), build , on Tue Jun  5 13:49:06 2018-->
<file-format version="1.0" name="netlisting-timestamps">
<module contextID="switched: lab2 CMOS schematic vl: auCdl schematic symbol sl: auCdl" isSubcircuit="1" viewStopList="auCdl" timestamp="429" viewSearchList="auCdl schematic symbol">
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters timestamp="2"/>
<lib_parameters timestamp="1"/>
<LineageParams/>
<ParentParams/>
<Terms timestamp="408"/>
<PortOrder>VinVout</PortOrder>
</module>
</file-format>
