{
   guistr: "# # String gsaved with Nlview 6.6.8  2016-12-21 bk=1.3817 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -y 570 -defaultsOSRD
preplace port DDR2 -pg 1 -y 470 -defaultsOSRD
preplace port usb_uart -pg 1 -y 720 -defaultsOSRD
preplace port reset -pg 1 -y 490 -defaultsOSRD
preplace inst microblaze_0_local_memory|ilmb_v10 -pg 1 -lvl 1 -y 250 -defaultsOSRD
preplace inst microblaze_0_axi_periph|s00_couplers -pg 1 -lvl 1 -y 740 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -y 520 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -y 470 -defaultsOSRD
preplace inst rst_mig_7series_0_81M -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -y 730 -defaultsOSRD
preplace inst microblaze_0_local_memory|lmb_bram -pg 1 -lvl 3 -y 130 -defaultsOSRD
preplace inst microblaze_0_local_memory|dlmb_bram_if_cntlr -pg 1 -lvl 2 -y 120 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 430 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 730 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 430 -defaultsOSRD
preplace inst microblaze_0_local_memory|dlmb_v10 -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 690 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 560 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -y 90 -defaultsOSRD
preplace inst microblaze_0_local_memory|ilmb_bram_if_cntlr -pg 1 -lvl 2 -y 270 -defaultsOSRD
preplace netloc microblaze_0_axi_periph|microblaze_0_axi_periph_ARESETN_net 1 0 1 1330
preplace netloc microblaze_0_local_memory|microblaze_0_dlmb 1 0 1 N
preplace netloc microblaze_0_local_memory|microblaze_0_dlmb_cntlr 1 2 1 N
preplace netloc mig_7series_0_mmcm_locked 1 2 4 630 330 1160J 360 NJ 360 2420
preplace netloc microblaze_0_axi_periph|S00_ACLK_1 1 0 1 N
preplace netloc mig_7series_0_DDR2 1 5 1 NJ
preplace netloc microblaze_0_local_memory|microblaze_0_ilmb_cntlr 1 2 1 1870
preplace netloc microblaze_0_local_memory|microblaze_0_Clk 1 0 2 1390 180 1620
preplace netloc microblaze_0_local_memory|SYS_Rst_1 1 0 2 1400 170 1630
preplace netloc axi_smc_M00_AXI 1 4 1 2110
preplace netloc microblaze_0_axi_periph|microblaze_0_axi_periph_to_s00_couplers 1 0 1 1320
preplace netloc microblaze_0_M_AXI_DC 1 3 1 1120
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 1 2110
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1110
preplace netloc microblaze_0_ilmb_1 1 3 1 1120
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc microblaze_0_axi_periph|S00_ARESETN_1 1 0 1 N
preplace netloc microblaze_0_local_memory|microblaze_0_dlmb_bus 1 1 1 N
preplace netloc mig_7series_0_ui_clk 1 2 4 610 520 1160 570 2130J 620 2410
preplace netloc microblaze_0_axi_periph|microblaze_0_axi_periph_ACLK_net 1 0 1 1320
preplace netloc rst_mig_7series_0_81M_peripheral_aresetn 1 3 2 1140 560 2130
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 2 600J 690 N
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 580J 310 1130
preplace netloc microblaze_0_M_AXI_IC 1 3 1 1130
preplace netloc clk_wiz_1_clk_out1 1 1 4 210 530 600 530 1150 860 2120J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 NJ 730 1120 870 2130J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 590
preplace netloc clk_wiz_1_locked 1 1 1 200
preplace netloc microblaze_0_local_memory|microblaze_0_ilmb_bus 1 1 1 N
preplace netloc axi_uartlite_0_UART 1 5 1 NJ
preplace netloc clk_wiz_1_clk_out2 1 1 4 NJ 580 NJ 580 NJ 580 2120
preplace netloc mig_7series_0_ui_clk_sync_rst 1 2 4 620 340 1130J 370 NJ 370 2410
preplace netloc microblaze_0_dlmb_1 1 3 1 1110
preplace netloc microblaze_0_local_memory|microblaze_0_ilmb 1 0 1 N
preplace netloc microblaze_0_debug 1 2 1 N
preplace netloc reset_1 1 0 5 20 630 220 600 NJ 600 NJ 600 2110J
preplace netloc mdm_1_debug_sys_rst 1 1 2 230 490 570
preplace netloc microblaze_0_axi_periph|s00_couplers_to_microblaze_0_axi_periph 1 1 1 N
levelinfo -pg 1 0 110 400 870 1410 2280 2440 -top 0 -bot 880
levelinfo -hier microblaze_0_local_memory * 1510 1750 1970 *
levelinfo -hier microblaze_0_axi_periph * 1440 *
",
}
{
   da_axi4_cnt: "2",
   da_board_cnt: "5",
   da_clkrst_cnt: "5",
   da_mb_cnt: "1",
}
