Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Feb  6 11:11:29 2020
| Host         : crystal-lnx running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file Base_Zynq_MPSoC_wrapper_control_sets_placed.rpt
| Design       : Base_Zynq_MPSoC_wrapper
| Device       : xczu7ev
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   176 |
|    Minimum number of control sets                        |   176 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   197 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   176 |
| >= 0 to < 4        |    36 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     3 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           30 |
| No           | No                    | Yes                    |              42 |           15 |
| No           | Yes                   | No                     |              93 |           56 |
| Yes          | No                    | No                     |             622 |          142 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            1446 |          381 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                             Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              1 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                       |                1 |              1 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              1 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                   | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                          | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                         |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                               | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                     |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                          | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                   |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bready[1][0]                                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                                  |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[1][0]                                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                      | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.m_valid_i_reg[0]                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                               |                2 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                               |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                                  |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                     |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                  |                2 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                    | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                        | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                          | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                     | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bready[0][0]                                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              3 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[59]_i_1__1_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1__2_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                         |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[11]_i_1__0_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[59]_i_1__0_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[11]_i_1__2_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1_n_0                                                                                                                                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1__2_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[3]_i_1__2_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                                     | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                         |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1__0_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[11]_i_1__1_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[19]_i_1__1_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[27]_i_1__2_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                      | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[19]_i_1_n_0                                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1__0_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[27]_i_1__0_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[11]_i_1_n_0                                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[27]_i_1__1_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[3]_i_1__0_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[43]_i_1__0_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[43]_i_1_n_0                                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[51]_i_1__0_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]_i_1__1_n_0                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[59]_i_1__2_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[51]_i_1__2_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[43]_i_1__2_n_0                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__2_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[51]_i_1__1_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[43]_i_1__1_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1__1_n_0                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                1 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[27]_i_1_n_0                                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[35]_i_1_n_0                                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[59]_i_1_n_0                                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[51]_i_1_n_0                                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]_i_1_n_0                                                                                                                                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[35]_i_1__1_n_0                                                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              4 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                3 |              5 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              5 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg[0]                                                                                          | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                5 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                2 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                         |                6 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                          | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                2 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_1[0]                                                                                               | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                          |                1 |              9 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                          |                2 |              9 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/p_0_in[0]                                                                                                                                                        | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                         |                5 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             10 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             11 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                5 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                5 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_1[0]                                                                                               | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             12 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             13 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                          | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             13 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                          | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             15 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               10 |             15 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             15 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                          |                1 |             16 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             17 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[18]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                          |                7 |             17 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[16]_i_1_n_0                                                                                                                                                       | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             17 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[16]_i_1_n_0                                                                                                                                                       | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             17 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             17 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                          |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                4 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                8 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                6 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                5 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |                7 |             18 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[19]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                          |                4 |             19 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                          |                3 |             28 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                          |                6 |             28 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                          |               12 |             29 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                          |                3 |             29 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                   | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[0]_i_1_n_0                                                                                       |               16 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                          |               16 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                 | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               23 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               17 |             32 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               12 |             43 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                          |               18 |             43 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                            |               10 |             43 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                          |               22 |             43 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                          |                3 |             48 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                          |                3 |             48 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               32 |             57 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                          |               30 |             62 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               22 |             64 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Base_Zynq_MPSoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               22 |             64 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                          |               44 |            148 |
|  Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Base_Zynq_MPSoC_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |               38 |            148 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


