#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/chengchieh_test

# Path to directory of architectures to use
archs_dir=arch/chengchieh_test

# Directory containing the verilog includes file(s)
includes_dir=benchmarks/chengchieh_test

# Add circuits to list to sweep
circuit_list_add=shift_register_2bit.v
circuit_list_add=adder_1bits.v

# Add architectures to list to sweep
arch_list_add=k6_N3_4x4T_40nm.xml

# Add include files to the list.
# Some benchmarks instantiate hard dsp and memory blocks 
# This functionality is guarded under the `complex_dsp` and `hard_mem` macros. 
# The hard_block_include.v file 
# defines this macros, thereby enabling instantiations of the hard blocks
# include_list_add=hard_block_include.v

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

#Script parameters
script_params=-track_memory_usage -crit_path_router_iterations 100 --starting_stage vpr --pack --place --place_algorithm bounding_box --RL_agent_placement off