

================================================================
== Vitis HLS Report for 'muls_Pipeline_VITIS_LOOP_101_2'
================================================================
* Date:           Wed Jun 14 16:04:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_2  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%l_outCount = alloca i32 1"   --->   Operation 9 'alloca' 'l_outCount' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l_aVal = alloca i32 1"   --->   Operation 11 'alloca' 'l_aVal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_1, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_0, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %l_dataA_0, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_mul1, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %l_aVal"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 1024, i32 %l_outCount"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i39"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%p_Val2_s = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %l_dataA_0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:103]   --->   Operation 20 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i34 %p_Val2_s"   --->   Operation 21 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp5 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %p_Val2_s, i32 2, i32 33"   --->   Operation 22 'partselect' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %p_Val2_s, i32 1"   --->   Operation 23 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%p_Val2_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_dataB_0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:105]   --->   Operation 24 'read' 'p_Val2_3' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%l_val = trunc i64 %p_Val2_3"   --->   Operation 25 'trunc' 'l_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%l_val_8 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_3, i32 32, i32 63"   --->   Operation 26 'partselect' 'l_val_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.21ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_dataB_1, i64 %p_Val2_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:106]   --->   Operation 27 'write' 'write_ln106' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %trunc_ln628, void %for.body.i.for.body.i.i39_crit_edge, void %do.end.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:136]   --->   Operation 28 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_load8 = load i32 %empty" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 29 'load' 'p_load8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%l_aVal_load = load i32 %l_aVal" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 30 'load' 'l_aVal_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%l_c_m_val = bitcast i32 %tmp5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:745]   --->   Operation 31 'bitcast' 'l_c_m_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %l_val" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 32 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln110_3 = bitcast i32 %l_val_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 33 'bitcast' 'bitcast_ln110_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [4/4] (2.32ns)   --->   "%DataIn_assign_5 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 34 'fmul' 'DataIn_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [4/4] (2.32ns)   --->   "%DataIn_assign_4 = fmul i32 %p_load8, i32 %bitcast_ln110_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 35 'fmul' 'DataIn_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %l_c_m_val, i32 %l_aVal" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:136]   --->   Operation 36 'store' 'store_ln136' <Predicate = (!trunc_ln628)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %l_aVal_load, i32 %empty" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:136]   --->   Operation 37 'store' 'store_ln136' <Predicate = (!trunc_ln628)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.body.i.i39" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:136]   --->   Operation 38 'br' 'br_ln136' <Predicate = (!trunc_ln628)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 39 [3/4] (2.32ns)   --->   "%DataIn_assign_5 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 39 'fmul' 'DataIn_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [3/4] (2.32ns)   --->   "%DataIn_assign_4 = fmul i32 %p_load8, i32 %bitcast_ln110_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 40 'fmul' 'DataIn_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 41 [2/4] (2.32ns)   --->   "%DataIn_assign_5 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 41 'fmul' 'DataIn_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [2/4] (2.32ns)   --->   "%DataIn_assign_4 = fmul i32 %p_load8, i32 %bitcast_ln110_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 42 'fmul' 'DataIn_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%l_outCount_1 = load i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:116]   --->   Operation 43 'load' 'l_outCount_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%l_flush_Array_addr = getelementptr i1 %l_flush_Array, i64 0, i64 1"   --->   Operation 44 'getelementptr' 'l_flush_Array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.61ns)   --->   "%DataOut_4 = memshiftread i1 @_ssdm_op_MemShiftRead.[2 x i1]P0A, i1 %l_flush_Array_addr, i1 %p_Result_s, i1 1"   --->   Operation 45 'memshiftread' 'DataOut_4' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 1> <Depth = 2> <ShiftMem>
ST_5 : Operation 46 [1/1] (0.22ns)   --->   "%l_outCount_2 = select i1 %DataOut_4, i32 0, i32 %l_outCount_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:116]   --->   Operation 46 'select' 'l_outCount_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/4] (2.32ns)   --->   "%DataIn_assign_5 = fmul i32 %l_aVal_load, i32 %bitcast_ln110" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 47 'fmul' 'DataIn_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/4] (2.32ns)   --->   "%DataIn_assign_4 = fmul i32 %p_load8, i32 %bitcast_ln110_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121]   --->   Operation 48 'fmul' 'DataIn_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %l_outCount_2, i32 10, i32 31" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 49 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.74ns)   --->   "%icmp_ln130 = icmp_eq  i22 %tmp, i22 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 50 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.body.i.i39.for.body.i_crit_edge, void %if.then31" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 51 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.41ns)   --->   "%store_ln130 = store i32 %l_outCount_2, i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 52 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.41>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.body.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:130]   --->   Operation 53 'br' 'br_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.88ns)   --->   "%l_outCount_3 = add i32 %l_outCount_2, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:132]   --->   Operation 54 'add' 'l_outCount_3' <Predicate = (icmp_ln130)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.41ns)   --->   "%store_ln133 = store i32 %l_outCount_3, i32 %l_outCount" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:133]   --->   Operation 55 'store' 'store_ln133' <Predicate = (icmp_ln130)> <Delay = 0.41>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%l_Tc_m_Sreg_Array_2_addr = getelementptr i32 %l_Tc_m_Sreg_Array_2, i64 0, i64 1"   --->   Operation 56 'getelementptr' 'l_Tc_m_Sreg_Array_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%l_Tc_m_Sreg_Array_addr = getelementptr i32 %l_Tc_m_Sreg_Array, i64 0, i64 0"   --->   Operation 57 'getelementptr' 'l_Tc_m_Sreg_Array_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_33" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:102]   --->   Operation 58 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:96]   --->   Operation 59 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.61ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tc_m_Sreg_Array_addr, i32 %DataIn_assign_4, i1 1"   --->   Operation 60 'memshiftread' 'DataOut' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_6 : Operation 61 [1/1] (0.61ns)   --->   "%DataOut_3 = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tc_m_Sreg_Array_2_addr, i32 %DataIn_assign_5, i1 1"   --->   Operation 61 'memshiftread' 'DataOut_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%l_val_V_6 = bitcast i32 %DataOut_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 62 'bitcast' 'l_val_V_6' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%l_val_V_7 = bitcast i32 %DataOut" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 63 'bitcast' 'l_val_V_7' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_7, i32 %l_val_V_6"   --->   Operation 64 'bitconcatenate' 'p_Result_5' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.21ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_mul1, i64 %p_Result_5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:131]   --->   Operation 65 'write' 'write_ln131' <Predicate = (icmp_ln130)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.body.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:133]   --->   Operation 66 'br' 'br_ln133' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (trunc_ln628)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	fifo read operation ('__Val2__', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:105) on port 'l_dataB_0' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:105) [33]  (1.22 ns)
	fifo write operation ('write_ln106', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:106) on port 'l_dataB_1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:106) [38]  (1.22 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('l_aVal_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121) on local variable 'l_aVal' [22]  (0 ns)
	'fmul' operation ('DataIn', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121) [41]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('DataIn', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121) [41]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('DataIn', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121) [41]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('DataIn', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:121) [41]  (2.32 ns)

 <State 6>: 1.83ns
The critical path consists of the following:
	'getelementptr' operation ('l_Tc_m_Sreg_Array_2_addr') [23]  (0 ns)
	'memshiftread' operation ('DataOut') [44]  (0.611 ns)
	fifo write operation ('write_ln131', /mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:131) on port 'l_mul1' (/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:131) [55]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
