# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# OpenFile {E:/4th computer/graduation projects new design/8-input-design-9-6/8_input_design_beta/8_input_design_beta/src/delay.v}
