Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 00:00:54 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_route_timing_summary.rpt
| Design       : td_fused_top_tdf3_accum_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.105        0.000                      0                  547        0.146        0.000                      0                  547        4.500        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.105        0.000                      0                  547        0.146        0.000                      0                  547        4.500        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 hadd_16ns_16ns_16_2_full_dsp_1_U254/din0_buf1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psum_2_reg_563_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 2.888ns (29.980%)  route 6.745ns (70.020%))
  Logic Levels:           18  (CARRY4=4 LUT2=3 LUT3=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=311, unset)          0.704     0.704    hadd_16ns_16ns_16_2_full_dsp_1_U254/ap_clk
    SLICE_X51Y65         FDRE                                         r  hadd_16ns_16ns_16_2_full_dsp_1_U254/din0_buf1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/din0_buf1_reg[3]/Q
                         net (fo=4, routed)           0.609     1.654    hadd_16ns_16ns_16_2_full_dsp_1_U254/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/din0_buf1[3]
    SLICE_X51Y66         LUT4 (Prop_lut4_I0_O)        0.097     1.751 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_i_7/O
                         net (fo=1, routed)           0.000     1.751    hadd_16ns_16ns_16_2_full_dsp_1_U254/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_i_7_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.163 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry/CO[3]
                         net (fo=1, routed)           0.000     2.163    hadd_16ns_16ns_16_2_full_dsp_1_U254/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.252 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/AlignModule/MaxAB_carry__0/CO[3]
                         net (fo=52, routed)          0.525     2.777    hadd_16ns_16ns_16_2_full_dsp_1_U254/u_FPAddSub/MaxAB_1
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.097     2.874 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[9]_i_41/O
                         net (fo=1, routed)           0.201     3.075    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[9]_i_41_n_0
    SLICE_X52Y69         LUT3 (Prop_lut3_I2_O)        0.097     3.172 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[9]_i_38/O
                         net (fo=4, routed)           0.287     3.459    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[9]_i_38_n_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.097     3.556 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[9]_i_34/O
                         net (fo=11, routed)          0.362     3.919    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[9]_i_34_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.097     4.016 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[5]_i_31/O
                         net (fo=5, routed)           0.581     4.596    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[5]_i_31_n_0
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.097     4.693 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[2]_i_10/O
                         net (fo=4, routed)           0.413     5.107    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[2]_i_10_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.097     5.204 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[2]_i_4/O
                         net (fo=2, routed)           0.413     5.616    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[2]_i_4_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.097     5.713 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[2]_i_7/O
                         net (fo=1, routed)           0.000     5.713    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[2]_i_7_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.014 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.014    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563_reg[2]_i_2_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.248 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563_reg[5]_i_3/O[3]
                         net (fo=8, routed)           0.609     6.857    td_fused_top_ap_hadd_0_full_dsp_16_u/u_FPAddSub/pipe_5[11]
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.234     7.091 r  psum_2_reg_563[9]_i_15/O
                         net (fo=1, routed)           0.296     7.387    psum_2_reg_563[9]_i_15_n_0
    SLICE_X46Y69         LUT5 (Prop_lut5_I3_O)        0.097     7.484 f  psum_2_reg_563[9]_i_4/O
                         net (fo=12, routed)          0.503     7.987    psum_2_reg_563[9]_i_4_n_0
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.097     8.084 f  psum_2_reg_563[8]_i_2/O
                         net (fo=19, routed)          0.370     8.455    psum_2_reg_563[8]_i_2_n_0
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.097     8.552 f  psum_2_reg_563[11]_i_7/O
                         net (fo=1, routed)           0.687     9.239    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563_reg[14]_1
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.097     9.336 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[11]_i_2/O
                         net (fo=4, routed)           0.438     9.774    hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[11]_i_2_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I1_O)        0.113     9.887 r  hadd_16ns_16ns_16_2_full_dsp_1_U254/psum_2_reg_563[12]_i_1/O
                         net (fo=4, routed)           0.450    10.337    hadd_16ns_16ns_16_2_full_dsp_1_U254_n_15
    SLICE_X44Y70         FDRE                                         r  psum_2_reg_563_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=311, unset)          0.669    10.669    ap_clk
    SLICE_X44Y70         FDRE                                         r  psum_2_reg_563_reg[12]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)       -0.191    10.442    psum_2_reg_563_reg[12]
  -------------------------------------------------------------------
                         required time                         10.442    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 psum_3_reg_568_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            psum_3_04_reg_228_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=311, unset)          0.411     0.411    ap_clk
    SLICE_X39Y66         FDRE                                         r  psum_3_reg_568_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  psum_3_reg_568_reg[0]/Q
                         net (fo=1, routed)           0.097     0.648    psum_3_reg_568[0]
    SLICE_X37Y65         FDRE                                         r  psum_3_04_reg_228_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=311, unset)          0.432     0.432    ap_clk
    SLICE_X37Y65         FDRE                                         r  psum_3_04_reg_228_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    psum_3_04_reg_228_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y72  ap_CS_fsm_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y72  ap_CS_fsm_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y72  ap_CS_fsm_reg[6]/C



