{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 13:07:42 2016 " "Info: Processing started: Sun May 22 13:07:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mynios2 -c mynios2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mynios2 -c mynios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/pulse_width_measure_toggle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/pulse_width_measure_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_width_measure_toggle-Behavioral " "Info: Found design unit 1: pulse_width_measure_toggle-Behavioral" {  } { { "../My_Own_Components/pulse_width_measure_toggle.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pulse_width_measure_toggle.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pulse_width_measure_toggle " "Info: Found entity 1: pulse_width_measure_toggle" {  } { { "../My_Own_Components/pulse_width_measure_toggle.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pulse_width_measure_toggle.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/mux_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/mux_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4bit-behaviour " "Info: Found design unit 1: mux_4bit-behaviour" {  } { { "../My_Own_Components/mux_4bit.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/mux_4bit.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_4bit " "Info: Found entity 1: mux_4bit" {  } { { "../My_Own_Components/mux_4bit.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/mux_4bit.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/mult_dim_ports.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /users/mike/documents/rover/my_own_components/mult_dim_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_dim_ports " "Info: Found design unit 1: mult_dim_ports" {  } { { "../My_Own_Components/mult_dim_ports.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/mult_dim_ports.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mult_dim_ports-body " "Info: Found design unit 2: mult_dim_ports-body" {  } { { "../My_Own_Components/mult_dim_ports.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/mult_dim_ports.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/pwm_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/pwm_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_1-logic " "Info: Found design unit 1: pwm_1-logic" {  } { { "../My_Own_Components/pwm_1.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm_1.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm_1 " "Info: Found entity 1: pwm_1" {  } { { "../My_Own_Components/pwm_1.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm_1.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-logic " "Info: Found design unit 1: pwm-logic" {  } { { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info: Found entity 1: pwm" {  } { { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/pulse_width_measure.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/pulse_width_measure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_width_measure-Behavioral " "Info: Found design unit 1: pulse_width_measure-Behavioral" {  } { { "../My_Own_Components/pulse_width_measure.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pulse_width_measure.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pulse_width_measure " "Info: Found entity 1: pulse_width_measure" {  } { { "../My_Own_Components/pulse_width_measure.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pulse_width_measure.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/spipll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/spipll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPLL " "Info: Found entity 1: SPIPLL" {  } { { "../My_Own_Components/SPIPLL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/SPIPLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/adc_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/adc_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CTRL " "Info: Found entity 1: ADC_CTRL" {  } { { "../My_Own_Components/ADC_CTRL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/ADC_CTRL.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/mynios2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/mynios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2 " "Info: Found entity 1: mynios2" {  } { { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cpu.v 30 30 " "Info: Found 30 design units, including 30 entities, in source file mynios2/synthesis/submodules/mynios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cpu_ic_data_module " "Info: Found entity 1: mynios2_cpu_ic_data_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_cpu_ic_tag_module " "Info: Found entity 2: mynios2_cpu_ic_tag_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mynios2_cpu_bht_module " "Info: Found entity 3: mynios2_cpu_bht_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 152 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 mynios2_cpu_register_bank_a_module " "Info: Found entity 4: mynios2_cpu_register_bank_a_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 mynios2_cpu_register_bank_b_module " "Info: Found entity 5: mynios2_cpu_register_bank_b_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 281 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 mynios2_cpu_dc_tag_module " "Info: Found entity 6: mynios2_cpu_dc_tag_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 344 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 mynios2_cpu_dc_data_module " "Info: Found entity 7: mynios2_cpu_dc_data_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 407 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 mynios2_cpu_dc_victim_module " "Info: Found entity 8: mynios2_cpu_dc_victim_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 473 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 mynios2_cpu_nios2_oci_debug " "Info: Found entity 9: mynios2_cpu_nios2_oci_debug" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 538 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 mynios2_cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 10: mynios2_cpu_ociram_lpm_dram_bdp_component_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 670 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 mynios2_cpu_nios2_ocimem " "Info: Found entity 11: mynios2_cpu_nios2_ocimem" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 763 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 mynios2_cpu_nios2_avalon_reg " "Info: Found entity 12: mynios2_cpu_nios2_avalon_reg" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 909 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 mynios2_cpu_nios2_oci_break " "Info: Found entity 13: mynios2_cpu_nios2_oci_break" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1003 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 mynios2_cpu_nios2_oci_xbrk " "Info: Found entity 14: mynios2_cpu_nios2_oci_xbrk" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1421 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 mynios2_cpu_nios2_oci_match_single " "Info: Found entity 15: mynios2_cpu_nios2_oci_match_single" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1705 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 mynios2_cpu_nios2_oci_match_paired " "Info: Found entity 16: mynios2_cpu_nios2_oci_match_paired" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1741 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 mynios2_cpu_nios2_oci_dbrk " "Info: Found entity 17: mynios2_cpu_nios2_oci_dbrk" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1779 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 mynios2_cpu_nios2_oci_itrace " "Info: Found entity 18: mynios2_cpu_nios2_oci_itrace" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2026 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 mynios2_cpu_nios2_oci_td_mode " "Info: Found entity 19: mynios2_cpu_nios2_oci_td_mode" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2325 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 mynios2_cpu_nios2_oci_dtrace " "Info: Found entity 20: mynios2_cpu_nios2_oci_dtrace" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2392 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 mynios2_cpu_nios2_oci_compute_tm_count " "Info: Found entity 21: mynios2_cpu_nios2_oci_compute_tm_count" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2486 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 mynios2_cpu_nios2_oci_fifowp_inc " "Info: Found entity 22: mynios2_cpu_nios2_oci_fifowp_inc" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2557 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 mynios2_cpu_nios2_oci_fifocount_inc " "Info: Found entity 23: mynios2_cpu_nios2_oci_fifocount_inc" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2599 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 mynios2_cpu_nios2_oci_fifo " "Info: Found entity 24: mynios2_cpu_nios2_oci_fifo" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2645 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 mynios2_cpu_nios2_oci_pib " "Info: Found entity 25: mynios2_cpu_nios2_oci_pib" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3150 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 mynios2_cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 26: mynios2_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3218 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 mynios2_cpu_nios2_oci_im " "Info: Found entity 27: mynios2_cpu_nios2_oci_im" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3307 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 mynios2_cpu_nios2_performance_monitors " "Info: Found entity 28: mynios2_cpu_nios2_performance_monitors" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3444 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 mynios2_cpu_nios2_oci " "Info: Found entity 29: mynios2_cpu_nios2_oci" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3460 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 mynios2_cpu " "Info: Found entity 30: mynios2_cpu" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3987 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_sysclk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cpu_jtag_debug_module_sysclk " "Info: Found entity 1: mynios2_cpu_jtag_debug_module_sysclk" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_tck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cpu_jtag_debug_module_tck " "Info: Found entity 1: mynios2_cpu_jtag_debug_module_tck" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cpu_jtag_debug_module_wrapper " "Info: Found entity 1: mynios2_cpu_jtag_debug_module_wrapper" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cpu_mult_cell.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cpu_mult_cell " "Info: Found entity 1: mynios2_cpu_mult_cell" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_mult_cell.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cpu_oci_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cpu_oci_test_bench " "Info: Found entity 1: mynios2_cpu_oci_test_bench" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_oci_test_bench.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cpu_test_bench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cpu_test_bench " "Info: Found entity 1: mynios2_cpu_test_bench" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_test_bench.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_test_bench.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_jtag_uart.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file mynios2/synthesis/submodules/mynios2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_jtag_uart_log_module " "Info: Found entity 1: mynios2_jtag_uart_log_module" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_jtag_uart_sim_scfifo_w " "Info: Found entity 2: mynios2_jtag_uart_sim_scfifo_w" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mynios2_jtag_uart_scfifo_w " "Info: Found entity 3: mynios2_jtag_uart_scfifo_w" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 mynios2_jtag_uart_drom_module " "Info: Found entity 4: mynios2_jtag_uart_drom_module" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 mynios2_jtag_uart_sim_scfifo_r " "Info: Found entity 5: mynios2_jtag_uart_sim_scfifo_r" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 mynios2_jtag_uart_scfifo_r " "Info: Found entity 6: mynios2_jtag_uart_scfifo_r" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 mynios2_jtag_uart " "Info: Found entity 7: mynios2_jtag_uart" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_onchip_memory2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_onchip_memory2 " "Info: Found entity 1: mynios2_onchip_memory2" {  } { { "mynios2/synthesis/submodules/mynios2_onchip_memory2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_onchip_memory2.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_epcs_flash_controller_sub " "Info: Found entity 1: mynios2_epcs_flash_controller_sub" {  } { { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_epcs_flash_controller " "Info: Found entity 2: mynios2_epcs_flash_controller" {  } { { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 424 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_pio_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_pio_0 " "Info: Found entity 1: mynios2_pio_0" {  } { { "mynios2/synthesis/submodules/mynios2_pio_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_pio_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/slave_template.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/slave_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_template " "Info: Found entity 1: slave_template" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 register_with_bytelanes " "Info: Found entity 2: register_with_bytelanes" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 746 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/interrupt_logic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/interrupt_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_logic " "Info: Found entity 1: interrupt_logic" {  } { { "mynios2/synthesis/submodules/interrupt_logic.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/interrupt_logic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_uart.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file mynios2/synthesis/submodules/mynios2_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_uart_log_module " "Info: Found entity 1: mynios2_uart_log_module" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_uart_tx " "Info: Found entity 2: mynios2_uart_tx" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mynios2_uart_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: mynios2_uart_rx_stimulus_source_character_source_rom_module" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 238 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 mynios2_uart_rx_stimulus_source " "Info: Found entity 4: mynios2_uart_rx_stimulus_source" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 387 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 mynios2_uart_rx " "Info: Found entity 5: mynios2_uart_rx" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 492 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 mynios2_uart_regs " "Info: Found entity 6: mynios2_uart_regs" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 750 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 mynios2_uart " "Info: Found entity 7: mynios2_uart" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 995 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_sysid_qsys_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_sysid_qsys_0 " "Info: Found entity 1: mynios2_sysid_qsys_0" {  } { { "mynios2/synthesis/submodules/mynios2_sysid_qsys_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sysid_qsys_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_up_clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_up_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_up_clock " "Info: Found entity 1: mynios2_up_clock" {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_sdram_0.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_sdram_0_input_efifo_module " "Info: Found entity 1: mynios2_sdram_0_input_efifo_module" {  } { { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_sdram_0 " "Info: Found entity 2: mynios2_sdram_0" {  } { { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 158 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_sys_clk_timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_sys_clk_timer " "Info: Found entity 1: mynios2_sys_clk_timer" {  } { { "mynios2/synthesis/submodules/mynios2_sys_clk_timer.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sys_clk_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_vic_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_vic_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_vic_0 " "Info: Found entity 1: mynios2_vic_0" {  } { { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_vic_csr.sv 6 6 " "Info: Found 6 design units, including 6 entities, in source file mynios2/synthesis/submodules/altera_vic_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_csr " "Info: Found entity 1: altera_vic_csr" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_vic_output_reg " "Info: Found entity 2: altera_vic_output_reg" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 679 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altera_vic_config_reg " "Info: Found entity 3: altera_vic_config_reg" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 701 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altera_vic_reg " "Info: Found entity 4: altera_vic_reg" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 749 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altera_vic_reg_ro " "Info: Found entity 5: altera_vic_reg_ro" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 770 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altera_vic_reg_set_clear " "Info: Found entity 6: altera_vic_reg_set_clear" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 790 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_vic_priority.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_vic_priority.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_priority " "Info: Found entity 1: altera_vic_priority" {  } { { "mynios2/synthesis/submodules/altera_vic_priority.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_priority.sv" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_vic_compare2.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_vic_compare2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare2 " "Info: Found entity 1: altera_vic_compare2" {  } { { "mynios2/synthesis/submodules/altera_vic_compare2.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_compare2.sv" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_vic_compare4.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_vic_compare4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare4 " "Info: Found entity 1: altera_vic_compare4" {  } { { "mynios2/synthesis/submodules/altera_vic_compare4.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_compare4.sv" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_vic_vector.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_vic_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_vector " "Info: Found entity 1: altera_vic_vector" {  } { { "mynios2/synthesis/submodules/altera_vic_vector.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_vector.sv" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_timer_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_timer_0 " "Info: Found entity 1: mynios2_timer_0" {  } { { "mynios2/synthesis/submodules/mynios2_timer_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_timer_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info: Found entity 1: altera_merlin_master_translator" {  } { { "mynios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info: Found entity 1: altera_merlin_slave_translator" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info: Found entity 1: altera_merlin_master_agent" {  } { { "mynios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info: Found entity 1: altera_merlin_slave_agent" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info: Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info: Found entity 1: altera_avalon_sc_fifo" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid mynios2_addr_router.sv(36) " "Info (10281): Verilog HDL Declaration information at mynios2_addr_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_addr_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_addr_router_default_decode " "Info: Found entity 1: mynios2_addr_router_default_decode" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_addr_router " "Info: Found entity 2: mynios2_addr_router" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid mynios2_addr_router_001.sv(36) " "Info (10281): Verilog HDL Declaration information at mynios2_addr_router_001.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_001.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_001.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_addr_router_001.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_addr_router_001_default_decode " "Info: Found entity 1: mynios2_addr_router_001_default_decode" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_001.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_001.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_addr_router_001 " "Info: Found entity 2: mynios2_addr_router_001" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_001.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_001.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid mynios2_addr_router_002.sv(36) " "Info (10281): Verilog HDL Declaration information at mynios2_addr_router_002.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_002.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_002.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_addr_router_002.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_addr_router_002_default_decode " "Info: Found entity 1: mynios2_addr_router_002_default_decode" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_002.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_002.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_addr_router_002 " "Info: Found entity 2: mynios2_addr_router_002" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_002.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_002.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid mynios2_id_router.sv(36) " "Info (10281): Verilog HDL Declaration information at mynios2_id_router.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "mynios2/synthesis/submodules/mynios2_id_router.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_id_router.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_id_router_default_decode " "Info: Found entity 1: mynios2_id_router_default_decode" {  } { { "mynios2/synthesis/submodules/mynios2_id_router.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_id_router " "Info: Found entity 2: mynios2_id_router" {  } { { "mynios2/synthesis/submodules/mynios2_id_router.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid mynios2_id_router_003.sv(36) " "Info (10281): Verilog HDL Declaration information at mynios2_id_router_003.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_003.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_003.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_id_router_003.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_id_router_003_default_decode " "Info: Found entity 1: mynios2_id_router_003_default_decode" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_003.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_003.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_id_router_003 " "Info: Found entity 2: mynios2_id_router_003" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_003.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_003.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid mynios2_id_router_004.sv(36) " "Info (10281): Verilog HDL Declaration information at mynios2_id_router_004.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_004.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_004.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_id_router_004.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_id_router_004_default_decode " "Info: Found entity 1: mynios2_id_router_004_default_decode" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_004.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_004.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_id_router_004 " "Info: Found entity 2: mynios2_id_router_004" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_004.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_004.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_DESTID default_destid mynios2_id_router_011.sv(36) " "Info (10281): Verilog HDL Declaration information at mynios2_id_router_011.sv(36): object \"DEFAULT_DESTID\" differs only in case from object \"default_destid\" in the same scope" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_011.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_011.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_id_router_011.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/mynios2_id_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_id_router_011_default_decode " "Info: Found entity 1: mynios2_id_router_011_default_decode" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_011.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_011.sv" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mynios2_id_router_011 " "Info: Found entity 2: mynios2_id_router_011" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_011.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_011.sv" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENFORCE_ORDER enforce_order altera_merlin_traffic_limiter.sv(53) " "Info (10281): Verilog HDL Declaration information at altera_merlin_traffic_limiter.sv(53): object \"ENFORCE_ORDER\" differs only in case from object \"enforce_order\" in the same scope" {  } { { "mynios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Info: Found entity 1: altera_merlin_traffic_limiter" {  } { { "mynios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Info: Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mynios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(414) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(414): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET altera_merlin_burst_adapter.sv(461) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(461): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 461 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_SYMBOLS num_symbols altera_merlin_burst_adapter.sv(491) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(491): object \"NUM_SYMBOLS\" differs only in case from object \"num_symbols\" in the same scope" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 491 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT_MAX_BYTE_CNT out_max_byte_cnt altera_merlin_burst_adapter.sv(489) " "Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter.sv(489): object \"OUT_MAX_BYTE_CNT\" differs only in case from object \"out_max_byte_cnt\" in the same scope" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 489 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Info: Found 7 design units, including 7 entities, in source file mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Info: Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Info: Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Info: Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Info: Found entity 4: altera_merlin_burst_adapter_min" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Info: Found entity 5: altera_merlin_burst_adapter" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Info: Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Info: Found entity 7: altera_merlin_burst_adapter_full" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info: Found entity 1: altera_reset_controller" {  } { { "mynios2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info: Found entity 1: altera_reset_synchronizer" {  } { { "mynios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cmd_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cmd_xbar_demux " "Info: Found entity 1: mynios2_cmd_xbar_demux" {  } { { "mynios2/synthesis/submodules/mynios2_cmd_xbar_demux.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cmd_xbar_demux_001 " "Info: Found entity 1: mynios2_cmd_xbar_demux_001" {  } { { "mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_002.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cmd_xbar_demux_002 " "Info: Found entity 1: mynios2_cmd_xbar_demux_002" {  } { { "mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info: Found entity 1: altera_merlin_arbitrator" {  } { { "mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info: Found entity 2: altera_merlin_arb_adder" {  } { { "mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_cmd_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_cmd_xbar_mux " "Info: Found entity 1: mynios2_cmd_xbar_mux" {  } { { "mynios2/synthesis/submodules/mynios2_cmd_xbar_mux.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_rsp_xbar_demux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_rsp_xbar_demux " "Info: Found entity 1: mynios2_rsp_xbar_demux" {  } { { "mynios2/synthesis/submodules/mynios2_rsp_xbar_demux.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_rsp_xbar_demux_004.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_rsp_xbar_demux_004 " "Info: Found entity 1: mynios2_rsp_xbar_demux_004" {  } { { "mynios2/synthesis/submodules/mynios2_rsp_xbar_demux_004.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_rsp_xbar_mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_rsp_xbar_mux " "Info: Found entity 1: mynios2_rsp_xbar_mux" {  } { { "mynios2/synthesis/submodules/mynios2_rsp_xbar_mux.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_rsp_xbar_mux_001.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_rsp_xbar_mux_001 " "Info: Found entity 1: mynios2_rsp_xbar_mux_001" {  } { { "mynios2/synthesis/submodules/mynios2_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Info: Found entity 1: altera_merlin_width_adapter" {  } { { "mynios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynios2/synthesis/submodules/mynios2_irq_mapper.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mynios2/synthesis/submodules/mynios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mynios2_irq_mapper " "Info: Found entity 1: mynios2_irq_mapper" {  } { { "mynios2/synthesis/submodules/mynios2_irq_mapper.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_irq_mapper.sv" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_top_system.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_top_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_top_system-syn " "Info: Found design unit 1: my_top_system-syn" {  } { { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 81 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_top_system " "Info: Found entity 1: my_top_system" {  } { { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-syn " "Info: Found design unit 1: counter-syn" {  } { { "Counter.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/Counter.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "Counter.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/Counter.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/mux_4bit_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/mux_4bit_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4bit_1-behaviour " "Info: Found design unit 1: mux_4bit_1-behaviour" {  } { { "../My_Own_Components/mux_4bit_1.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/mux_4bit_1.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_4bit_1 " "Info: Found entity 1: mux_4bit_1" {  } { { "../My_Own_Components/mux_4bit_1.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/mux_4bit_1.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mike/documents/rover/my_own_components/he_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/mike/documents/rover/my_own_components/he_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HE_counter-Behavioral " "Info: Found design unit 1: HE_counter-Behavioral" {  } { { "../My_Own_Components/HE_counter.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/HE_counter.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HE_counter " "Info: Found entity 1: HE_counter" {  } { { "../My_Own_Components/HE_counter.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/HE_counter.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_cpu.v(1213) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_cpu.v(1213): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_cpu.v(1215) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_cpu.v(1215): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1215 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_cpu.v(1259) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_cpu.v(1259): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1259 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_cpu.v(1261) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_cpu.v(1261): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1261 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_cpu.v(2293) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_cpu.v(2293): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2293 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_cpu.v(2295) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_cpu.v(2295): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2295 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_cpu.v(2451) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_cpu.v(2451): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2451 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_cpu.v(3370) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_cpu.v(3370): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3370 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_epcs_flash_controller.v(401) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_epcs_flash_controller.v(401): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_sdram_0.v(316) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_sdram_0.v(326) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_sdram_0.v(336) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mynios2_sdram_0.v(680) " "Warning (10037): Verilog HDL or VHDL warning at mynios2_sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_top_system " "Info: Elaborating entity \"my_top_system\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_ADC_LED my_top_system.vhd(334) " "Warning (10036): Verilog HDL or VHDL warning at my_top_system.vhd(334): object \"sig_ADC_LED\" assigned a value but never read" {  } { { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HE_counter HE_counter:inst_HE_sensor " "Info: Elaborating entity \"HE_counter\" for hierarchy \"HE_counter:inst_HE_sensor\"" {  } { { "my_top_system.vhd" "inst_HE_sensor" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 345 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit mux_4bit:inst_mux_LED " "Info: Elaborating entity \"mux_4bit\" for hierarchy \"mux_4bit:inst_mux_LED\"" {  } { { "my_top_system.vhd" "inst_mux_LED" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit_1 mux_4bit_1:inst_mux_steering " "Info: Elaborating entity \"mux_4bit_1\" for hierarchy \"mux_4bit_1:inst_mux_steering\"" {  } { { "my_top_system.vhd" "inst_mux_steering" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst_pwmGen_steering " "Info: Elaborating entity \"pwm\" for hierarchy \"pwm:inst_pwmGen_steering\"" {  } { { "my_top_system.vhd" "inst_pwmGen_steering" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 395 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_1 pwm_1:inst_pwmGen_sensor1 " "Info: Elaborating entity \"pwm_1\" for hierarchy \"pwm_1:inst_pwmGen_sensor1\"" {  } { { "my_top_system.vhd" "inst_pwmGen_sensor1" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 414 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPLL SPIPLL:inst_SPIPLL0 " "Info: Elaborating entity \"SPIPLL\" for hierarchy \"SPIPLL:inst_SPIPLL0\"" {  } { { "my_top_system.vhd" "inst_SPIPLL0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 478 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SPIPLL:inst_SPIPLL0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"SPIPLL:inst_SPIPLL0\|altpll:altpll_component\"" {  } { { "../My_Own_Components/SPIPLL.v" "altpll_component" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/SPIPLL.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SPIPLL:inst_SPIPLL0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"SPIPLL:inst_SPIPLL0\|altpll:altpll_component\"" {  } { { "../My_Own_Components/SPIPLL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/SPIPLL.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPIPLL:inst_SPIPLL0\|altpll:altpll_component " "Info: Instantiated megafunction \"SPIPLL:inst_SPIPLL0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Info: Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Info: Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=SPIPLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=SPIPLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../My_Own_Components/SPIPLL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/SPIPLL.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spipll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/spipll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPLL_altpll " "Info: Found entity 1: SPIPLL_altpll" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/spipll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPLL_altpll SPIPLL:inst_SPIPLL0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated " "Info: Elaborating entity \"SPIPLL_altpll\" for hierarchy \"SPIPLL:inst_SPIPLL0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_CTRL ADC_CTRL:inst_ADC_CTRL0 " "Info: Elaborating entity \"ADC_CTRL\" for hierarchy \"ADC_CTRL:inst_ADC_CTRL0\"" {  } { { "my_top_system.vhd" "inst_ADC_CTRL0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch_sel ADC_CTRL.v(59) " "Warning (10036): Verilog HDL or VHDL warning at ADC_CTRL.v(59): object \"ch_sel\" assigned a value but never read" {  } { { "../My_Own_Components/ADC_CTRL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/ADC_CTRL.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ADC_CTRL.v(62) " "Warning (10230): Verilog HDL assignment warning at ADC_CTRL.v(62): truncated value with size 4 to match size of target (3)" {  } { { "../My_Own_Components/ADC_CTRL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/ADC_CTRL.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADC_CTRL.v(78) " "Warning (10230): Verilog HDL assignment warning at ADC_CTRL.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../My_Own_Components/ADC_CTRL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/ADC_CTRL.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADC_CTRL.v(112) " "Warning (10230): Verilog HDL assignment warning at ADC_CTRL.v(112): truncated value with size 32 to match size of target (4)" {  } { { "../My_Own_Components/ADC_CTRL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/ADC_CTRL.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ADC_CTRL.v(197) " "Warning (10230): Verilog HDL assignment warning at ADC_CTRL.v(197): truncated value with size 32 to match size of target (3)" {  } { { "../My_Own_Components/ADC_CTRL.v" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/ADC_CTRL.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2 mynios2:inst_qsys " "Info: Elaborating entity \"mynios2\" for hierarchy \"mynios2:inst_qsys\"" {  } { { "my_top_system.vhd" "inst_qsys" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu mynios2:inst_qsys\|mynios2_cpu:cpu " "Info: Elaborating entity \"mynios2_cpu\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\"" {  } { { "mynios2/synthesis/mynios2.v" "cpu" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_test_bench mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_test_bench:the_mynios2_cpu_test_bench " "Info: Elaborating entity \"mynios2_cpu_test_bench\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_test_bench:the_mynios2_cpu_test_bench\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_test_bench" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 6496 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_ic_data_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_data_module:mynios2_cpu_ic_data " "Info: Elaborating entity \"mynios2_cpu_ic_data_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_data_module:mynios2_cpu_ic_data\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_ic_data" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 7517 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_data_module:mynios2_cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_data_module:mynios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjd1 " "Info: Found entity 1: altsyncram_sjd1" {  } { { "db/altsyncram_sjd1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_sjd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjd1 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_data_module:mynios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated " "Info: Elaborating entity \"altsyncram_sjd1\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_data_module:mynios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_ic_tag_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_tag_module:mynios2_cpu_ic_tag " "Info: Elaborating entity \"mynios2_cpu_ic_tag_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_tag_module:mynios2_cpu_ic_tag\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_ic_tag" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 7583 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_tag_module:mynios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_tag_module:mynios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vg1 " "Info: Found entity 1: altsyncram_8vg1" {  } { { "db/altsyncram_8vg1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_8vg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vg1 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_tag_module:mynios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8vg1:auto_generated " "Info: Elaborating entity \"altsyncram_8vg1\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_ic_tag_module:mynios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8vg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_bht_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_bht_module:mynios2_cpu_bht " "Info: Elaborating entity \"mynios2_cpu_bht_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_bht_module:mynios2_cpu_bht\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_bht" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 7787 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_bht_module:mynios2_cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_bht_module:mynios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rig1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rig1 " "Info: Found entity 1: altsyncram_rig1" {  } { { "db/altsyncram_rig1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_rig1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rig1 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_bht_module:mynios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_rig1:auto_generated " "Info: Elaborating entity \"altsyncram_rig1\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_bht_module:mynios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_rig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_register_bank_a_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_a_module:mynios2_cpu_register_bank_a " "Info: Elaborating entity \"mynios2_cpu_register_bank_a_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_a_module:mynios2_cpu_register_bank_a\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_register_bank_a" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 7934 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_a_module:mynios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_a_module:mynios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h4g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h4g1 " "Info: Found entity 1: altsyncram_h4g1" {  } { { "db/altsyncram_h4g1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_h4g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h4g1 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_a_module:mynios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_h4g1:auto_generated " "Info: Elaborating entity \"altsyncram_h4g1\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_a_module:mynios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_h4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_register_bank_b_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_b_module:mynios2_cpu_register_bank_b " "Info: Elaborating entity \"mynios2_cpu_register_bank_b_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_b_module:mynios2_cpu_register_bank_b\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_register_bank_b" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 7955 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_b_module:mynios2_cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_b_module:mynios2_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4g1 " "Info: Found entity 1: altsyncram_k4g1" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_k4g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4g1 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_b_module:mynios2_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_k4g1:auto_generated " "Info: Elaborating entity \"altsyncram_k4g1\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_register_bank_b_module:mynios2_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_k4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_dc_tag_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_tag_module:mynios2_cpu_dc_tag " "Info: Elaborating entity \"mynios2_cpu_dc_tag_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_tag_module:mynios2_cpu_dc_tag\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_dc_tag" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 8388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_tag_module:mynios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_tag_module:mynios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 378 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rag1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rag1 " "Info: Found entity 1: altsyncram_rag1" {  } { { "db/altsyncram_rag1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_rag1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rag1 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_tag_module:mynios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rag1:auto_generated " "Info: Elaborating entity \"altsyncram_rag1\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_tag_module:mynios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_dc_data_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_data_module:mynios2_cpu_dc_data " "Info: Elaborating entity \"mynios2_cpu_dc_data_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_data_module:mynios2_cpu_dc_data\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_dc_data" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 8442 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_data_module:mynios2_cpu_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_data_module:mynios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Info: Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_2jf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_data_module:mynios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2jf1:auto_generated " "Info: Elaborating entity \"altsyncram_2jf1\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_data_module:mynios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_dc_victim_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_victim_module:mynios2_cpu_dc_victim " "Info: Elaborating entity \"mynios2_cpu_dc_victim_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_victim_module:mynios2_cpu_dc_victim\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_dc_victim" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 8458 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_victim_module:mynios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_victim_module:mynios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Info: Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_victim_module:mynios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Info: Elaborating entity \"altsyncram_r3d1\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_dc_victim_module:mynios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_mult_cell mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell " "Info: Elaborating entity \"mynios2_cpu_mult_cell\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_mult_cell" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 10851 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_mult_cell.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Info: Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Info: Elaborating entity \"mult_add_mgr2\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Info: Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Info: Elaborating entity \"ded_mult_ks81\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_mult_cell.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Info: Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Info: Elaborating entity \"mult_add_ogr2\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_mult_cell:the_mynios2_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci " "Info: Elaborating entity \"mynios2_cpu_nios2_oci\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_debug mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_debug:the_mynios2_cpu_nios2_oci_debug " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_debug\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_debug:the_mynios2_cpu_nios2_oci_debug\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_debug" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3681 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_ocimem mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_ocimem:the_mynios2_cpu_nios2_ocimem " "Info: Elaborating entity \"mynios2_cpu_nios2_ocimem\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_ocimem:the_mynios2_cpu_nios2_ocimem\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_ocimem" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3701 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_ociram_lpm_dram_bdp_component_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_ocimem:the_mynios2_cpu_nios2_ocimem\|mynios2_cpu_ociram_lpm_dram_bdp_component_module:mynios2_cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"mynios2_cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_ocimem:the_mynios2_cpu_nios2_ocimem\|mynios2_cpu_ociram_lpm_dram_bdp_component_module:mynios2_cpu_ociram_lpm_dram_bdp_component\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_ociram_lpm_dram_bdp_component" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 876 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_ocimem:the_mynios2_cpu_nios2_ocimem\|mynios2_cpu_ociram_lpm_dram_bdp_component_module:mynios2_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_ocimem:the_mynios2_cpu_nios2_ocimem\|mynios2_cpu_ociram_lpm_dram_bdp_component_module:mynios2_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 724 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vu72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vu72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vu72 " "Info: Found entity 1: altsyncram_vu72" {  } { { "db/altsyncram_vu72.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_vu72.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vu72 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_ocimem:the_mynios2_cpu_nios2_ocimem\|mynios2_cpu_ociram_lpm_dram_bdp_component_module:mynios2_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_vu72:auto_generated " "Info: Elaborating entity \"altsyncram_vu72\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_ocimem:the_mynios2_cpu_nios2_ocimem\|mynios2_cpu_ociram_lpm_dram_bdp_component_module:mynios2_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_vu72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_avalon_reg mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_avalon_reg:the_mynios2_cpu_nios2_avalon_reg " "Info: Elaborating entity \"mynios2_cpu_nios2_avalon_reg\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_avalon_reg:the_mynios2_cpu_nios2_avalon_reg\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_avalon_reg" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3721 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_break mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_break:the_mynios2_cpu_nios2_oci_break " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_break\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_break:the_mynios2_cpu_nios2_oci_break\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_break" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3758 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_xbrk mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_xbrk:the_mynios2_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_xbrk\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_xbrk:the_mynios2_cpu_nios2_oci_xbrk\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_xbrk" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3783 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_dbrk mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dbrk:the_mynios2_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_dbrk\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dbrk:the_mynios2_cpu_nios2_oci_dbrk\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_dbrk" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3816 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_match_single mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dbrk:the_mynios2_cpu_nios2_oci_dbrk\|mynios2_cpu_nios2_oci_match_single:mynios2_cpu_nios2_oci_dbrk_hit0_match_single " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_match_single\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dbrk:the_mynios2_cpu_nios2_oci_dbrk\|mynios2_cpu_nios2_oci_match_single:mynios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1927 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_match_paired mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dbrk:the_mynios2_cpu_nios2_oci_dbrk\|mynios2_cpu_nios2_oci_match_paired:mynios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_match_paired\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dbrk:the_mynios2_cpu_nios2_oci_dbrk\|mynios2_cpu_nios2_oci_match_paired:mynios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 1970 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_itrace mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_itrace\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_itrace" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3857 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_dtrace mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dtrace:the_mynios2_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_dtrace\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dtrace:the_mynios2_cpu_nios2_oci_dtrace\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_dtrace" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3872 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_td_mode mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dtrace:the_mynios2_cpu_nios2_oci_dtrace\|mynios2_cpu_nios2_oci_td_mode:mynios2_cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_td_mode\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_dtrace:the_mynios2_cpu_nios2_oci_dtrace\|mynios2_cpu_nios2_oci_td_mode:mynios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2440 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_fifo mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_fifo\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_fifo" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3891 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_compute_tm_count mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\|mynios2_cpu_nios2_oci_compute_tm_count:mynios2_cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_compute_tm_count\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\|mynios2_cpu_nios2_oci_compute_tm_count:mynios2_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2772 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_fifowp_inc mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\|mynios2_cpu_nios2_oci_fifowp_inc:mynios2_cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_fifowp_inc\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\|mynios2_cpu_nios2_oci_fifowp_inc:mynios2_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2782 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_fifocount_inc mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\|mynios2_cpu_nios2_oci_fifocount_inc:mynios2_cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_fifocount_inc\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\|mynios2_cpu_nios2_oci_fifocount_inc:mynios2_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2792 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_oci_test_bench mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\|mynios2_cpu_oci_test_bench:the_mynios2_cpu_oci_test_bench " "Info: Elaborating entity \"mynios2_cpu_oci_test_bench\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_fifo:the_mynios2_cpu_nios2_oci_fifo\|mynios2_cpu_oci_test_bench:the_mynios2_cpu_oci_test_bench\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_oci_test_bench" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 2801 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_pib mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_pib:the_mynios2_cpu_nios2_oci_pib " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_pib\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_pib:the_mynios2_cpu_nios2_oci_pib\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_pib" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3901 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_nios2_oci_im mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im " "Info: Elaborating entity \"mynios2_cpu_nios2_oci_im\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_nios2_oci_im" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_traceram_lpm_dram_bdp_component_module mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"mynios2_cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "mynios2_cpu_traceram_lpm_dram_bdp_component" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info: Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info: Elaborating entity \"altsyncram_0a02\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_jtag_debug_module_wrapper mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"mynios2_cpu_jtag_debug_module_wrapper\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "the_mynios2_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3965 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_jtag_debug_module_tck mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"mynios2_cpu_jtag_debug_module_tck\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" "the_mynios2_cpu_jtag_debug_module_tck" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cpu_jtag_debug_module_sysclk mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_sysclk:the_mynios2_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"mynios2_cpu_jtag_debug_module_sysclk\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_sysclk:the_mynios2_cpu_jtag_debug_module_sysclk\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" "the_mynios2_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mynios2_cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mynios2_cpu_jtag_debug_module_phy\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" "mynios2_cpu_jtag_debug_module_phy" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mynios2_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mynios2_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_jtag_uart mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart " "Info: Elaborating entity \"mynios2_jtag_uart\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\"" {  } { { "mynios2/synthesis/mynios2.v" "jtag_uart" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1081 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_jtag_uart_scfifo_w mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w " "Info: Elaborating entity \"mynios2_jtag_uart_scfifo_w\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\"" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "the_mynios2_jtag_uart_scfifo_w" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 628 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "wfifo" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 186 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 186 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info: Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info: Elaborating entity \"scfifo_jr21\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info: Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info: Elaborating entity \"a_dpfifo_q131\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info: Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/cntr_do7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info: Elaborating entity \"cntr_do7\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info: Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/dpram_nl21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info: Elaborating entity \"dpram_nl21\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info: Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_r1m1\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/dpram_nl21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info: Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/cntr_1ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info: Elaborating entity \"cntr_1ob\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_w:the_mynios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_jtag_uart_scfifo_r mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_r:the_mynios2_jtag_uart_scfifo_r " "Info: Elaborating entity \"mynios2_jtag_uart_scfifo_r\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|mynios2_jtag_uart_scfifo_r:the_mynios2_jtag_uart_scfifo_r\"" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "the_mynios2_jtag_uart_scfifo_r" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:mynios2_jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:mynios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "mynios2_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:mynios2_jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:mynios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 777 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:mynios2_jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"mynios2:inst_qsys\|mynios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:mynios2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 777 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_onchip_memory2 mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2 " "Info: Elaborating entity \"mynios2_onchip_memory2\" for hierarchy \"mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\"" {  } { { "mynios2/synthesis/mynios2.v" "onchip_memory2" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1093 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_onchip_memory2.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "mynios2/synthesis/submodules/mynios2_onchip_memory2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_onchip_memory2.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2.hex " "Info: Parameter \"init_file\" = \"onchip_memory2.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1000 " "Info: Parameter \"maximum_depth\" = \"1000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1000 " "Info: Parameter \"numwords_a\" = \"1000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mynios2/synthesis/submodules/mynios2_onchip_memory2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_onchip_memory2.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_63c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63c1 " "Info: Found entity 1: altsyncram_63c1" {  } { { "db/altsyncram_63c1.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_63c1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_63c1 mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_63c1:auto_generated " "Info: Elaborating entity \"altsyncram_63c1\" for hierarchy \"mynios2:inst_qsys\|mynios2_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_63c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_epcs_flash_controller mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller " "Info: Elaborating entity \"mynios2_epcs_flash_controller\" for hierarchy \"mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\"" {  } { { "mynios2/synthesis/mynios2.v" "epcs_flash_controller" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_epcs_flash_controller_sub mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|mynios2_epcs_flash_controller_sub:the_mynios2_epcs_flash_controller_sub " "Info: Elaborating entity \"mynios2_epcs_flash_controller_sub\" for hierarchy \"mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|mynios2_epcs_flash_controller_sub:the_mynios2_epcs_flash_controller_sub\"" {  } { { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "the_mynios2_epcs_flash_controller_sub" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 502 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "the_boot_copier_rom" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 543 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info: Elaborated megafunction instantiation \"mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 543 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info: Instantiated megafunction \"mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mynios2_epcs_flash_controller_boot_rom_synth.hex " "Info: Parameter \"init_file\" = \"mynios2_epcs_flash_controller_boot_rom_synth.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 543 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_su51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_su51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_su51 " "Info: Found entity 1: altsyncram_su51" {  } { { "db/altsyncram_su51.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_su51.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_su51 mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_su51:auto_generated " "Info: Elaborating entity \"altsyncram_su51\" for hierarchy \"mynios2:inst_qsys\|mynios2_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_su51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_pio_0 mynios2:inst_qsys\|mynios2_pio_0:pio_0 " "Info: Elaborating entity \"mynios2_pio_0\" for hierarchy \"mynios2:inst_qsys\|mynios2_pio_0:pio_0\"" {  } { { "mynios2/synthesis/mynios2.v" "pio_0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_template mynios2:inst_qsys\|slave_template:slave_template_0 " "Info: Elaborating entity \"slave_template\" for hierarchy \"mynios2:inst_qsys\|slave_template:slave_template_0\"" {  } { { "mynios2/synthesis/mynios2.v" "slave_template_0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1190 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_mask_reg_en slave_template.v(249) " "Warning (10036): Verilog HDL or VHDL warning at slave_template.v(249): object \"irq_mask_reg_en\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "edge_capture_reg_en slave_template.v(250) " "Warning (10036): Verilog HDL or VHDL warning at slave_template.v(250): object \"edge_capture_reg_en\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(629) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(629): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 629 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(635) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(635): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 635 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(641) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(641): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 641 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(647) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(647): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 647 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(657) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(657): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 657 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(679) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(679): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 679 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(685) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(685): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 685 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(691) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(691): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 691 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(697) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(697): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 697 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(707) " "Info (10264): Verilog HDL Case Statement information at slave_template.v(707): all case item expressions in this case statement are onehot" {  } { { "mynios2/synthesis/submodules/slave_template.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 707 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_with_bytelanes mynios2:inst_qsys\|slave_template:slave_template_0\|register_with_bytelanes:register_0 " "Info: Elaborating entity \"register_with_bytelanes\" for hierarchy \"mynios2:inst_qsys\|slave_template:slave_template_0\|register_with_bytelanes:register_0\"" {  } { { "mynios2/synthesis/submodules/slave_template.v" "register_0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v" 583 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_uart mynios2:inst_qsys\|mynios2_uart:uart " "Info: Elaborating entity \"mynios2_uart\" for hierarchy \"mynios2:inst_qsys\|mynios2_uart:uart\"" {  } { { "mynios2/synthesis/mynios2.v" "uart" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_uart_tx mynios2:inst_qsys\|mynios2_uart:uart\|mynios2_uart_tx:the_mynios2_uart_tx " "Info: Elaborating entity \"mynios2_uart_tx\" for hierarchy \"mynios2:inst_qsys\|mynios2_uart:uart\|mynios2_uart_tx:the_mynios2_uart_tx\"" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "the_mynios2_uart_tx" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 1068 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_uart_rx mynios2:inst_qsys\|mynios2_uart:uart\|mynios2_uart_rx:the_mynios2_uart_rx " "Info: Elaborating entity \"mynios2_uart_rx\" for hierarchy \"mynios2:inst_qsys\|mynios2_uart:uart\|mynios2_uart_rx:the_mynios2_uart_rx\"" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "the_mynios2_uart_rx" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 1086 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_uart_rx_stimulus_source mynios2:inst_qsys\|mynios2_uart:uart\|mynios2_uart_rx:the_mynios2_uart_rx\|mynios2_uart_rx_stimulus_source:the_mynios2_uart_rx_stimulus_source " "Info: Elaborating entity \"mynios2_uart_rx_stimulus_source\" for hierarchy \"mynios2:inst_qsys\|mynios2_uart:uart\|mynios2_uart_rx:the_mynios2_uart_rx\|mynios2_uart_rx_stimulus_source:the_mynios2_uart_rx_stimulus_source\"" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "the_mynios2_uart_rx_stimulus_source" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 569 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_uart_regs mynios2:inst_qsys\|mynios2_uart:uart\|mynios2_uart_regs:the_mynios2_uart_regs " "Info: Elaborating entity \"mynios2_uart_regs\" for hierarchy \"mynios2:inst_qsys\|mynios2_uart:uart\|mynios2_uart_regs:the_mynios2_uart_regs\"" {  } { { "mynios2/synthesis/submodules/mynios2_uart.v" "the_mynios2_uart_regs" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 1117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_sysid_qsys_0 mynios2:inst_qsys\|mynios2_sysid_qsys_0:sysid_qsys_0 " "Info: Elaborating entity \"mynios2_sysid_qsys_0\" for hierarchy \"mynios2:inst_qsys\|mynios2_sysid_qsys_0:sysid_qsys_0\"" {  } { { "mynios2/synthesis/mynios2.v" "sysid_qsys_0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_up_clock mynios2:inst_qsys\|mynios2_up_clock:up_clock " "Info: Elaborating entity \"mynios2_up_clock\" for hierarchy \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\"" {  } { { "mynios2/synthesis/mynios2.v" "up_clock" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_in_clk mynios2_up_clock.v(104) " "Warning (10036): Verilog HDL or VHDL warning at mynios2_up_clock.v(104): object \"video_in_clk\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK mynios2_up_clock.v(105) " "Warning (10036): Verilog HDL or VHDL warning at mynios2_up_clock.v(105): object \"VGA_CLK\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System " "Info: Elaborating entity \"altpll\" for hierarchy \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\"" {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "DE_Clock_Generator_System" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System " "Info: Elaborated megafunction instantiation \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\"" {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 172 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System " "Info: Instantiated megafunction \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Info: Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Info: Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Info: Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Info: Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 172 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Info: Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altpll_6rb2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Info: Elaborating entity \"altpll_6rb2\" for hierarchy \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio " "Info: Elaborating entity \"altpll\" for hierarchy \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio\"" {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio " "Info: Elaborated megafunction instantiation \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio\"" {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 270 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio " "Info: Instantiated megafunction \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 31 " "Info: Parameter \"clk1_divide_by\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Info: Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Info: Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 270 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_vpb2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_vpb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_vpb2 " "Info: Found entity 1: altpll_vpb2" {  } { { "db/altpll_vpb2.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altpll_vpb2.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_vpb2 mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated " "Info: Elaborating entity \"altpll_vpb2\" for hierarchy \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_sdram_0 mynios2:inst_qsys\|mynios2_sdram_0:sdram_0 " "Info: Elaborating entity \"mynios2_sdram_0\" for hierarchy \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\"" {  } { { "mynios2/synthesis/mynios2.v" "sdram_0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_sdram_0_input_efifo_module mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|mynios2_sdram_0_input_efifo_module:the_mynios2_sdram_0_input_efifo_module " "Info: Elaborating entity \"mynios2_sdram_0_input_efifo_module\" for hierarchy \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|mynios2_sdram_0_input_efifo_module:the_mynios2_sdram_0_input_efifo_module\"" {  } { { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "the_mynios2_sdram_0_input_efifo_module" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_sys_clk_timer mynios2:inst_qsys\|mynios2_sys_clk_timer:sys_clk_timer " "Info: Elaborating entity \"mynios2_sys_clk_timer\" for hierarchy \"mynios2:inst_qsys\|mynios2_sys_clk_timer:sys_clk_timer\"" {  } { { "mynios2/synthesis/mynios2.v" "sys_clk_timer" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1323 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_vic_0 mynios2:inst_qsys\|mynios2_vic_0:vic_0 " "Info: Elaborating entity \"mynios2_vic_0\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\"" {  } { { "mynios2/synthesis/mynios2.v" "vic_0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_csr mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr " "Info: Elaborating entity \"altera_vic_csr\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\"" {  } { { "mynios2/synthesis/submodules/mynios2_vic_0.v" "vic_csr" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInValid altera_vic_csr.sv(159) " "Warning (10036): Verilog HDL or VHDL warning at altera_vic_csr.sv(159): object \"DcInValid\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInData altera_vic_csr.sv(160) " "Warning (10036): Verilog HDL or VHDL warning at altera_vic_csr.sv(160): object \"DcInData\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRrsValue altera_vic_csr.sv(165) " "Warning (10036): Verilog HDL or VHDL warning at altera_vic_csr.sv(165): object \"DcRrsValue\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcNmiValue altera_vic_csr.sv(166) " "Warning (10036): Verilog HDL or VHDL warning at altera_vic_csr.sv(166): object \"DcNmiValue\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRilAdjust altera_vic_csr.sv(168) " "Warning (10036): Verilog HDL or VHDL warning at altera_vic_csr.sv(168): object \"DcRilAdjust\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_output_reg mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U " "Info: Elaborating entity \"altera_vic_output_reg\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U\"" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "INT_OUT\[0\].U" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 490 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_config_reg mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U " "Info: Elaborating entity \"altera_vic_config_reg\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U\"" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "REG_CONFIG\[0\].U" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 632 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_set_clear mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE " "Info: Elaborating entity \"altera_vic_reg_set_clear\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE\"" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "INT_ENABLE" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 646 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING " "Info: Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING\"" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "INT_PENDING" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 650 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG " "Info: Elaborating entity \"altera_vic_reg\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG\"" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "VIC_CONFIG" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 662 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:VIC_STATUS " "Info: Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:VIC_STATUS\"" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "VIC_STATUS" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 666 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE " "Info: Elaborating entity \"altera_vic_reg\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE\"" {  } { { "mynios2/synthesis/submodules/altera_vic_csr.sv" "VEC_TABLE_BASE" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_csr.sv" 670 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_priority mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_priority:vic_priority " "Info: Elaborating entity \"altera_vic_priority\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_priority:vic_priority\"" {  } { { "mynios2/synthesis/submodules/mynios2_vic_0.v" "vic_priority" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare4 mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port5_8.A0 " "Info: Elaborating entity \"altera_vic_compare4\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port5_8.A0\"" {  } { { "mynios2/synthesis/submodules/altera_vic_priority.sv" "port5_8.A0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_priority.sv" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare2 mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port5_8.B0 " "Info: Elaborating entity \"altera_vic_compare2\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port5_8.B0\"" {  } { { "mynios2/synthesis/submodules/altera_vic_priority.sv" "port5_8.B0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_vic_priority.sv" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_vector mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_vector:vic_vector " "Info: Elaborating entity \"altera_vic_vector\" for hierarchy \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_vector:vic_vector\"" {  } { { "mynios2/synthesis/submodules/mynios2_vic_0.v" "vic_vector" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_timer_0 mynios2:inst_qsys\|mynios2_timer_0:timer_0 " "Info: Elaborating entity \"mynios2_timer_0\" for hierarchy \"mynios2:inst_qsys\|mynios2_timer_0:timer_0\"" {  } { { "mynios2/synthesis/mynios2.v" "timer_0" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mynios2:inst_qsys\|altera_merlin_master_translator:cpu_instruction_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "cpu_instruction_master_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1407 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mynios2:inst_qsys\|altera_merlin_master_translator:cpu_data_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "cpu_data_master_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1461 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mynios2:inst_qsys\|altera_merlin_master_translator:vic_0_dummy_master_translator " "Info: Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_master_translator:vic_0_dummy_master_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "vic_0_dummy_master_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1515 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1573 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "onchip_memory2_s1_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "epcs_flash_controller_epcs_control_port_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1689 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:sdram_0_s1_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "sdram_0_s1_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1747 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1805 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(184) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(184): truncated value with size 4 to match size of target (1)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(267) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(267): truncated value with size 4 to match size of target (1)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:pio_0_s1_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "pio_0_s1_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1863 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(184) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(184): truncated value with size 4 to match size of target (1)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(267) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(267): truncated value with size 4 to match size of target (1)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:slave_template_0_s0_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:slave_template_0_s0_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "slave_template_0_s0_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1921 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:uart_s1_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "uart_s1_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1979 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(184) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(184): truncated value with size 4 to match size of target (1)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_merlin_slave_translator.sv(189) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(189): truncated value with size 32 to match size of target (16)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(267) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(267): truncated value with size 4 to match size of target (1)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2037 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "sys_clk_timer_s1_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(184) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(184): truncated value with size 4 to match size of target (1)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_merlin_slave_translator.sv(189) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(189): truncated value with size 32 to match size of target (16)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_slave_translator.sv(267) " "Warning (10230): Verilog HDL assignment warning at altera_merlin_slave_translator.sv(267): truncated value with size 4 to match size of target (1)" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mynios2:inst_qsys\|altera_merlin_slave_translator:vic_0_csr_access_translator " "Info: Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_translator:vic_0_csr_access_translator\"" {  } { { "mynios2/synthesis/mynios2.v" "vic_0_csr_access_translator" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mynios2:inst_qsys\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "mynios2/synthesis/mynios2.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2325 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mynios2:inst_qsys\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "mynios2/synthesis/mynios2.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2381 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mynios2:inst_qsys\|altera_merlin_master_agent:vic_0_dummy_master_translator_avalon_universal_master_0_agent " "Info: Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_master_agent:vic_0_dummy_master_translator_avalon_universal_master_0_agent\"" {  } { { "mynios2/synthesis/mynios2.v" "vic_0_dummy_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mynios2:inst_qsys\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Info: Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "mynios2/synthesis/mynios2.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2509 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mynios2:inst_qsys\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info: Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_agent.sv" 399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mynios2:inst_qsys\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info: Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mynios2:inst_qsys\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "mynios2/synthesis/mynios2.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2550 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_ptr altera_avalon_sc_fifo.v(138) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(138): object \"sop_ptr\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_on_error altera_avalon_sc_fifo.v(163) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(163): object \"drop_on_error\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent " "Info: Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "mynios2/synthesis/mynios2.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2848 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info: Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mynios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_agent.sv" 399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info: Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "mynios2/synthesis/mynios2.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 2889 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_ptr altera_avalon_sc_fifo.v(138) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(138): object \"sop_ptr\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_on_error altera_avalon_sc_fifo.v(163) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(163): object \"drop_on_error\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info: Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "mynios2/synthesis/mynios2.v" "slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 3228 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_ptr altera_avalon_sc_fifo.v(138) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(138): object \"sop_ptr\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_on_error altera_avalon_sc_fifo.v(163) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(163): object \"drop_on_error\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mynios2:inst_qsys\|altera_avalon_sc_fifo:vic_0_csr_access_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info: Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mynios2:inst_qsys\|altera_avalon_sc_fifo:vic_0_csr_access_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "mynios2/synthesis/mynios2.v" "vic_0_csr_access_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 3793 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sop_ptr altera_avalon_sc_fifo.v(138) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(138): object \"sop_ptr\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_on_error altera_avalon_sc_fifo.v(163) " "Warning (10036): Verilog HDL or VHDL warning at altera_avalon_sc_fifo.v(163): object \"drop_on_error\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_addr_router mynios2:inst_qsys\|mynios2_addr_router:addr_router " "Info: Elaborating entity \"mynios2_addr_router\" for hierarchy \"mynios2:inst_qsys\|mynios2_addr_router:addr_router\"" {  } { { "mynios2/synthesis/mynios2.v" "addr_router" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 3922 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_addr_router_default_decode mynios2:inst_qsys\|mynios2_addr_router:addr_router\|mynios2_addr_router_default_decode:the_default_decode " "Info: Elaborating entity \"mynios2_addr_router_default_decode\" for hierarchy \"mynios2:inst_qsys\|mynios2_addr_router:addr_router\|mynios2_addr_router_default_decode:the_default_decode\"" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router.sv" "the_default_decode" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router.sv" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_addr_router_001 mynios2:inst_qsys\|mynios2_addr_router_001:addr_router_001 " "Info: Elaborating entity \"mynios2_addr_router_001\" for hierarchy \"mynios2:inst_qsys\|mynios2_addr_router_001:addr_router_001\"" {  } { { "mynios2/synthesis/mynios2.v" "addr_router_001" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 3938 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_addr_router_001_default_decode mynios2:inst_qsys\|mynios2_addr_router_001:addr_router_001\|mynios2_addr_router_001_default_decode:the_default_decode " "Info: Elaborating entity \"mynios2_addr_router_001_default_decode\" for hierarchy \"mynios2:inst_qsys\|mynios2_addr_router_001:addr_router_001\|mynios2_addr_router_001_default_decode:the_default_decode\"" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_001.sv" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_addr_router_002 mynios2:inst_qsys\|mynios2_addr_router_002:addr_router_002 " "Info: Elaborating entity \"mynios2_addr_router_002\" for hierarchy \"mynios2:inst_qsys\|mynios2_addr_router_002:addr_router_002\"" {  } { { "mynios2/synthesis/mynios2.v" "addr_router_002" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 3954 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address mynios2_addr_router_002.sv(113) " "Warning (10036): Verilog HDL or VHDL warning at mynios2_addr_router_002.sv(113): object \"address\" assigned a value but never read" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_002.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_002.sv" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_addr_router_002_default_decode mynios2:inst_qsys\|mynios2_addr_router_002:addr_router_002\|mynios2_addr_router_002_default_decode:the_default_decode " "Info: Elaborating entity \"mynios2_addr_router_002_default_decode\" for hierarchy \"mynios2:inst_qsys\|mynios2_addr_router_002:addr_router_002\|mynios2_addr_router_002_default_decode:the_default_decode\"" {  } { { "mynios2/synthesis/submodules/mynios2_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_002.sv" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_id_router mynios2:inst_qsys\|mynios2_id_router:id_router " "Info: Elaborating entity \"mynios2_id_router\" for hierarchy \"mynios2:inst_qsys\|mynios2_id_router:id_router\"" {  } { { "mynios2/synthesis/mynios2.v" "id_router" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 3970 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_id_router_default_decode mynios2:inst_qsys\|mynios2_id_router:id_router\|mynios2_id_router_default_decode:the_default_decode " "Info: Elaborating entity \"mynios2_id_router_default_decode\" for hierarchy \"mynios2:inst_qsys\|mynios2_id_router:id_router\|mynios2_id_router_default_decode:the_default_decode\"" {  } { { "mynios2/synthesis/submodules/mynios2_id_router.sv" "the_default_decode" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_id_router_003 mynios2:inst_qsys\|mynios2_id_router_003:id_router_003 " "Info: Elaborating entity \"mynios2_id_router_003\" for hierarchy \"mynios2:inst_qsys\|mynios2_id_router_003:id_router_003\"" {  } { { "mynios2/synthesis/mynios2.v" "id_router_003" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4018 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_id_router_003_default_decode mynios2:inst_qsys\|mynios2_id_router_003:id_router_003\|mynios2_id_router_003_default_decode:the_default_decode " "Info: Elaborating entity \"mynios2_id_router_003_default_decode\" for hierarchy \"mynios2:inst_qsys\|mynios2_id_router_003:id_router_003\|mynios2_id_router_003_default_decode:the_default_decode\"" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_003.sv" "the_default_decode" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_003.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_id_router_004 mynios2:inst_qsys\|mynios2_id_router_004:id_router_004 " "Info: Elaborating entity \"mynios2_id_router_004\" for hierarchy \"mynios2:inst_qsys\|mynios2_id_router_004:id_router_004\"" {  } { { "mynios2/synthesis/mynios2.v" "id_router_004" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4034 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_id_router_004_default_decode mynios2:inst_qsys\|mynios2_id_router_004:id_router_004\|mynios2_id_router_004_default_decode:the_default_decode " "Info: Elaborating entity \"mynios2_id_router_004_default_decode\" for hierarchy \"mynios2:inst_qsys\|mynios2_id_router_004:id_router_004\|mynios2_id_router_004_default_decode:the_default_decode\"" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_004.sv" "the_default_decode" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_004.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_id_router_011 mynios2:inst_qsys\|mynios2_id_router_011:id_router_011 " "Info: Elaborating entity \"mynios2_id_router_011\" for hierarchy \"mynios2:inst_qsys\|mynios2_id_router_011:id_router_011\"" {  } { { "mynios2/synthesis/mynios2.v" "id_router_011" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_id_router_011_default_decode mynios2:inst_qsys\|mynios2_id_router_011:id_router_011\|mynios2_id_router_011_default_decode:the_default_decode " "Info: Elaborating entity \"mynios2_id_router_011_default_decode\" for hierarchy \"mynios2:inst_qsys\|mynios2_id_router_011:id_router_011\|mynios2_id_router_011_default_decode:the_default_decode\"" {  } { { "mynios2/synthesis/submodules/mynios2_id_router_011.sv" "the_default_decode" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_011.sv" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter " "Info: Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter\"" {  } { { "mynios2/synthesis/mynios2.v" "limiter" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002 " "Info: Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "mynios2/synthesis/mynios2.v" "limiter_002" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter mynios2:inst_qsys\|altera_merlin_burst_adapter:burst_adapter " "Info: Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "mynios2/synthesis/mynios2.v" "burst_adapter" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only mynios2:inst_qsys\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Info: Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mynios2:inst_qsys\|altera_reset_controller:rst_controller " "Info: Elaborating entity \"altera_reset_controller\" for hierarchy \"mynios2:inst_qsys\|altera_reset_controller:rst_controller\"" {  } { { "mynios2/synthesis/mynios2.v" "rst_controller" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mynios2:inst_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Info: Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mynios2:inst_qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mynios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mynios2:inst_qsys\|altera_reset_controller:rst_controller_001 " "Info: Elaborating entity \"altera_reset_controller\" for hierarchy \"mynios2:inst_qsys\|altera_reset_controller:rst_controller_001\"" {  } { { "mynios2/synthesis/mynios2.v" "rst_controller_001" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4378 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cmd_xbar_demux mynios2:inst_qsys\|mynios2_cmd_xbar_demux:cmd_xbar_demux " "Info: Elaborating entity \"mynios2_cmd_xbar_demux\" for hierarchy \"mynios2:inst_qsys\|mynios2_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "mynios2/synthesis/mynios2.v" "cmd_xbar_demux" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4438 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cmd_xbar_demux_001 mynios2:inst_qsys\|mynios2_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Info: Elaborating entity \"mynios2_cmd_xbar_demux_001\" for hierarchy \"mynios2:inst_qsys\|mynios2_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "mynios2/synthesis/mynios2.v" "cmd_xbar_demux_001" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4527 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cmd_xbar_demux_002 mynios2:inst_qsys\|mynios2_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Info: Elaborating entity \"mynios2_cmd_xbar_demux_002\" for hierarchy \"mynios2:inst_qsys\|mynios2_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "mynios2/synthesis/mynios2.v" "cmd_xbar_demux_002" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4544 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_cmd_xbar_mux mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux " "Info: Elaborating entity \"mynios2_cmd_xbar_mux\" for hierarchy \"mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "mynios2/synthesis/mynios2.v" "cmd_xbar_mux" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4567 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mynios2/synthesis/submodules/mynios2_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cmd_xbar_mux.sv" 268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info: Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_rsp_xbar_demux mynios2:inst_qsys\|mynios2_rsp_xbar_demux:rsp_xbar_demux " "Info: Elaborating entity \"mynios2_rsp_xbar_demux\" for hierarchy \"mynios2:inst_qsys\|mynios2_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "mynios2/synthesis/mynios2.v" "rsp_xbar_demux" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4682 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_rsp_xbar_demux_004 mynios2:inst_qsys\|mynios2_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Info: Elaborating entity \"mynios2_rsp_xbar_demux_004\" for hierarchy \"mynios2:inst_qsys\|mynios2_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "mynios2/synthesis/mynios2.v" "rsp_xbar_demux_004" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4768 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_rsp_xbar_mux mynios2:inst_qsys\|mynios2_rsp_xbar_mux:rsp_xbar_mux " "Info: Elaborating entity \"mynios2_rsp_xbar_mux\" for hierarchy \"mynios2:inst_qsys\|mynios2_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "mynios2/synthesis/mynios2.v" "rsp_xbar_mux" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 4945 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mynios2:inst_qsys\|mynios2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mynios2:inst_qsys\|mynios2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mynios2/synthesis/submodules/mynios2_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_mux.sv" 325 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mynios2:inst_qsys\|mynios2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info: Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mynios2:inst_qsys\|mynios2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_rsp_xbar_mux_001 mynios2:inst_qsys\|mynios2_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Info: Elaborating entity \"mynios2_rsp_xbar_mux_001\" for hierarchy \"mynios2:inst_qsys\|mynios2_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "mynios2/synthesis/mynios2.v" "rsp_xbar_mux_001" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 5034 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mynios2:inst_qsys\|mynios2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Info: Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mynios2:inst_qsys\|mynios2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "mynios2/synthesis/submodules/mynios2_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_mux_001.sv" 469 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mynios2:inst_qsys\|mynios2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info: Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mynios2:inst_qsys\|mynios2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mynios2:inst_qsys\|altera_merlin_width_adapter:width_adapter " "Info: Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_width_adapter:width_adapter\"" {  } { { "mynios2/synthesis/mynios2.v" "width_adapter" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 5076 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mynios2:inst_qsys\|altera_merlin_width_adapter:width_adapter_001 " "Info: Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mynios2:inst_qsys\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "mynios2/synthesis/mynios2.v" "width_adapter_001" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 5118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mynios2_irq_mapper mynios2:inst_qsys\|mynios2_irq_mapper:irq_mapper " "Info: Elaborating entity \"mynios2_irq_mapper\" for hierarchy \"mynios2:inst_qsys\|mynios2_irq_mapper:irq_mapper\"" {  } { { "mynios2/synthesis/mynios2.v" "irq_mapper" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 5129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst_counter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst_counter\"" {  } { { "my_top_system.vhd" "inst_counter" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 587 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_width_measure pulse_width_measure:inst_pwM1 " "Info: Elaborating entity \"pulse_width_measure\" for hierarchy \"pulse_width_measure:inst_pwM1\"" {  } { { "my_top_system.vhd" "inst_pwM1" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 593 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_width_measure_toggle pulse_width_measure_toggle:inst_pwMt " "Info: Elaborating entity \"pulse_width_measure_toggle\" for hierarchy \"pulse_width_measure_toggle:inst_pwMt\"" {  } { { "my_top_system.vhd" "inst_pwMt" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 634 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 3 6 " "Warning (12030): Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 270 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Warning (12030): Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "mynios2/synthesis/submodules/mynios2_up_clock.v" "DE_Clock_Generator_System" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 172 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning: Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\|clk\[0\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\|clk\[0\]\"" {  } { { "db/altpll_vpb2.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altpll_vpb2.tdf" 32 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 270 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1289 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|mynios2_cpu_traceram_lpm_dram_bdp_component_module:mynios2_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3269 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3430 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 3922 0 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 11092 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1066 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|Ram0_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mynios2.rom0_altera_vic_csr_b547e50c.hdl.mif " "Info: Parameter INIT_FILE set to db/mynios2.rom0_altera_vic_csr_b547e50c.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pwm:inst_pwmGen_steering\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pwm:inst_pwmGen_steering\|Mult0\"" {  } { { "../My_Own_Components/pwm.vhd" "Mult0" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pwm:inst_pwmGen_Throttle\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pwm:inst_pwmGen_Throttle\|Mult0\"" {  } { { "../My_Own_Components/pwm.vhd" "Mult0" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mynios2:inst_qsys\|mynios2_cpu:cpu\|Add17 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mynios2:inst_qsys\|mynios2_cpu:cpu\|Add17\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "Add17" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 9163 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0 " "Info: Elaborated megafunction instantiation \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0 " "Info: Instantiated megafunction \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mynios2.rom0_altera_vic_csr_b547e50c.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/mynios2.rom0_altera_vic_csr_b547e50c.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7k71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7k71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7k71 " "Info: Found entity 1: altsyncram_7k71" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm:inst_pwmGen_steering\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\"" {  } { { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm:inst_pwmGen_steering\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Info: Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Info: Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Info: Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Info: Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core pwm:inst_pwmGen_steering\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder pwm:inst_pwmGen_steering\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] pwm:inst_pwmGen_steering\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Info: Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add pwm:inst_pwmGen_steering\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] pwm:inst_pwmGen_steering\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Info: Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/add_sub_sgh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|altshift:external_latency_ffs pwm:inst_pwmGen_steering\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pwm:inst_pwmGen_steering\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../My_Own_Components/pwm.vhd" "" { Text "C:/Users/Mike/Documents/Rover/My_Own_Components/pwm.vhd" 56 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mynios2:inst_qsys\|mynios2_cpu:cpu\|lpm_add_sub:Add17 " "Info: Elaborated megafunction instantiation \"mynios2:inst_qsys\|mynios2_cpu:cpu\|lpm_add_sub:Add17\"" {  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 9163 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mynios2:inst_qsys\|mynios2_cpu:cpu\|lpm_add_sub:Add17 " "Info: Instantiated megafunction \"mynios2:inst_qsys\|mynios2_cpu:cpu\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info: Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 9163 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Info: Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a8 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a9 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a10 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a11 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a12 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a13 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a14 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a15 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a16 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a17 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a18 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a19 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a20 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a21 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a22 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a23 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a24 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a25 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a26 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a27 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a28 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a29 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a30 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a31 " "Warning (14320): Synthesized away node \"mynios2:inst_qsys\|mynios2_vic_0:vic_0\|altera_vic_csr:vic_csr\|altsyncram:Ram0_rtl_0\|altsyncram_7k71:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_7k71.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altsyncram_7k71.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mynios2/synthesis/submodules/mynios2_vic_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_vic_0.v" 145 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1342 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "Warning: \"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 0 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 0 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Warning: Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Warning: Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "Warning: The reset input will be asserted when the evaluation time expires" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 0 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 0 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 242 -1 0 } } { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 131 -1 0 } } { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 440 -1 0 } } { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 89 -1 0 } } { "mynios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v" 252 -1 0 } } { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 354 -1 0 } } { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 105 -1 0 } } { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 606 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 9968 -1 0 } } { "mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "mynios2/synthesis/submodules/mynios2_jtag_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v" 561 -1 0 } } { "mynios2/synthesis/submodules/mynios2_sdram_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v" 304 -1 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 9388 -1 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 986 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 6405 -1 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 7568 -1 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 9977 -1 0 } } { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 87 -1 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 6327 -1 0 } } { "mynios2/synthesis/submodules/mynios2_cpu.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v" 4595 -1 0 } } { "mynios2/synthesis/submodules/mynios2_timer_0.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_timer_0.v" 166 -1 0 } } { "mynios2/synthesis/submodules/mynios2_uart.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Warning (13410): Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DIGITAL_OUTPUT1 GND " "Warning (13410): Pin \"DIGITAL_OUTPUT1\" is stuck at GND" {  } { { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "437 437 " "Info: 437 registers lost all their fanouts during netlist optimizations. The first 437 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_itrace:the_mynios2_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|pending_response_count\[3\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|pending_response_count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|pending_response_count\[2\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|pending_response_count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|pending_response_count\[1\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|pending_response_count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|pending_response_count\[0\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|pending_response_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|has_pending_responses " "Info: Register \"mynios2:inst_qsys\|altera_merlin_traffic_limiter:limiter_002\|has_pending_responses\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_1_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:slave_template_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[83\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[82\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[81\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[80\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_master_translator:vic_0_dummy_master_translator\|read_accepted " "Info: Register \"mynios2:inst_qsys\|altera_merlin_master_translator:vic_0_dummy_master_translator\|read_accepted\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_nios2_oci_im:the_mynios2_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[0\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[1\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[2\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[3\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[4\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[5\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[6\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[7\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[8\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[9\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[10\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[11\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[12\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[13\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[14\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[15\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[16\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[17\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[18\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[19\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[20\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[21\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[22\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[23\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[24\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[25\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[26\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[27\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[28\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[29\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[30\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[31\] " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|pulse_counter\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_width_adapter:width_adapter\|address_reg\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_width_adapter:width_adapter\|address_reg\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_width_adapter:width_adapter\|address_reg\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_width_adapter:width_adapter\|address_reg\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[44\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[43\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[44\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[43\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[44\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[43\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[42\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[41\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[40\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[39\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[38\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[37\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[36\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[35\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[34\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[33\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[32\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[44\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[43\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[42\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[41\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[40\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[39\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[38\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[37\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[36\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[35\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[34\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[33\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[32\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[44\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[43\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[42\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[41\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[40\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[39\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[38\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[37\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[36\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[35\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[34\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[33\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[32\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[44\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[43\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[42\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[41\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[40\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[39\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[38\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[37\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[36\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[35\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[34\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[33\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[32\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[44\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[43\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[42\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[41\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[40\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[39\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[38\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[37\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[36\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[35\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[34\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[33\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[32\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[44\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[43\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[42\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[41\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[40\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[39\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[38\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[37\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[36\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[35\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[34\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[33\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[32\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[31\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[30\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[29\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[28\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[27\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[26\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[25\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[2\] " "Info: Register \"mynios2:inst_qsys\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux_002\|share_count\[0\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux_002\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux_003\|share_count\[0\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux_003\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux_011\|share_count\[0\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux_011\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux\|share_count\[0\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux_001\|share_count\[0\] " "Info: Register \"mynios2:inst_qsys\|mynios2_cmd_xbar_mux:cmd_xbar_mux_001\|share_count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~9 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~10 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~13 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~14 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~16 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_next~4 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_next~5 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_next~6 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_state~14 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_state~15 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_state~16 " "Info: Register \"mynios2:inst_qsys\|mynios2_sdram_0:sdram_0\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|DRsize~3 " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|DRsize~4 " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|DRsize~5 " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|measurement_state.s_Reset " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|measurement_state.s_Reset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|measurement_state.s_Start " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|measurement_state.s_Start\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|measurement_state.s_Count " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|measurement_state.s_Count\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pulse_width_measure_toggle:inst_pwMt\|measurement_state.s_Stop " "Info: Register \"pulse_width_measure_toggle:inst_pwMt\|measurement_state.s_Stop\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"mynios2:inst_qsys\|mynios2_cpu:cpu\|mynios2_cpu_nios2_oci:the_mynios2_cpu_nios2_oci\|mynios2_cpu_jtag_debug_module_wrapper:the_mynios2_cpu_jtag_debug_module_wrapper\|mynios2_cpu_jtag_debug_module_tck:the_mynios2_cpu_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[22\] " "Info: Register \"counter:inst_counter\|counter_data\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[23\] " "Info: Register \"counter:inst_counter\|counter_data\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[24\] " "Info: Register \"counter:inst_counter\|counter_data\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[25\] " "Info: Register \"counter:inst_counter\|counter_data\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[26\] " "Info: Register \"counter:inst_counter\|counter_data\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[27\] " "Info: Register \"counter:inst_counter\|counter_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[28\] " "Info: Register \"counter:inst_counter\|counter_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[29\] " "Info: Register \"counter:inst_counter\|counter_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[30\] " "Info: Register \"counter:inst_counter\|counter_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter:inst_counter\|counter_data\[31\] " "Info: Register \"counter:inst_counter\|counter_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Info: Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.map.smsg " "Info: Generated suppressed messages file C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 " "Info: Adding node \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "SPIPLL:inst_SPIPLL0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|pll1 " "Info: Adding node \"SPIPLL:inst_SPIPLL0\|altpll:altpll_component\|SPIPLL_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "Warning: PLL \"mynios2:inst_qsys\|mynios2_up_clock:up_clock\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mynios2/synthesis/submodules/mynios2_up_clock.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v" 172 0 0 } } { "mynios2/synthesis/mynios2.v" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v" 1289 0 0 } } { "my_top_system.vhd" "" { Text "C:/Users/Mike/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd" 509 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9631 " "Info: Implemented 9631 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9225 " "Info: Implemented 9225 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "321 " "Info: Implemented 321 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Info: Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 13:08:56 2016 " "Info: Processing ended: Sun May 22 13:08:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Info: Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Info: Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
