/* Copyright (c) 2013-2014, Hisilicon Tech. Co., Ltd. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	See the
* GNU General Public License for more details.
*
*/

#ifndef __HI6402_DSP_REGS_H__
#define __HI6402_DSP_REGS_H__

#define IMAGE_DOWN_MEM_SIZE 				524288
#define IMAGEDOWN_SIZE_THRESH				1000

#define SLIMBUS_PORT12_ADDR 				0xe8051300
#define ASP_DMAC_BASE_ADDR					0xe804b000
#define ASP_DMAC_SIZE						0xa00

#define ASP_DMAC_CX_CURR_CNT1				0X700
#define ASP_DMAC_CX_CURR_CNT0				0x704
#define ASP_DMAC_CX_CURR_SRC_ADDR			0X708
#define ASP_DMAC_CX_CURR_DES_ADDR			0x70C
#define ASP_DMAC_STATUS_OFFSET				0x10
#define ASP_DMAC_CX_CNT0					0X810
#define ASP_DMAC_CX_SRC_ADDR				0x814
#define ASP_DMAC_CX_DES_ADDR				0X818
#define ASP_DMAC_CX_CONFIG					0X81C
#define ASP_DMAC_CONFIG_OFFSET				0x40
#define HI6402_DSP_IF6_ADDR 				0x20016000
#define HI6402_DMA_CONFIG_OFFSET			0x40
#define HI6402_DMA_STATUS_OFFSET			0x10

#define HI6402_DSP_EDMA_BASE				0x20000000
#define HI6402_DSP_IOSHARE_BASE 			0x20001000
#define HI6402_DSP_WATCHDOG_BASE			0x20002000
#define HI6402_DSP_SCTRL_BASE				0x20003000
#define HI6402_DSP_UART_BASE				0x20004000
#define HI6402_CFG_SUB_BASE 				0x20007000
#define HI6402_AUDIO_SUB_BASE				0x20007200
#define HI6402_GPIO0_BASE					0x20008000
#define HI6402_OCRAM1_BASE					0x10022800
#define HI6402_MSG_START_ADDR_OFFSET		0xA000

#define HI6402_MLIB_TO_AP_MSG_ADDR		  (HI6402_OCRAM1_BASE + 0x19874)
#define HI6402_MLIB_TO_AP_MSG_LEN			(588)
#define UCOM_PROTECT_WORD			   (0x5A5A5A5A)

#define HI6402_TCM_START_ADDR			   (0x08000000)
#define HI6402_TCM_SIZE 				   (0x25000)
#define HI6402_OCRAM_START_ADDR 		   (0x10000000)
#define HI6402_OCRAM_SIZE				   (0x60000)
#define HI6402_REG_SIZE 				   (HI6402_CFG_SUB_SIZE + HI6402_AUDIO_SUB_SIZE \
											+ HI6402_DSP_EDMA_SIZE1 + HI6402_DSP_EDMA_SIZE2)
#define HI6402_CFG_SUB_SIZE 			   (0x100)
#define HI6402_AUDIO_SUB_SIZE			   (0x200)
#define HI6402_DSP_EDMA_SIZE1			   (0x30)
#define HI6402_DSP_EDMA_SIZE2			   (0x300)

/* 0x20000000 */
#define HI6402_CX_CURR_CNT1 			   (HI6402_DSP_EDMA_BASE + 0X700)
#define HI6402_CX_CURR_CNT0 			   (HI6402_DSP_EDMA_BASE + 0x704)
#define HI6402_CX_CURR_SRC_ADDR 		   (HI6402_DSP_EDMA_BASE + 0x708)
#define HI6402_CX_CURR_DES_ADDR 		   (HI6402_DSP_EDMA_BASE + 0X70C)

#define HI6402_CX_CNT0					   (HI6402_DSP_EDMA_BASE + 0X810)
#define HI6402_CX_SRC_ADDR				   (HI6402_DSP_EDMA_BASE + 0X814)
#define HI6402_CX_DES_ADDR				   (HI6402_DSP_EDMA_BASE + 0X818)
#define HI6402_CX_CONFIG				   (HI6402_DSP_EDMA_BASE + 0X81C)

/* 0x20001000 */
#define HI6402_DSP_IOS_AF_CTRL0 		   (HI6402_DSP_IOSHARE_BASE + 0x100)
#define HI6402_DSP_IOS_IOM_I2S2_SDO 	   (HI6402_DSP_IOSHARE_BASE + 0x238)
#define HI6402_DSP_IOS_IOM_UART_TXD 	   (HI6402_DSP_IOSHARE_BASE + 0x278)

/* 0x20002000 */
#define HI6402_DSP_WATCHDOG_LOCK		   (HI6402_DSP_WATCHDOG_BASE + 0xC00)
#define HI6402_DSP_WATCHDOG_CONTROL 	   (HI6402_DSP_WATCHDOG_BASE + 0x008)

/* 0x20003000 */
#define HI6402_DSP_SUB_CMD_STATUS		   (HI6402_DSP_SCTRL_BASE +0x008)

/* 0x20004000 */
#define HI6402_DSP_UART_RBR_THR_DLL 	   (HI6402_DSP_UART_BASE + 0x000)
#define HI6402_DSP_UART_DLH_IER 		   (HI6402_DSP_UART_BASE + 0x004)
#define HI6402_DSP_UART_IIR_FCR 		   (HI6402_DSP_UART_BASE + 0x008)
#define HI6402_DSP_UART_LCR 			   (HI6402_DSP_UART_BASE + 0x00C)

/* 0x20007000 */
#define HI6402_VERSION                     (HI6402_CFG_SUB_BASE + 0x000)
#define HI6402_DSP_SW_RST_REQ			   (HI6402_CFG_SUB_BASE + 0x001)
#define HI6402_DSP_SC_DSP_CTRL0 		   (HI6402_CFG_SUB_BASE + 0x004)
#define HI6402_DSP_SC_MAD_CTRL0 		   (HI6402_CFG_SUB_BASE + 0x013)
#define HI6402_DSP_IRQ_REG0 			   (HI6402_CFG_SUB_BASE + 0x014)
#define HI6402_DSP_IRQ_REG1 			   (HI6402_CFG_SUB_BASE + 0x015)
#define HI6402_DSP_CMD_STAT_VLD_IRQ 	   (HI6402_CFG_SUB_BASE + 0x016)
#define HI6402_DSP_RAM2AXI_CTRL 		   (HI6402_CFG_SUB_BASE + 0x020)
#define HI6402_SLIM_CTRL1				   (HI6402_CFG_SUB_BASE + 0x031)
#define HI6402_AUD_CLK_EN				   (HI6402_CFG_SUB_BASE + 0x040)
#define HI6402_DSP_I2S_DSPIF_CLK_EN 	   (HI6402_CFG_SUB_BASE + 0x045)
#define HI6402_DSP_DAC_DP_CLK_EN_1		   (HI6402_CFG_SUB_BASE + 0x047)
#define HI6402_DSP_LP_CTRL				   (HI6402_CFG_SUB_BASE + 0x050)
#define HI6402_DSP_CLK_CFG				   (HI6402_CFG_SUB_BASE + 0x052)
#define HI6402_DSP_APB_CLK_CFG			   (HI6402_CFG_SUB_BASE + 0x053)
#define HI6402_DSP_DSP_NMI				   (HI6402_CFG_SUB_BASE + 0x06d)
#define HI6402_DSP_CMD_STATUS_VLD		   (HI6402_CFG_SUB_BASE + 0x078)
#define HI6402_DSP_CMD_STATUS			   (HI6402_CFG_SUB_BASE + 0x079)
/* pause dma and dsp_if */
#define HI6402_DSP_CMD0 				   (HI6402_CFG_SUB_BASE + 0x070)
/* use for notify DSP PLL status */
#define HI6402_DSP_CMD1 				   (HI6402_CFG_SUB_BASE + 0x071)
#define HI6402_DSP_CMD2 				   (HI6402_CFG_SUB_BASE + 0x072)
#define HI6402_UART_MODE				   (HI6402_DSP_CMD2)
/* use for notify soundtrigger event */
#define HI6402_DSP_CMD3 				   (HI6402_CFG_SUB_BASE + 0x073)
#define HI6402_CODEC_ANA_PLL               (HI6402_CFG_SUB_BASE + 0x0F6)
/* 0x20007200 */
#define HI6402_CODE_CORE_BASE			   (HI6402_CFG_SUB_BASE + 0x200)
#define HI6402_SC_S4_IF_L				   (HI6402_CODE_CORE_BASE + 0x06)
#define HI6402_SC_CODEC_MUX_SEL3_0		   (HI6402_CODE_CORE_BASE + 0x14)
#define HI6402_SC_S1_SRC_LR_CTRL_M		   (HI6402_CODE_CORE_BASE + 0x37)
#define HI6402_SC_S2_SRC_LR_CTRL_M		   (HI6402_CODE_CORE_BASE + 0x49)
#define HI6402_SC_S3_SRC_LR_CTRL_M		   (HI6402_CODE_CORE_BASE + 0x58)
#define HI6402_SC_S4_SRC_LR_CTRL_M		   (HI6402_CODE_CORE_BASE + 0x67)
#define HI6402_SC_MISC_SRC_CTRL_H		   (HI6402_CODE_CORE_BASE + 0x88)

#define HI6402_SC_FS_S1_CTRL_H			   (HI6402_CODE_CORE_BASE + 0xAF)
#define HI6402_SC_FS_S2_CTRL_H			   (HI6402_CODE_CORE_BASE + 0xB1)
#define HI6402_SC_FS_S3_CTRL_H			   (HI6402_CODE_CORE_BASE + 0xB3)
#define HI6402_SC_FS_S4_CTRL_L			   (HI6402_CODE_CORE_BASE + 0xB4)
#define HI6402_SC_FS_S4_CTRL_H			   (HI6402_CODE_CORE_BASE + 0xB5)
#define HI6402_SC_FS_MISC_CTRL			   (HI6402_CODE_CORE_BASE + 0xB6)

#define HI6402_SC_FS_SELC_TRL			   (HI6402_CODE_CORE_BASE + 0xF2)
#define HI6402_CODEC_DP_CLKEN			   (HI6402_CODE_CORE_BASE + 0x1D8)
/* 0x20008000 */
#define HI6402_GPIO0_DATA_ch5			   (HI6402_GPIO0_BASE + 0x080)
#define HI6402_GPIO0_DIR				   (HI6402_GPIO0_BASE + 0x400)
#define HI6402_GPIO0_IS 				   (HI6402_GPIO0_BASE + 0x404)
#define HI6402_GPIO0_IBE				   (HI6402_GPIO0_BASE + 0x408)
#define HI6402_GPIO0_IEV				   (HI6402_GPIO0_BASE + 0x40c)
#define HI6402_GPIO0_RIS				   (HI6402_GPIO0_BASE + 0x414)
#define HI6402_GPIO0_IE2				   (HI6402_GPIO0_BASE + 0x500)
#define HI6402_GPIO0_MIS2				   (HI6402_GPIO0_BASE + 0x530)

/* MAD */
#define HI6402_MAD_ANA_TIME_L			   (HI6402_AUDIO_SUB_BASE + 0x0A5)
#define HI6402_MAD_PLL_TIME_L			   (HI6402_AUDIO_SUB_BASE + 0x1D4)
#define HI6402_MAD_ADC_TIME_L			   (HI6402_AUDIO_SUB_BASE + 0x1D5)
#define HI6402_MAD_OMIT_SAMP			   (HI6402_AUDIO_SUB_BASE + 0x0A0)
#define HI6402_MAD_RMS_NUM				   (HI6402_AUDIO_SUB_BASE + 0x0A1)
#define HI6402_MAD_AUTO_ACT_NUMBER		   (HI6402_AUDIO_SUB_BASE + 0x0A2)
#define HI6402_MAD_RMS_MODE 			   (HI6402_AUDIO_SUB_BASE + 0x0A6)
#define HI6402_MAD_SLEEP_TIME0			   (HI6402_AUDIO_SUB_BASE + 0x0A7)
#define HI6402_MAD_SLEEP_TIME1			   (HI6402_AUDIO_SUB_BASE + 0x0A8)
#define HI6402_MAD_SLEEP_TIME2			   (HI6402_AUDIO_SUB_BASE + 0x0A9)
#define HI6402_MAD_SLEEP_TIME2_BIT			   0
#define HI6402_MAD_RMS_INT_EN			   (HI6402_AUDIO_SUB_BASE + 0x0A9)
#define HI6402_MAD_RMS_INT_EN_BIT			   7
#define HI6402_MAD_RMS_THRE0			   (HI6402_AUDIO_SUB_BASE + 0x098)
#define HI6402_MAD_RMS_THRE1			   (HI6402_AUDIO_SUB_BASE + 0x099)
#define HI6402_MAD_RMS_THRE2			   (HI6402_AUDIO_SUB_BASE + 0x09a)
#define HI6402_MAD_RMS_THRE3			   (HI6402_AUDIO_SUB_BASE + 0x09b)
#define HI6402_MAD_RMS_TIME0			   (HI6402_AUDIO_SUB_BASE + 0x09c)
#define HI6402_MAD_RMS_TIME1			   (HI6402_AUDIO_SUB_BASE + 0x09d)
#define HI6402_MAD_RMS_DIFF_THRE0		   (HI6402_AUDIO_SUB_BASE + 0x09e)
#define HI6402_MAD_RMS_DIFF_THRE1		   (HI6402_AUDIO_SUB_BASE + 0x09f)
#define HI6402_MAD_FILTER_ID			   (HI6402_AUDIO_SUB_BASE + 0x0AA)
#define HI6402_MAD_FILTER_ID_BIT			   2
#define HI6402_MAD_FILTER_ID1			   (HI6402_AUDIO_SUB_BASE + 0x0AA)
#define HI6402_MAD_FILTER_ID1_BIT			   5
#endif/*__HI6402_DSP_REGS_H__*/
