
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.10-p006_1, built Wed May 31 11:06:15 PDT 2017
Options:	
Date:		Sun May  8 17:34:41 2022
Host:		LABSSPC05 (x86_64 w/Linux 2.6.32-754.14.2.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-2500 CPU @ 3.30GHz 6144KB)
OS:		CentOS release 6.10 (Final)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2%RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_sef/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/lef/tcb018gbwp7t_6lm.lef
<CMD> set init_design_settop 0
<CMD> set init_verilog VERILOG/processador_6_instrucoes_out_net.v
<CMD> set init_mmmc_file data/Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=05/08 17:35:51, mem=452.9M)
#% End Load MMMC data ... (date=05/08 17:35:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=452.9M, current mem=452.5M)
typical_rc

Loading LEF file /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_sef/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/lef/tcb018gbwp7t_6lm.lef ...
Set DBUPerIGU to M2 pitch 1120.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNABWP7T' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun May  8 17:35:52 2022
viaInitial ends at Sun May  8 17:35:52 2022
Loading view definition file from data/Default.view
Reading typical_lib timing library '/opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D2BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D0BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D1BWP7T' is not defined in the library. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'DCAPBWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16BWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNABWP7T'. The cell will only be used for analysis. (File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
Read 560 cells in library 'tcb018gbwp7ttc' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=22.4M, fe_cpu=0.36min, fe_real=1.20min, fe_mem=548.5M) ***
#% Begin Load netlist data ... (date=05/08 17:35:53, mem=549.8M)
*** Begin netlist parsing (mem=548.5M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D0BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR4D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR4D2BWP7T' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 560 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'VERILOG/processador_6_instrucoes_out_net.v'

*** Memory Usage v#1 (Current mem = 548.488M, initial mem = 183.977M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=548.5M) ***
#% End Load netlist data ... (date=05/08 17:35:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=549.8M, current mem=483.2M)
Top level cell is processador_6_instrucoes.
Hooked 560 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell processador_6_instrucoes ...
*** Netlist is unique.
** info: there are 569 modules.
** info: there are 1795 stdCell insts.

*** Memory Usage v#1 (Current mem = 574.156M, initial mem = 183.977M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcoreExt7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'SDC/processador_6_instrucoes_out_sdc.sdc' ...
Current (total cpu=0:00:22.1, real=0:01:13, peak res=624.9M, current mem=624.9M)
processador_6_instrucoes
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File SDC/processador_6_instrucoes_out_sdc.sdc, Line 52).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File SDC/processador_6_instrucoes_out_sdc.sdc, Line 53).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File SDC/processador_6_instrucoes_out_sdc.sdc, Line 54).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Reading of timing constraints file SDC/processador_6_instrucoes_out_sdc.sdc completed, with 3 WARNING
WARNING (CTE-25): Line: 9, 10 of File SDC/processador_6_instrucoes_out_sdc.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=637.6M, current mem=637.6M)
Current (total cpu=0:00:22.2, real=0:01:13, peak res=637.6M, current mem=637.6M)
Total number of combinational cells: 393
Total number of sequential cells: 160
Total number of tristate cells: 7
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD0BWP7T BUFFD10BWP7T BUFFD12BWP7T BUFFD1BWP7T BUFFD1P5BWP7T BUFFD2BWP7T BUFFD2P5BWP7T CKBD0BWP7T BUFFD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T CKBD10BWP7T CKBD12BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T DEL015BWP7T DEL02BWP7T DEL01BWP7T
Total number of usable buffers: 24
List of unusable buffers: GBUFFD1BWP7T GBUFFD3BWP7T GBUFFD2BWP7T GBUFFD8BWP7T
Total number of unusable buffers: 4
List of usable inverters: CKND0BWP7T CKND10BWP7T CKND12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T INVD0BWP7T INVD10BWP7T INVD12BWP7T INVD1BWP7T INVD2BWP7T INVD1P5BWP7T INVD2P5BWP7T INVD3BWP7T INVD4BWP7T INVD5BWP7T INVD6BWP7T INVD8BWP7T
Total number of usable inverters: 21
List of unusable inverters: GINVD2BWP7T GINVD1BWP7T GINVD3BWP7T GINVD8BWP7T
Total number of unusable inverters: 4
List of identified usable delay cells: DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T
Total number of identified usable delay cells: 5
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_sef/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/techfiles/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: typical
    RC-Corner Name        : typical_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/opt/cadence/tsmc_018_6M20K/tcb018gbwp7t_270a_FE/tcb018gbwp7t_270a_sef/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/techfiles/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPVL-159         1120  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            3  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302          7  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1155 warning(s), 0 error(s)

<CMD> set_global opt_no_new_instances_at_top_level true
<CMD> floorPlan -site core7T -r 0.5 0.8 10 10 10 10
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> saveDesign ./floorplan/processador_6_instrucoes.enc
#% Begin save design ... (date=05/08 17:36:16, mem=736.1M)
% Begin Save netlist data ... (date=05/08 17:36:16, mem=736.9M)
Writing Binary DB to ./floorplan/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.3M, current mem=741.3M)
% Begin Save AAE data ... (date=05/08 17:36:16, mem=741.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.3M, current mem=741.3M)
% Begin Save clock tree data ... (date=05/08 17:36:16, mem=742.1M)
% End Save clock tree data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.1M, current mem=742.1M)
Saving preference file ./floorplan/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/08 17:36:16, mem=744.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.5M, current mem=744.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/08 17:36:16, mem=744.6M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.7M, current mem=744.7M)
% Begin Save routing data ... (date=05/08 17:36:16, mem=744.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=827.7M) ***
% End Save routing data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=744.8M, current mem=744.8M)
Saving property file ./floorplan/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=827.7M) ***
% Begin Save power constraints data ... (date=05/08 17:36:16, mem=747.0M)
% End Save power constraints data ... (date=05/08 17:36:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.1M, current mem=747.1M)
typical_rc
Generated self-contained design processador_6_instrucoes.enc.dat.tmp
#% End save design ... (date=05/08 17:36:17, total cpu=0:00:00.3, real=0:00:01.0, peak res=747.5M, current mem=747.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
1795 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
1795 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VSS -type tielo -inst * -verbose
0 new tie-lo connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi -inst * -verbose
0 new tie-hi connection was made to global net 'VDD'.
<CMD> addRing -type core_rings -nets {VDD VSS} -width_left 3 -width_bottom 3 -width_top 3 -width_right 3 -spacing_bottom 2 -spacing_top 2 -spacing_right 2 -spacing_left 2 -layer_bottom METAL1 -layer_right METAL2 -layer_left METAL2 -layer_top METAL1 -center 1
#% Begin addRing (date=05/08 17:36:22, mem=745.1M)
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |        4       |       NA       |
|  VIA12 |        8       |        0       |
| METAL2 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:01.0, peak res=747.0M, current mem=747.0M)
<CMD> addStripe -nets {VSS VDD} -layer METAL2 -width 3 -spacing 2 -number_of_sets 1 -start_offset 155
#% Begin addStripe (date=05/08 17:36:23, mem=747.0M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA12 |        4       |        0       |
| METAL2 |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.6M, current mem=747.6M)
<CMD> sroute -nets { VDD VSS } -straightConnections { straightWithDrcClean straightWithChanges }
#% Begin sroute (date=05/08 17:36:23, mem=747.6M)
**WARN: (IMPSR-4053):	Option -straightConnections is obsolete and has been replaced by -allowLayerChange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -allowLayerChange.
*** Begin SPECIAL ROUTE on Sun May  8 17:36:23 2022 ***
SPECIAL ROUTE ran on directory: /home/alunos/Desktop/FELIPE_SOBRINHO/PCID/PF/layout
SPECIAL ROUTE ran on machine: LABSSPC05 (Linux 2.6.32-754.14.2.el6.x86_64 x86_64 1.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStraightConnections set to "straightWithDrcClean straightWithChanges"
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1600.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 568 macros, 48 used
Read in 48 components
  48 core components: 48 unplaced, 0 placed, 0 fixed
Read in 35 logical pins
Read in 35 nets
Read in 2 special nets, 2 routed
Read in 96 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 94
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 47
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1611.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 141 wires.
ViaGen created 141 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       141      |       NA       |
|  VIA12 |       141      |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/08 17:36:23, total cpu=0:00:00.2, real=0:00:00.0, peak res=761.9M, current mem=761.9M)
<CMD> checkDesign -floorplan -powerGround -noHtml -outfile ./reports/floorplanAndPowerplan/checkDesign_floorplan_powerplan.rpt
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 35 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.


---
--- Please refer to file ./reports/floorplanAndPowerplan/checkDesign_floorplan_powerplan.rpt for detailed report.
---
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign ./powerplan/processador_6_instrucoes.enc
#% Begin save design ... (date=05/08 17:36:23, mem=762.1M)
% Begin Save netlist data ... (date=05/08 17:36:23, mem=762.1M)
Writing Binary DB to ./powerplan/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
% Begin Save AAE data ... (date=05/08 17:36:23, mem=766.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
% Begin Save clock tree data ... (date=05/08 17:36:23, mem=766.2M)
% End Save clock tree data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
Saving preference file ./powerplan/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/08 17:36:23, mem=766.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/08 17:36:23, mem=766.2M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
% Begin Save routing data ... (date=05/08 17:36:23, mem=766.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=861.8M) ***
% End Save routing data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
Saving property file ./powerplan/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=861.8M) ***
% Begin Save power constraints data ... (date=05/08 17:36:23, mem=766.2M)
% End Save power constraints data ... (date=05/08 17:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.2M, current mem=766.2M)
typical_rc
Generated self-contained design processador_6_instrucoes.enc.dat.tmp
#% End save design ... (date=05/08 17:36:24, total cpu=0:00:00.3, real=0:00:01.0, peak res=766.2M, current mem=755.4M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPSP-9528):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release, use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -timingDriven -doCongOpt -modulePlan
**WARN: (IMPTCM-70):	Option "-timingDriven" for command setPlaceMode is obsolete and has been replaced by "-timingDriven true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingDriven true".
**WARN: (IMPTCM-70):	Option "-doCongOpt" for command setPlaceMode is obsolete and has been replaced by "-doCongOpt true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-doCongOpt true".
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPSP-507):	Option '-doCongOpt' is ignored because option '-modulePlan' is true. The option '-doCongOpt' will be obsolete in 7.1.2 release. Please remove this option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 67.85% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.

<CMD> placeDesign
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 67.85% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.

<CMD> scanReorder
**ERROR: Design must be placed before running "scanReorder"
Design must be placed before running "scanReorder"
<CMD> setScanReorderMode -skipNone
**WARN: (IMPTCM-70):	Option "-skipNone" for command setScanReorderMode is obsolete and has been replaced by "-skipMode skipNone". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skipMode skipNone".
<CMD> setScanReorderMode -skipMode skipNone
**WARN: (IMPSP-9528):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release, use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -timingDriven -doCongOpt -modulePlan
**WARN: (IMPTCM-70):	Option "-timingDriven" for command setPlaceMode is obsolete and has been replaced by "-timingDriven true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingDriven true".
**WARN: (IMPTCM-70):	Option "-doCongOpt" for command setPlaceMode is obsolete and has been replaced by "-doCongOpt true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-doCongOpt true".
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPSP-507):	Option '-doCongOpt' is ignored because option '-modulePlan' is true. The option '-doCongOpt' will be obsolete in 7.1.2 release. Please remove this option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 67.85% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.

<CMD> setScanReorderMode -skipMode skipBuffer
**WARN: (IMPSP-9528):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release, use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -timingDriven -doCongOpt -modulePlan
**WARN: (IMPTCM-70):	Option "-timingDriven" for command setPlaceMode is obsolete and has been replaced by "-timingDriven true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingDriven true".
**WARN: (IMPTCM-70):	Option "-doCongOpt" for command setPlaceMode is obsolete and has been replaced by "-doCongOpt true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-doCongOpt true".
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPSP-507):	Option '-doCongOpt' is ignored because option '-modulePlan' is true. The option '-doCongOpt' will be obsolete in 7.1.2 release. Please remove this option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 67.85% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.

<CMD> setPlaceMode -place_global_ignore_scan false
**WARN: (IMPSP-9528):	Command 'setPrerouteAsObs' is obsolete and will be removed in future release, use 'setPlaceMode -prerouteAsObs' to replace it.
<CMD> setPlaceMode -timingDriven -doCongOpt -modulePlan
**WARN: (IMPTCM-70):	Option "-timingDriven" for command setPlaceMode is obsolete and has been replaced by "-timingDriven true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingDriven true".
**WARN: (IMPTCM-70):	Option "-doCongOpt" for command setPlaceMode is obsolete and has been replaced by "-doCongOpt true". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-doCongOpt true".
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPSP-507):	Option '-doCongOpt' is ignored because option '-modulePlan' is true. The option '-doCongOpt' will be obsolete in 7.1.2 release. Please remove this option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
**ERROR: (IMPSP-9100):	Scan chains exist in this design but -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=898.254 CPU=0:00:00.1 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 32 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.19418 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Total number of fetched objects 1810
End delay calculation. (MEM=1154.86 CPU=0:00:00.2 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1045.4M)" ...
total jobs 6044
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.7 mem=1055.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=1055.4M) ***
No user setting net weight.
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=1763 (0 fixed + 1763 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1810 #term=8134 #term/net=4.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=35
stdCell: 1763 single + 0 double + 0 multi
Total standard cell length = 13.3650 (mm), area = 0.0524 (mm^2)
Estimated cell power/ground rail width = 0.551 um
Average module density = 0.816.
Density for the design = 0.816.
       = stdcell_area 23866 sites (52391 um^2) / alloc_area 29256 sites (64223 um^2).
Pin Density = 0.2712.
            = total # of pins 8134 / total area 29992.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.912e-09 (1.42e-09 4.89e-10)
              Est.  stn bbox = 2.045e-09 (1.52e-09 5.26e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.5M
Iteration  2: Total net bbox = 1.912e-09 (1.42e-09 4.89e-10)
              Est.  stn bbox = 2.045e-09 (1.52e-09 5.26e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.5M
Iteration  3: Total net bbox = 1.957e+01 (1.03e+01 9.30e+00)
              Est.  stn bbox = 2.641e+01 (1.39e+01 1.25e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1100.5M
Active setup views:
    typical
Iteration  4: Total net bbox = 1.447e+04 (1.45e+04 2.58e-01)
              Est.  stn bbox = 1.967e+04 (1.97e+04 3.02e-01)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1100.5M
Iteration  5: Total net bbox = 3.059e+04 (1.73e+04 1.33e+04)
              Est.  stn bbox = 4.381e+04 (2.39e+04 1.99e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1100.5M
Iteration  6: Total net bbox = 4.389e+04 (2.47e+04 1.92e+04)
              Est.  stn bbox = 6.457e+04 (3.54e+04 2.92e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1100.5M
Iteration  7: Total net bbox = 6.454e+04 (3.86e+04 2.60e+04)
              Est.  stn bbox = 8.752e+04 (5.07e+04 3.69e+04)
              cpu = 0:00:00.1 real = 0:00:02.0 mem = 1102.5M
Iteration  8: Total net bbox = 6.454e+04 (3.86e+04 2.60e+04)
              Est.  stn bbox = 8.752e+04 (5.07e+04 3.69e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1102.5M
Iteration  9: Total net bbox = 5.594e+04 (2.93e+04 2.66e+04)
              Est.  stn bbox = 7.754e+04 (4.03e+04 3.73e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1102.5M
Iteration 10: Total net bbox = 5.520e+04 (2.88e+04 2.64e+04)
              Est.  stn bbox = 7.668e+04 (3.96e+04 3.70e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1102.5M
Iteration 11: Total net bbox = 7.416e+04 (4.13e+04 3.28e+04)
              Est.  stn bbox = 9.804e+04 (5.36e+04 4.44e+04)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 1102.5M
Iteration 12: Total net bbox = 7.416e+04 (4.13e+04 3.28e+04)
              Est.  stn bbox = 9.804e+04 (5.36e+04 4.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1102.5M
*** cost = 7.416e+04 (4.13e+04 3.28e+04) (cpu for global=0:00:08.0) real=0:00:11.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:07.0 real: 0:00:06.9
Core Placement runtime cpu: 0:00:07.1 real: 0:00:08.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:27 mem=1102.5M) ***
Total net bbox length = 7.416e+04 (4.133e+04 3.283e+04) (ext = 1.346e+04)
Density distribution unevenness ratio = 1.953%
Move report: Detail placement moves 1763 insts, mean move: 3.42 um, max move: 37.38 um
	Max move on inst (my_bloco_operacional_RF_RF_reg[9][15]): (46.01, 128.58) --> (36.96, 100.24)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1102.5MB
Summary Report:
Instances move: 1763 (out of 1763 movable)
Instances flipped: 0
Mean displacement: 3.42 um
Max displacement: 37.38 um (Instance: my_bloco_operacional_RF_RF_reg[9][15]) (46.0065, 128.578) -> (36.96, 100.24)
	Length: 24 sites, height: 1 rows, site name: core7T, cell type: SDFQD0BWP7T
Total net bbox length = 7.286e+04 (3.996e+04 3.290e+04) (ext = 1.338e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1102.5MB
*** Finished refinePlace (0:01:28 mem=1102.5M) ***
*** End of Placement (cpu=0:00:09.9, real=0:00:15.0, mem=1102.5M) ***
default core: bins with density >  0.75 =   84 % ( 42 / 50 )
Density distribution unevenness ratio = 2.205%
*** Free Virtual Timing Model ...(mem=1102.5M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1794  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1794 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1794 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.516200e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       3( 0.06%)   ( 0.06%) 
[NR-eGR] Layer3       4( 0.08%)   ( 0.08%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        9( 0.04%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 8083
[NR-eGR] Layer2(METAL2)(V) length: 2.652748e+04um, number of vias: 11433
[NR-eGR] Layer3(METAL3)(H) length: 3.775100e+04um, number of vias: 1715
[NR-eGR] Layer4(METAL4)(V) length: 1.386503e+04um, number of vias: 765
[NR-eGR] Layer5(METAL5)(H) length: 1.011584e+04um, number of vias: 67
[NR-eGR] Layer6(METAL6)(V) length: 1.069040e+03um, number of vias: 0
[NR-eGR] Total length: 8.932840e+04um, number of vias: 22063
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9100):	Scan chains exist in this design but -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
**placeDesign ... cpu = 0: 0:11, real = 0: 0:19, mem = 1065.5M **
<CMD> checkPlace
Begin checking placement ... (start mem=1065.5M, init mem=1065.5M)
*info: Placed = 1763          
*info: Unplaced = 0           
Placement Density:81.32%(52391/64425)
Placement Density (including fixed std cells):81.32%(52391/64425)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1065.5M)
<CMD> deleteBufferTree
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir ./reports/preCTS
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1065.5M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1065.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1794  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1794 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1794 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.516200e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       3( 0.06%)   ( 0.06%) 
[NR-eGR] Layer3       4( 0.08%)   ( 0.08%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        9( 0.04%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 8083
[NR-eGR] Layer2(METAL2)(V) length: 2.652748e+04um, number of vias: 11433
[NR-eGR] Layer3(METAL3)(H) length: 3.775100e+04um, number of vias: 1715
[NR-eGR] Layer4(METAL4)(V) length: 1.386503e+04um, number of vias: 765
[NR-eGR] Layer5(METAL5)(H) length: 1.011584e+04um, number of vias: 67
[NR-eGR] Layer6(METAL6)(V) length: 1.069040e+03um, number of vias: 0
[NR-eGR] Total length: 8.932840e+04um, number of vias: 22063
[NR-eGR] End Peak syMemory usage = 1065.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
Extraction called for design 'processador_6_instrucoes' of instances=1763 and nets=1812 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1065.516M)
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net I_rd. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1810
End delay calculation. (MEM=1124.65 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:29 mem=1124.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  8.780  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    103 (103)     |   -0.102   |    103 (103)     |
|   max_tran     |    99 (1531)     |   -2.089   |    99 (1531)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.321%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./reports/preCTS
Total CPU time: 1.09 sec
Total Real time: 1.0 sec
Total Memory Usage: 1067.410156 Mbytes
<CMD> saveDesign ./place/processador_6_instrucoes.enc
#% Begin save design ... (date=05/08 17:44:34, mem=876.7M)
% Begin Save netlist data ... (date=05/08 17:44:34, mem=828.8M)
Writing Binary DB to ./place/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.1M, current mem=829.1M)
% Begin Save AAE data ... (date=05/08 17:44:34, mem=829.1M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.1M, current mem=829.1M)
% Begin Save clock tree data ... (date=05/08 17:44:34, mem=829.1M)
% End Save clock tree data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.1M, current mem=829.1M)
Saving preference file ./place/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/08 17:44:34, mem=829.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.4M, current mem=829.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/08 17:44:34, mem=829.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/08 17:44:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=829.4M, current mem=829.4M)
% Begin Save routing data ... (date=05/08 17:44:35, mem=829.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1073.4M) ***
% End Save routing data ... (date=05/08 17:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.4M, current mem=830.4M)
Saving property file ./place/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1073.4M) ***
% Begin Save power constraints data ... (date=05/08 17:44:35, mem=830.4M)
% End Save power constraints data ... (date=05/08 17:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.4M, current mem=830.4M)
typical_rc
Generated self-contained design processador_6_instrucoes.enc.dat.tmp
#% End save design ... (date=05/08 17:44:35, total cpu=0:00:00.3, real=0:00:01.0, peak res=876.7M, current mem=829.5M)
<CMD> ccopt_design
#% Begin ccopt_design (date=05/08 17:45:28, mem=831.9M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): typical_constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 692 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1057.3M, init mem=1057.3M)
*info: Placed = 1763          
*info: Unplaced = 0           
Placement Density:81.32%(52391/64425)
Placement Density (including fixed std cells):81.32%(52391/64425)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1057.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_output_max_trans is set for at least one key
Using cell based legalization.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
  For power domain auto-default:
    Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
    Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
    Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 77240.934um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner typical_dly:setup, late:
    Slew time target (leaf):    0.393ns
    Slew time target (trunk):   0.393ns
    Slew time target (top):     0.393ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.128ns
    Buffer max distance for power domain auto-default: 2514.839um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2514.839um, saturatedSlew=0.341ns, speed=8205.021um per ns, cellArea=19.204um^2 per 1000um}
    Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1634.763um, saturatedSlew=0.212ns, speed=9521.040um per ns, cellArea=21.485um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2291.111um, saturatedSlew=0.341ns, speed=6365.966um per ns, cellArea=28.744um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.298.
Type 'man IMPCCOPT-1041' for more detail.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/typical_constraint:
  Sources:                     pin clk
  Total number of sinks:       692
  Delay constrained sinks:     692
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typical_dly:setup.late:
  Skew target:                 0.128ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/typical_constraint with 692 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    VIA12_VV    6.400    0.033    0.214    false
M2-M3    VIA2        6.400    0.025    0.160    false
M3-M4    VIA3        6.400    0.025    0.160    false
M4-M5    VIA4        6.400    0.025    0.158    false
M5-M6    VIA5        2.540    0.048    0.121    false
------------------------------------------------------------

No ideal nets found in the clock tree
**ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
**ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
**ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Unable to load LP libraries
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:04.5)
Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:04.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:04.6)
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0
#% End ccopt_design (date=05/08 17:45:33, total cpu=0:00:02.7, real=0:00:05.0, peak res=831.9M, current mem=831.8M)

<CMD> optDesign -postCTS -drv -outDir ./reports/postCTS -noOutDir
**WARN: (IMPOPT-576):	35 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 834.1M, totSessionCpu=0:01:41 **
**WARN: (IMPTCM-19):	Command 'setTrialRouteMode' is obsolete and will be removed in future releases. Use 'setTrialRouteModePrv' instead. You should update 'setTrialRouteMode' to 'setTrialRouteModePrv' in your script.
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1081.3M)
**WARN: (IMPTCM-19):	Command 'setTrialRouteMode' is obsolete and will be removed in future releases. Use 'setTrialRouteModePrv' instead. You should update 'setTrialRouteMode' to 'setTrialRouteModePrv' in your script.
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1810
End delay calculation. (MEM=1136.68 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:42 mem=1136.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  8.780  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    103 (103)     |   -0.102   |    103 (103)     |
|   max_tran     |    99 (1531)     |   -2.089   |    99 (1531)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.321%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 847.7M, totSessionCpu=0:01:42 **
*** Starting optimizing excluded clock nets MEM= 1069.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1069.4M) ***
*** Starting optimizing excluded clock nets MEM= 1069.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1069.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 19 candidate Inverter cells

+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    81.32%|        -|   0.100|   0.000|   0:00:00.0| 1284.6M|
|    81.32%|        -|   0.100|   0.000|   0:00:00.0| 1284.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1284.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   110|  1718|    -2.41|   110|   110|    -0.12|     0|     0|     0|     0|     3.58|     0.00|       0|       0|       0|  81.32|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.59|     0.00|      17|       0|      94|  82.34| 0:00:03.0|  1279.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.59|     0.00|       0|       0|       0|  82.34| 0:00:00.0|  1279.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1279.1M) ***

*** Starting refinePlace (0:01:50 mem=1295.1M) ***
Total net bbox length = 7.288e+04 (3.996e+04 3.292e+04) (ext = 1.338e+04)
Density distribution unevenness ratio = 2.249%
Density distribution unevenness ratio = 2.229%
Move report: Detail placement moves 182 insts, mean move: 1.79 um, max move: 8.96 um
	Max move on inst (FE_OFC10_PC_5): (255.36, 186.48) --> (260.40, 182.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1295.1MB
Summary Report:
Instances move: 182 (out of 1780 movable)
Instances flipped: 0
Mean displacement: 1.79 um
Max displacement: 8.96 um (Instance: FE_OFC10_PC_5) (255.36, 186.48) -> (260.4, 182.56)
	Length: 7 sites, height: 1 rows, site name: core7T, cell type: BUFFD3BWP7T
Total net bbox length = 7.305e+04 (4.011e+04 3.294e+04) (ext = 1.338e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1295.1MB
*** Finished refinePlace (0:01:50 mem=1295.1M) ***
*** maximum move = 8.96 um ***
*** Finished re-routing un-routed nets (1295.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1295.1M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1811 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539328e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       1( 0.02%)   ( 0.02%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        4( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 8117
[NR-eGR] Layer2(METAL2)(V) length: 2.646644e+04um, number of vias: 11538
[NR-eGR] Layer3(METAL3)(H) length: 3.771460e+04um, number of vias: 1772
[NR-eGR] Layer4(METAL4)(V) length: 1.379364e+04um, number of vias: 778
[NR-eGR] Layer5(METAL5)(H) length: 1.046388e+04um, number of vias: 73
[NR-eGR] Layer6(METAL6)(V) length: 1.107960e+03um, number of vias: 0
[NR-eGR] Total length: 8.954652e+04um, number of vias: 22278
[NR-eGR] End Peak syMemory usage = 1140.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'processador_6_instrucoes' of instances=1780 and nets=1829 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1140.371M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1827
End delay calculation. (MEM=1181.74 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.58|     0.00|       0|       0|       0|  82.34|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.58|     0.00|       0|       0|       0|  82.34| 0:00:00.0|  1273.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1273.3M) ***

End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.17min real=0.18min mem=1139.8M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  9.366  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.336%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 919.0M, totSessionCpu=0:01:53 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  9.366  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.336%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 919.0M, totSessionCpu=0:01:53 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -outDir ./reports/postCTS -noOutDir
**WARN: (IMPOPT-576):	35 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 874.2M, totSessionCpu=0:01:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1115.4M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.585  |  3.585  |  9.366  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.336%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 912.8M, totSessionCpu=0:01:56 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1151.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1151.5M) ***
*** Starting optimizing excluded clock nets MEM= 1151.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1151.5M) ***
Info: Done creating the CCOpt slew target map.

Active setup views:
 typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack 0.063  TNS Slack 0.000 Density 82.34
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    82.34%|        -|   0.063|   0.000|   0:00:00.0| 1299.1M|
|    82.34%|        0|   0.063|   0.000|   0:00:00.0| 1301.1M|
|    82.34%|        0|   0.063|   0.000|   0:00:00.0| 1301.1M|
|    81.95%|       16|   0.063|   0.000|   0:00:00.0| 1301.1M|
|    81.95%|        0|   0.063|   0.000|   0:00:00.0| 1301.1M|
|    81.94%|        1|   0.063|   0.000|   0:00:00.0| 1301.1M|
|    81.94%|        0|   0.063|   0.000|   0:00:00.0| 1301.1M|
|    81.94%|        0|   0.063|   0.000|   0:00:01.0| 1301.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.063  TNS Slack 0.000 Density 81.94
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:03.0) **
*** Starting refinePlace (0:01:58 mem=1301.1M) ***
Total net bbox length = 7.298e+04 (4.006e+04 3.292e+04) (ext = 1.337e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1301.1MB
Summary Report:
Instances move: 0 (out of 1764 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.298e+04 (4.006e+04 3.292e+04) (ext = 1.337e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1301.1MB
*** Finished refinePlace (0:01:58 mem=1301.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1301.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1301.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1159.57M, totSessionCpu=0:01:59).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1795  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1795 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1795 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.535408e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       1( 0.02%)   ( 0.02%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        4( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 8085
[NR-eGR] Layer2(METAL2)(V) length: 2.649752e+04um, number of vias: 11534
[NR-eGR] Layer3(METAL3)(H) length: 3.764320e+04um, number of vias: 1775
[NR-eGR] Layer4(METAL4)(V) length: 1.380680e+04um, number of vias: 790
[NR-eGR] Layer5(METAL5)(H) length: 1.050224e+04um, number of vias: 68
[NR-eGR] Layer6(METAL6)(V) length: 1.030120e+03um, number of vias: 0
[NR-eGR] Total length: 8.947988e+04um, number of vias: 22252
[NR-eGR] End Peak syMemory usage = 1143.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.11 seconds
Extraction called for design 'processador_6_instrucoes' of instances=1764 and nets=1813 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1143.426M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1811
End delay calculation. (MEM=1200.61 CPU=0:00:00.3 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16|    97|    -0.57|    16|    16|    -0.11|     0|     0|     0|     0|     3.59|     0.00|       0|       0|       0|  81.94|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.59|     0.00|      16|       0|       0|  82.33| 0:00:00.0|  1292.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.59|     0.00|       0|       0|       0|  82.33| 0:00:00.0|  1292.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1292.2M) ***

*** Starting refinePlace (0:02:01 mem=1308.2M) ***
Total net bbox length = 7.305e+04 (4.011e+04 3.294e+04) (ext = 1.338e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1308.2MB
Summary Report:
Instances move: 0 (out of 1780 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.305e+04 (4.011e+04 3.294e+04) (ext = 1.338e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1308.2MB
*** Finished refinePlace (0:02:01 mem=1308.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1308.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1308.2M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.627%; Threshold: 100; Threshold for Hold: 100
Re-routed 16 nets
Extraction called for design 'processador_6_instrucoes' of instances=1780 and nets=1829 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1157.566M)
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1827
End delay calculation. (MEM=1183.54 CPU=0:00:00.3 REAL=0:00:01.0)

Active setup views:
 typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'processador_6_instrucoes' of instances=1780 and nets=1829 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1120.164M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1811 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        5( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1120.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1827
End delay calculation. (MEM=1183.54 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:02 mem=1183.5M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 933.1M, totSessionCpu=0:02:02 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold -outDir ./reports/postCTS -noOutDir
**WARN: (IMPOPT-576):	35 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 882.7M, totSessionCpu=0:02:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1101.7M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:04 mem=1101.7M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1827
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)

Active hold views:
 typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:02:07 mem=1289.3M ***
Restoring autoHoldViews:  typical

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.303  |  0.318  |  0.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1364   |  1348   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 77.9 ps, libStdDelay = 31.5 ps, minBufSize = 35123200 (4.0)
*Info: worst delay setup view: typical
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 930.8M, totSessionCpu=0:02:09 **
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 

Active setup views:
 typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1159.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1811 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        5( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1159.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1827
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.303  |  0.318  |  0.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1364   |  1348   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 932.1M, totSessionCpu=0:02:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold -incr -outDir ./reports/postCTS -noOutDir
**WARN: (IMPOPT-576):	35 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 882.7M, totSessionCpu=0:02:11 **
**WARN: (IMPOPT-3328):	The -incr option is ignored with -hold option.*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1121.7M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:11 mem=1121.7M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1827
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:02:14 mem=1309.3M ***

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 typical
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.303  |  0.318  |  0.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1364   |  1348   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 77.9 ps, libStdDelay = 31.5 ps, minBufSize = 35123200 (4.0)
*Info: worst delay setup view: typical
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 936.4M, totSessionCpu=0:02:16 **
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 

Active setup views:
 typical
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1159.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1811 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.539720e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       3( 0.06%)   ( 0.06%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       2( 0.04%)   ( 0.04%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        5( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1159.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Total number of fetched objects 1827
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 typical 
Hold  views included:
 typical

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.590  |  3.590  |  9.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.303  |  0.318  |  0.303  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1364   |  1348   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 937.7M, totSessionCpu=0:02:16 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign ./cts/processador_6_instrucoes.enc
#% Begin save design ... (date=05/08 17:46:25, mem=937.7M)
% Begin Save netlist data ... (date=05/08 17:46:26, mem=938.3M)
Writing Binary DB to ./cts/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.3M, current mem=938.3M)
% Begin Save AAE data ... (date=05/08 17:46:26, mem=938.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.3M, current mem=938.3M)
% Begin Save clock tree data ... (date=05/08 17:46:26, mem=938.3M)
% End Save clock tree data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.3M, current mem=938.3M)
Saving preference file ./cts/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/08 17:46:26, mem=938.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/08 17:46:26, mem=938.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
% Begin Save routing data ... (date=05/08 17:46:26, mem=938.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1159.2M) ***
% End Save routing data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
Saving property file ./cts/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1159.2M) ***
% Begin Save power constraints data ... (date=05/08 17:46:26, mem=938.4M)
% End Save power constraints data ... (date=05/08 17:46:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.4M, current mem=938.4M)
Saving rc congestion map ./cts/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.congmap.gz ...
typical_rc
Generated self-contained design processador_6_instrucoes.enc.dat.tmp
#% End save design ... (date=05/08 17:46:26, total cpu=0:00:00.5, real=0:00:01.0, peak res=938.4M, current mem=885.4M)
<CMD> addFiller -cell FILL8BWP7T FILL64BWP7T FILL4BWP7T FILL32BWP7T FILL2BWP7T FILL1BWP7T FILL16BWP7T -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64BWP7T / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILL32BWP7T / prefix FILLER).
*INFO:   Added 95 filler insts (cell FILL16BWP7T / prefix FILLER).
*INFO:   Added 121 filler insts (cell FILL8BWP7T / prefix FILLER).
*INFO:   Added 331 filler insts (cell FILL4BWP7T / prefix FILLER).
*INFO:   Added 522 filler insts (cell FILL2BWP7T / prefix FILLER).
*INFO:   Added 623 filler insts (cell FILL1BWP7T / prefix FILLER).
*INFO: Total 1703 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 1703 new insts, 1703 new pwr-pin connections were made to global net 'VDD'.
1703 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> getPlaceMode -doneQuickCTS -quiet

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1115.7M) ***
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeTdrEffort 10
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort <default>
<CMD> globalDetailRoute
#% Begin globalDetailRoute (date=05/08 17:46:46, mem=887.5M)

globalDetailRoute

#setNanoRouteMode -drouteUseMultiCutViaEffort "<default>"
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun May  8 17:46:46 2022
#
#Generating timing data, please wait...
#1827 total nets, 0 already routed, 0 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net I_rd. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 1827
End delay calculation. (MEM=1152.5 CPU=0:00:00.3 REAL=0:00:00.0)
processador_6_instrucoes
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 855.37 (MB), peak = 946.52 (MB)
#Done generating timing data.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[15] of net data[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[14] of net data[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[13] of net data[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[12] of net data[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[11] of net data[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[10] of net data[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[9] of net data[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[8] of net data[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[7] of net data[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[6] of net data[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[5] of net data[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[4] of net data[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[3] of net data[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[2] of net data[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[1] of net data[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[0] of net data[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC[15] of net PC[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC[14] of net PC[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_19418.tif.gz ...
#Read in timing information for 35 ports, 1780 instances from timing file .timing_file_19418.tif.gz.
#NanoRoute Version 17.10-p006_1 NR170516-1601/17_10-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#Start routing data preparation on Sun May  8 17:46:48 2022
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2300.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2300.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.4400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 1827 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.18 (MB), peak = 946.52 (MB)
#Merging special wires...
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#
#Finished routing data preparation on Sun May  8 17:46:48 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.96 (MB)
#Total memory = 878.35 (MB)
#Peak memory = 946.52 (MB)
#
#
#Start global routing on Sun May  8 17:46:48 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun May  8 17:46:48 2022
#
#Start routing resource analysis on Sun May  8 17:46:48 2022
#
#Routing resource analysis is done on Sun May  8 17:46:48 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         330          28        1104    80.53%
#  METAL2         V         646          42        1104     0.00%
#  METAL3         H         358           0        1104     0.00%
#  METAL4         V         688           0        1104     0.00%
#  METAL5         H         358           0        1104     0.00%
#  METAL6         V         343           0        1104     0.00%
#  --------------------------------------------------------------
#  Total                   2723       2.32%        6624    13.42%
#
#
#
#
#Global routing data preparation is done on Sun May  8 17:46:48 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.73 (MB), peak = 946.52 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.81 (MB), peak = 946.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.09 (MB), peak = 946.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 888.55 (MB), peak = 946.52 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.41 (MB), peak = 946.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 18 (skipped).
#Total number of routable nets = 1811.
#Total number of nets in the design = 1829.
#
#1811 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1811  
#-----------------------------
#        Total            1811  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1811  
#-----------------------------
#        Total            1811  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL2       10(0.91%)      6(0.54%)      6(0.54%)   (1.99%)
#  METAL3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     10(0.17%)      6(0.10%)      6(0.10%)   (0.37%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.66% V
#
#Complete Global Routing.
#Total wire length = 87444 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 25 um.
#Total wire length on LAYER METAL2 = 24688 um.
#Total wire length on LAYER METAL3 = 35734 um.
#Total wire length on LAYER METAL4 = 17951 um.
#Total wire length on LAYER METAL5 = 9005 um.
#Total wire length on LAYER METAL6 = 42 um.
#Total number of vias = 14466
#Up-Via Summary (total 14466):
#           
#-----------------------
# METAL1           7823
# METAL2           5017
# METAL3           1215
# METAL4            409
# METAL5              2
#-----------------------
#                 14466 
#
#Max overcon = 3 tracks.
#Total overcon = 0.37%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.10 (MB)
#Total memory = 889.46 (MB)
#Peak memory = 946.52 (MB)
#
#Finished global routing on Sun May  8 17:46:49 2022
#
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.01 (MB), peak = 946.52 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#Start Track Assignment.
#Done with 3733 horizontal wires in 1 hboxes and 3581 vertical wires in 1 hboxes.
#Done with 847 horizontal wires in 1 hboxes and 709 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1        29.58 	 15.92%  	  0.00% 	 15.92%
# METAL2     23586.36 	  0.03%  	  0.00% 	  0.00%
# METAL3     34697.04 	  0.10%  	  0.00% 	  0.00%
# METAL4     17638.04 	  0.05%  	  0.00% 	  0.00%
# METAL5      8982.12 	  0.01%  	  0.00% 	  0.00%
# METAL6        39.64 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       84972.78  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 93964 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 5682 um.
#Total wire length on LAYER METAL2 = 23645 um.
#Total wire length on LAYER METAL3 = 37458 um.
#Total wire length on LAYER METAL4 = 17990 um.
#Total wire length on LAYER METAL5 = 9144 um.
#Total wire length on LAYER METAL6 = 44 um.
#Total number of vias = 14466
#Up-Via Summary (total 14466):
#           
#-----------------------
# METAL1           7823
# METAL2           5017
# METAL3           1215
# METAL4            409
# METAL5              2
#-----------------------
#                 14466 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 890.04 (MB), peak = 946.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 16.70 (MB)
#Total memory = 890.05 (MB)
#Peak memory = 946.52 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	METAL1        0        0
#	METAL2        1        1
#	Totals        1        1
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 913.77 (MB), peak = 946.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.92 (MB), peak = 946.52 (MB)
#Complete Detail Routing.
#Total wire length = 89699 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2058 um.
#Total wire length on LAYER METAL2 = 28317 um.
#Total wire length on LAYER METAL3 = 39524 um.
#Total wire length on LAYER METAL4 = 13820 um.
#Total wire length on LAYER METAL5 = 5945 um.
#Total wire length on LAYER METAL6 = 35 um.
#Total number of vias = 17435
#Up-Via Summary (total 17435):
#           
#-----------------------
# METAL1           8118
# METAL2           7773
# METAL3           1220
# METAL4            322
# METAL5              2
#-----------------------
#                 17435 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.66 (MB)
#Total memory = 889.41 (MB)
#Peak memory = 946.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.85 (MB), peak = 946.52 (MB)
#
#Total wire length = 89699 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2058 um.
#Total wire length on LAYER METAL2 = 28317 um.
#Total wire length on LAYER METAL3 = 39524 um.
#Total wire length on LAYER METAL4 = 13820 um.
#Total wire length on LAYER METAL5 = 5945 um.
#Total wire length on LAYER METAL6 = 35 um.
#Total number of vias = 17435
#Up-Via Summary (total 17435):
#           
#-----------------------
# METAL1           8118
# METAL2           7773
# METAL3           1220
# METAL4            322
# METAL5              2
#-----------------------
#                 17435 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 89699 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2058 um.
#Total wire length on LAYER METAL2 = 28317 um.
#Total wire length on LAYER METAL3 = 39524 um.
#Total wire length on LAYER METAL4 = 13820 um.
#Total wire length on LAYER METAL5 = 5945 um.
#Total wire length on LAYER METAL6 = 35 um.
#Total number of vias = 17435
#Up-Via Summary (total 17435):
#           
#-----------------------
# METAL1           8118
# METAL2           7773
# METAL3           1220
# METAL4            322
# METAL5              2
#-----------------------
#                 17435 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 1.24 (MB)
#Total memory = 891.29 (MB)
#Peak memory = 946.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 7.54 (MB)
#Total memory = 895.16 (MB)
#Peak memory = 946.52 (MB)
#Number of warnings = 62
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May  8 17:46:55 2022
#
#% End globalDetailRoute (date=05/08 17:46:55, total cpu=0:00:08.9, real=0:00:09.0, peak res=895.2M, current mem=895.2M)
<CMD> setAnalysisMode -analysisType bcwc
<CMD> setDelayCalMode -engine aae -SIAware false
<CMD> timeDesign -postRoute -prefix TimingReports -outDir ./reports/postRoute
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'processador_6_instrucoes' of instances=3483 and nets=1829 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1097.0M)
Extracted 10.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 20.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 40.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 50.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 60.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 70.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 90.0116% (CPU Time= 0:00:00.1  MEM= 1173.0M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1173.0M)
Number of Extracted Resistors     : 36464
Number of Extracted Ground Cap.   : 36504
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1141.004M)
#################################################################################
# Design Stage: PostRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1827
End delay calculation. (MEM=1175.91 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:29 mem=1175.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  9.354  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
Reported timing to dir ./reports/postRoute
Total CPU time: 1.15 sec
Total Real time: 2.0 sec
Total Memory Usage: 1120.671875 Mbytes
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -simplifyNetlist false
<CMD> clearClockDomains
**WARN: (IMPSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
 be discontinued in a future release of the software. You should update your scripts to be 
 compatible with the path group based flow - refer to the reset_path_group command. 
 In this release, the clearClockDomains command will be translated to the equivalent commands 
 for the path group flow.
<CMD> setClockDomains -all
**WARN: (IMPSYC-6122):	The setClockDomains command is obsolete - support for this command will 
 be discontinued in a future release of the software. You should update your scripts to be 
 compatible with the path group based flow - refer to the SDC group_path and the EDI 
 createBasicPathGroups commands.  In this release, the setClockDomains command will 
 be translated to the equivalent commands for the path group flow to allow 
 optDesign to proceed with Setup fixing as in clockDomain mode. For Hold fixing, to focus 
 just on one path_group, you have to give the list of all the other remaining 
 path_groups to setOptMode -ignorePathGroupsForHold option.
setClockDomains -all 
**WARN: (IMPSYC-1873):	The setClockDomains -all option is unsupported in the CTE mode. 
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -drv -prefix TimingReports -outDir ./reports/postRouteOpt
**WARN: (IMPOPT-576):	35 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 935.2M, totSessionCpu=0:02:31 **
#Created 569 library cell signatures
#Created 1829 NETS and 0 SPECIALNETS signatures
#Created 3483 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.37 (MB), peak = 946.52 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 935.39 (MB), peak = 946.52 (MB)
Begin checking placement ... (start mem=1145.8M, init mem=1145.7M)
*info: Placed = 3483          
*info: Unplaced = 0           
Placement Density:102.19%(65838/64425)
Placement Density (including fixed std cells):102.19%(65838/64425)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1145.7M)
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'processador_6_instrucoes' of instances=3483 and nets=1829 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1135.7M)
Extracted 10.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 20.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 30.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 40.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 50.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 60.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 70.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 80.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 90.0116% (CPU Time= 0:00:00.1  MEM= 1213.8M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1213.8M)
Number of Extracted Resistors     : 36464
Number of Extracted Ground Cap.   : 36504
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1175.738M)
Unfixed 0 ViaPillar Nets
#################################################################################
# Design Stage: PostRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1827
End delay calculation. (MEM=1202.96 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:32 mem=1203.0M)

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  9.354  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 931.4M, totSessionCpu=0:02:32 **
Info: Done creating the CCOpt slew target map.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  1828 (unrouted=18, trialRouted=0, noStatus=0, routed=1810, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  cell_density is set for at least one key
  preferred_extra_space is set for at least one key
  primary_delay_corner: typical_dly (default: )
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cell_density: 1 (default: 0.75)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=159 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[NR-eGR] ========================================
[NR-eGR] 
    For power domain auto-default:
      Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
      Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
      Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 77240.934um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Mask Constraint: 0.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0.
    For timing_corner typical_dly:setup, late:
      Slew time target (leaf):    0.393ns
      Slew time target (trunk):   0.393ns
      Slew time target (top):     0.393ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay for power domain auto-default:   0.128ns
      Buffer max distance for power domain auto-default: 2514.839um
    Fastest wire driving cells and distances for power domain auto-default:
      Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2514.839um, saturatedSlew=0.341ns, speed=8205.021um per ns, cellArea=19.204um^2 per 1000um}
      Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=1634.763um, saturatedSlew=0.212ns, speed=9521.040um per ns, cellArea=21.485um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=typical_dly:setup.late, optimalDrivingDistance=2291.111um, saturatedSlew=0.341ns, speed=6365.966um per ns, cellArea=28.744um^2 per 1000um}
    To disable library trimming, set_ccopt_property library_trimming false.
  Library Trimming done.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.298.
Type 'man IMPCCOPT-1041' for more detail.
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
  Clock tree balancer configuration for skew_group clk/typical_constraint:
    Sources:                     pin clk
    Total number of sinks:       692
    Delay constrained sinks:     692
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner typical_dly:setup.late:
    Skew target:                 0.128ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  Primary reporting skew group is skew_group clk/typical_constraint with 692 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  ------------------------------------------------------------
  Layer    Via Cell    Res.     Cap.     RC       Top of Stack
  Range                (Ohm)    (fF)     (fs)     Only
  ------------------------------------------------------------
  M1-M2    VIA12_HV    6.400    0.030    0.191    false
  M2-M3    VIA2        6.400    0.025    0.160    false
  M3-M4    VIA3        6.400    0.025    0.160    false
  M4-M5    VIA4        6.400    0.025    0.158    false
  M5-M6    VIA5        2.540    0.048    0.121    false
  ------------------------------------------------------------
  
  No ideal nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    preferred_extra_space is set for at least one key
    primary_delay_corner: typical_dly (default: )
    route_type is set for at least one key
    source_output_max_trans is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties for clock tree clk:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/typical_constraint:
      Sources:                     pin clk
      Total number of sinks:       692
      Delay constrained sinks:     692
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner typical_dly:setup.late:
      Skew target:                 0.128ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew group is skew_group clk/typical_constraint with 692 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------
    Layer    Via Cell    Res.     Cap.     RC       Top of Stack
    Range                (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------
    M1-M2    VIA12_HV    6.400    0.030    0.191    false
    M2-M3    VIA2        6.400    0.025    0.160    false
    M3-M4    VIA3        6.400    0.025    0.160    false
    M4-M5    VIA4        6.400    0.025    0.158    false
    M5-M6    VIA5        2.540    0.048    0.121    false
    ------------------------------------------------------------
    
    No ideal nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
    CCOpt has not previously been run
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  Invalidating timing
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=692, total=2.164pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.959pF, total=0.959pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=5778.080um, total=5778.080um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=1, worst=[0.752ns]} avg=0.752ns sd=0.000ns sum=0.752ns
    Fanout               : {count=1, worst=[592]} avg=592 sd=0 sum=592
    Capacitance          : {count=1, worst=[2.826pF]} avg=2.826pF sd=0.000pF sum=2.826pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.393ns count=1 avg=1.145ns sd=0.000ns min=1.145ns max=1.145ns {1 > 0.413ns}
  Primary reporting skew group PRO initial state:
    skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
  Skew group summary PRO initial state:
    skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.008ns, 0.611ns] average 0.392ns std.dev 0.185ns
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 1, tested: 1, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=692, total=2.164pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.959pF, total=0.959pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=5778.080um, total=5778.080um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=1, worst=[0.752ns]} avg=0.752ns sd=0.000ns sum=0.752ns
    Fanout               : {count=1, worst=[592]} avg=592 sd=0 sum=592
    Capacitance          : {count=1, worst=[2.826pF]} avg=2.826pF sd=0.000pF sum=2.826pF
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Leaf : target=0.393ns count=1 avg=1.145ns sd=0.000ns min=1.145ns max=1.145ns {1 > 0.413ns}
  Primary reporting skew group PRO after DRV fixing:
    skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
  Skew group summary PRO after DRV fixing:
    skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.008ns, 0.611ns] average 0.392ns std.dev 0.185ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done.
  Set dirty flag on 0 insts, 0 nets
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=692, total=2.164pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.959pF, total=0.959pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=5778.080um, total=5778.080um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=1, worst=[0.752ns]} avg=0.752ns sd=0.000ns sum=0.752ns
    Fanout               : {count=1, worst=[592]} avg=592 sd=0 sum=592
    Capacitance          : {count=1, worst=[2.826pF]} avg=2.826pF sd=0.000pF sum=2.826pF
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.393ns count=1 avg=1.145ns sd=0.000ns min=1.145ns max=1.145ns {1 > 0.413ns}
  Primary reporting skew group PRO final:
    skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
  Skew group summary PRO final:
    skew_group clk/typical_constraint: insertion delay [min=0.008, max=0.611, avg=0.392, sd=0.185], skew [0.603 vs 0.128*, 39% {0.464, 0.592}] (wid=0.611 ws=0.603) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.008ns, 0.611ns] average 0.392ns std.dev 0.185ns
PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  1828 (unrouted=18, trialRouted=0, noStatus=0, routed=1810, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.8 real=0:00:02.8)
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**INFO: Start fixing DRV (Mem = 1202.98M) ...
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.60|     0.00|       0|       0|       0| 102.19|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.60|     0.00|       0|       0|       0| 102.19| 0:00:00.0|  1419.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1419.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1280.20M).

------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.07min real=0.07min mem=1280.2M)                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  9.354  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1009.4M, totSessionCpu=0:02:39 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1009.9M, totSessionCpu=0:02:39 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1281.20M, totSessionCpu=0:02:39).
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1010.0M, totSessionCpu=0:02:39 **


------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  9.354  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1010.0M, totSessionCpu=0:02:39 **
*** Starting refinePlace (0:02:39 mem=1281.2M) ***
**ERROR: (IMPSP-2002):	Density too high (102.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1281.2MB
*** Finished refinePlace (0:02:39 mem=1281.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false

globalDetailRoute

#setNanoRouteMode -drouteUseMultiCutViaEffort "<default>"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun May  8 17:47:08 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[15] of net data[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[14] of net data[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[13] of net data[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[12] of net data[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[11] of net data[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[10] of net data[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[9] of net data[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[8] of net data[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[7] of net data[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[6] of net data[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[5] of net data[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[4] of net data[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[3] of net data[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[2] of net data[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[1] of net data[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/data[0] of net data[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC[15] of net PC[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC[14] of net PC[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.10-p006_1 NR170516-1601/17_10-UB
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#Loading the last recorded routing design signature
#Created 656 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#Start routing data preparation on Sun May  8 17:47:08 2022
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.800 - 1.800] has 1 net.
#Voltage range [0.000 - 1.800] has 1827 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1007.75 (MB), peak = 1011.41 (MB)
#Merging special wires...
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#
#Connectivity extraction summary:
#656 routed nets are extracted.
#1155 routed net(s) are imported.
#18 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1829.
#
#
#Finished routing data preparation on Sun May  8 17:47:08 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.25 (MB)
#Total memory = 1007.79 (MB)
#Peak memory = 1011.41 (MB)
#
#
#Start global routing on Sun May  8 17:47:08 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.25 (MB)
#Total memory = 1007.79 (MB)
#Peak memory = 1011.41 (MB)
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <<default>>, reset to default.
#WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.16 (MB), peak = 1011.41 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.16 (MB), peak = 1011.41 (MB)
#Complete Detail Routing.
#Total wire length = 89699 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2058 um.
#Total wire length on LAYER METAL2 = 28317 um.
#Total wire length on LAYER METAL3 = 39524 um.
#Total wire length on LAYER METAL4 = 13820 um.
#Total wire length on LAYER METAL5 = 5945 um.
#Total wire length on LAYER METAL6 = 35 um.
#Total number of vias = 17435
#Up-Via Summary (total 17435):
#           
#-----------------------
# METAL1           8118
# METAL2           7773
# METAL3           1220
# METAL4            322
# METAL5              2
#-----------------------
#                 17435 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 1007.81 (MB)
#Peak memory = 1011.41 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.16 (MB), peak = 1011.41 (MB)
#
#Total wire length = 89699 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2058 um.
#Total wire length on LAYER METAL2 = 28317 um.
#Total wire length on LAYER METAL3 = 39524 um.
#Total wire length on LAYER METAL4 = 13820 um.
#Total wire length on LAYER METAL5 = 5945 um.
#Total wire length on LAYER METAL6 = 35 um.
#Total number of vias = 17435
#Up-Via Summary (total 17435):
#           
#-----------------------
# METAL1           8118
# METAL2           7773
# METAL3           1220
# METAL4            322
# METAL5              2
#-----------------------
#                 17435 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 89699 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2058 um.
#Total wire length on LAYER METAL2 = 28317 um.
#Total wire length on LAYER METAL3 = 39524 um.
#Total wire length on LAYER METAL4 = 13820 um.
#Total wire length on LAYER METAL5 = 5945 um.
#Total wire length on LAYER METAL6 = 35 um.
#Total number of vias = 17435
#Up-Via Summary (total 17435):
#           
#-----------------------
# METAL1           8118
# METAL2           7773
# METAL3           1220
# METAL4            322
# METAL5              2
#-----------------------
#                 17435 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun May  8 17:47:08 2022
#
#
#Start Post Route Wire Spread.
#Done with 950 horizontal wires in 1 hboxes and 635 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 91227 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2058 um.
#Total wire length on LAYER METAL2 = 28593 um.
#Total wire length on LAYER METAL3 = 40362 um.
#Total wire length on LAYER METAL4 = 14147 um.
#Total wire length on LAYER METAL5 = 6032 um.
#Total wire length on LAYER METAL6 = 35 um.
#Total number of vias = 17435
#Up-Via Summary (total 17435):
#           
#-----------------------
# METAL1           8118
# METAL2           7773
# METAL3           1220
# METAL4            322
# METAL5              2
#-----------------------
#                 17435 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.17 (MB), peak = 1015.17 (MB)
#CELL_VIEW processador_6_instrucoes,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 91227 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2058 um.
#Total wire length on LAYER METAL2 = 28593 um.
#Total wire length on LAYER METAL3 = 40362 um.
#Total wire length on LAYER METAL4 = 14147 um.
#Total wire length on LAYER METAL5 = 6032 um.
#Total wire length on LAYER METAL6 = 35 um.
#Total number of vias = 17435
#Up-Via Summary (total 17435):
#           
#-----------------------
# METAL1           8118
# METAL2           7773
# METAL3           1220
# METAL4            322
# METAL5              2
#-----------------------
#                 17435 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.86 (MB)
#Total memory = 1008.65 (MB)
#Peak memory = 1015.17 (MB)
#Updating routing design signature
#Created 569 library cell signatures
#Created 1829 NETS and 0 SPECIALNETS signatures
#Created 3483 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.66 (MB), peak = 1015.17 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1008.67 (MB), peak = 1015.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -1.92 (MB)
#Total memory = 1008.16 (MB)
#Peak memory = 1015.17 (MB)
#Number of warnings = 43
#Total number of warnings = 105
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May  8 17:47:08 2022
#
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1008.2M, totSessionCpu=0:02:40 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false
Extraction called for design 'processador_6_instrucoes' of instances=3483 and nets=1829 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1282.6M)
Extracted 10.0069% (CPU Time= 0:00:00.1  MEM= 1351.6M)
Extracted 20.0052% (CPU Time= 0:00:00.1  MEM= 1351.6M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1351.6M)
Extracted 40.006% (CPU Time= 0:00:00.1  MEM= 1351.6M)
Extracted 50.0086% (CPU Time= 0:00:00.1  MEM= 1351.6M)
Extracted 60.0069% (CPU Time= 0:00:00.1  MEM= 1351.6M)
Extracted 70.0052% (CPU Time= 0:00:00.1  MEM= 1351.6M)
Extracted 80.0077% (CPU Time= 0:00:00.1  MEM= 1351.6M)
Extracted 90.006% (CPU Time= 0:00:00.2  MEM= 1351.6M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1351.6M)
Number of Extracted Resistors     : 42488
Number of Extracted Ground Cap.   : 42528
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1308.316M)
#################################################################################
# Design Stage: PostRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1827
End delay calculation. (MEM=1335.54 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:41 mem=1335.5M)
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1011.1M, totSessionCpu=0:02:41 **
Executing marking Critical Nets1
Reported timing to dir ./reports/postRouteOpt
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1011.1M, totSessionCpu=0:02:41 **

------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.626  |  3.626  |  9.355  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1380   |  1348   |   32    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.326%
       (102.194% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1011.2M, totSessionCpu=0:02:41 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign ./route/processador_6_instrucoes.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/08 17:47:10, mem=1025.5M)
% Begin Save netlist data ... (date=05/08 17:47:10, mem=1011.6M)
Writing Binary DB to ./route/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.6M, current mem=1011.6M)
% Begin Save AAE data ... (date=05/08 17:47:10, mem=1011.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.6M, current mem=1011.6M)
% Begin Save clock tree data ... (date=05/08 17:47:10, mem=1011.6M)
% End Save clock tree data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.6M, current mem=1011.6M)
Saving preference file ./route/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/08 17:47:10, mem=1011.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.9M, current mem=1011.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/08 17:47:10, mem=1011.9M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1011.9M, current mem=1011.9M)
% Begin Save routing data ... (date=05/08 17:47:10, mem=1011.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1246.8M) ***
% End Save routing data ... (date=05/08 17:47:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1012.9M, current mem=1012.9M)
Saving property file ./route/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1246.8M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=05/08 17:47:10, mem=1012.9M)
% End Save power constraints data ... (date=05/08 17:47:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1012.9M, current mem=1012.9M)
typical_rc
Generated self-contained design processador_6_instrucoes.enc.dat.tmp
#% End save design ... (date=05/08 17:47:10, total cpu=0:00:00.5, real=0:00:00.0, peak res=1025.5M, current mem=940.1M)
<CMD> setMetalFill -layer 1 -windowSize 100 100 -minDensity 30 -maxDensity 70 -preferredDensity 30 -minLength 0.5 -minWidth 0.5
<CMD> setMetalFill -layer 2 -windowSize 100 100 -minDensity 30 -maxDensity 70 -preferredDensity 30 -minLength 0.6 -minWidth 0.6
<CMD> setMetalFill -layer 3 -windowSize 100 100 -minDensity 30 -maxDensity 70 -preferredDensity 30 -minLength 0.6 -minWidth 0.6
<CMD> setMetalFill -layer 4 -windowSize 100 100 -minDensity 30 -preferredDensity 30 -minLength 0.6 -minWidth 0.6
<CMD> verifyMetalDensity -layers { MET1 MET2 MET3 MET4 } -detailed -report ./reports/processador_6_instrucoes_metalFill.rpt

******** Start: VERIFY DENSITY ********
**ERROR: (IMPVMD-3):	MET1 is not a valid layer name
**ERROR: (IMPVMD-3):	MET2 is not a valid layer name
**ERROR: (IMPVMD-3):	MET3 is not a valid layer name
**ERROR: (IMPVMD-3):	MET4 is not a valid layer name
**ERROR: density values not provided for any routing layer.
Please add Density statements in LEF or Use the setMetalFill command to set density parameters.
******** End: VERIFY DENSITY ********
VMD: elapsed time: 0.00
     (CPU Time: 0:00:00.0  MEM: 0.004M)

<CMD> addMetalFill
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_19418.conf) Unknown option '0'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_19418.conf) Unknown option '2'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_19418.conf) Unknown option '0'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_19418.conf) Unknown option '2'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_19418.conf) Unknown option '0'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_19418.conf) Unknown option '2'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_19418.conf) Unknown option '0'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_19418.conf) Unknown option '2'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_19418.conf) Unknown option '0'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_19418.conf) Unknown option '2'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_19418.conf) Unknown option '0'!
**WARN: (from .metalfill_19418.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_19418.conf) Unknown option '2'!
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 1827
Clock Nets: 0
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:00.7, real time : 0:00:00.0, peak mem : 1152.50 megs
Process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:01.0,  real:  0:00:01.0,  peak mem:  1175.50  megs.
<CMD> verifyMetalDensity -layers { MET1 MET2 MET3 MET4 } -detailed -report ./reports/processador_6_instrucoes_metalFill.rpt

******** Start: VERIFY DENSITY ********
**ERROR: (IMPVMD-3):	MET1 is not a valid layer name
**ERROR: (IMPVMD-3):	MET2 is not a valid layer name
**ERROR: (IMPVMD-3):	MET3 is not a valid layer name
**ERROR: (IMPVMD-3):	MET4 is not a valid layer name
**ERROR: density values not provided for any routing layer.
Please add Density statements in LEF or Use the setMetalFill command to set density parameters.
******** End: VERIFY DENSITY ********
VMD: elapsed time: 0.00
     (CPU Time: 0:00:00.0  MEM: 0.004M)

<CMD> trimMetalFill
 *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 1175.500M)
trimMetalFill...............SubArea: 1 of 9
 Number of metal fills with spacing or/and short violations:0
 Total number of deleted metal fills: 0
 Total number of added metal fills:   0
 (CPU Time: 0:00:00.3  MEM: 1175.500M)
 *** END OF TRIM METALFILL ***
<CMD> saveDesign ./metalfill/processador_6_instrucoes.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/08 17:47:21, mem=992.0M)
% Begin Save netlist data ... (date=05/08 17:47:21, mem=992.2M)
Writing Binary DB to ./metalfill/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
% Begin Save AAE data ... (date=05/08 17:47:21, mem=992.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
% Begin Save clock tree data ... (date=05/08 17:47:21, mem=992.2M)
% End Save clock tree data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
Saving preference file ./metalfill/processador_6_instrucoes.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/08 17:47:21, mem=992.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/08 17:47:21, mem=992.2M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
% Begin Save routing data ... (date=05/08 17:47:21, mem=992.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1175.5M) ***
% End Save routing data ... (date=05/08 17:47:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
Saving property file ./metalfill/processador_6_instrucoes.enc.dat.tmp/processador_6_instrucoes.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1175.5M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=05/08 17:47:21, mem=992.2M)
% End Save power constraints data ... (date=05/08 17:47:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=992.2M, current mem=992.2M)
typical_rc
Generated self-contained design processador_6_instrucoes.enc.dat.tmp
#% End save design ... (date=05/08 17:47:22, total cpu=0:00:00.5, real=0:00:01.0, peak res=992.2M, current mem=979.7M)
<CMD> verifyConnectivity -type all -geomConnect -reportfile ./reports/verify/processador_6_instrucoes.conn.rpt
**WARN: (IMPTCM-77):	Option "-reportFile" for command verifyConnectivity is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun May  8 17:47:30 2022

Design Name: processador_6_instrucoes
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (385.2800, 200.4800)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun May  8 17:47:30 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyGeometry -antenna -noSameNet -reportfile ./reports/verify/processador_6_instrucoes.geom.rpt
 *** Starting Verify Geometry (MEM: 1165.4) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.0  MEM: 92.3M)

<CMD> verifyProcessAntenna -reportfile ./reports/verify/processador_6_instrucoes.antenna.rpt -leffile ./reports/processador_6_instrucoes.antenna.lef

******* START VERIFY ANTENNA ********
Report File: ./reports/verify/processador_6_instrucoes.antenna.rpt
**WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
Type 'man IMPVPA-55' for more detail.
LEF Macro File: ./reports/processador_6_instrucoes.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> checkDesign -all -noHtml -outfile ./reports/verify/processador_6_instrucoes_checkDesign_verify.rpt
Begin checking placement ... (start mem=1257.7M, init mem=1257.7M)
*info: Recommended don't use cell = 0           
*info: Placed = 3483          
*info: Unplaced = 0           
Placement Density:102.19%(65838/64425)
Placement Density (including fixed std cells):102.19%(65838/64425)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1257.7M)
############################################################################
# Innovus Netlist Design Rule Check
# Sun May  8 17:47:31 2022

############################################################################
Design: processador_6_instrucoes

------ Design Summary:
Total Standard Cell Number   (cells) : 3483
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 65838.44
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 3483
Number of Non-uniquified Insts : 3473
Number of Nets                 : 1830
Average number of Pins per Net : 4.46
Maximum number of Pins in Net  : 693

------ I/O Port summary

Number of Primary I/O Ports    : 35
Number of Input Ports          : 18
Number of Output Ports         : 17
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 35
**WARN: (IMPREPO-202):	There are 35 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 74
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 74 Instances with input pins tied together.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 1
Number of High Fanout nets (>50)               : 1
**WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 35 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 35 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.


---
--- Please refer to file ./reports/verify/processador_6_instrucoes_checkDesign_verify.rpt for detailed report.
---

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> summaryReport -outdir ./reports/summaryReport
Start to collect the design information.
Build netlist information for Cell processador_6_instrucoes.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA56.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA56.htm./reports/summaryReport/processador_6_instrucoes_via_layer_VIA45.htm'.
** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA45.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA45.htm./reports/summaryReport/processador_6_instrucoes_via_layer_VIA34.htm'.
** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA34.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA34.htm./reports/summaryReport/processador_6_instrucoes_via_layer_VIA23.htm'.
** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA23.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA23.htm./reports/summaryReport/processador_6_instrucoes_via_layer_VIA12.htm'.
** NOTE: Created directory path 'processador_6_instrucoes_via_layer_VIA12.htm./reports/summaryReport' for file 'processador_6_instrucoes_via_layer_VIA12.htm./reports/summaryReport/processador_6_instrucoes_via_layer_CONT.htm'.
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./reports/summaryReport/processador_6_instrucoes.main.htm.ascii.
<CMD> genPinText ./deliverables/processador_6_instrucoes.pins -cells *
Output for physical terminals
Output for logical terminals
Output for cells
<CMD> saveNetlist ./deliverables/processador_6_instrucoes.v
Writing Netlist "./deliverables/processador_6_instrucoes.v" ...
<CMD> saveNetlist -flat ./deliverables/processador_6_instrucoes_flat.v
Writing Netlist "./deliverables/processador_6_instrucoes_flat.v" ...
<CMD> setExtractRCMode -useShieldingInDetailMode false -turboReduce false -coupled true -assumeMetFill 0
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
**WARN: (IMPEXT-3410):	Option, -assumeMetalFill is recommended only in the preRoute extraction mode. It will use the basic cap table instead of extended cap table in postRoute mode.
<CMD> extractRC
Extraction called for design 'processador_6_instrucoes' of instances=3483 and nets=1830 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design processador_6_instrucoes.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_19418_LABSSPC05_alunos_LpvA0w/processador_6_instrucoes_19418_ZWD8vf.rcdb.d -maxResLength 200  -extended -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (IMPEXT-3087):	Fill active spacing for layer M1 is not specified. The tool will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M2 is not specified. The tool will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M3 is not specified. The tool will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M4 is not specified. The tool will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M5 is not specified. The tool will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (IMPEXT-3087):	Fill active spacing for layer M6 is not specified. The tool will use  0.600 microns.
  Layer M6        0.600             0.400 
RC Mode: PostRoute effortLevel low [Assume Metal Fill, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
RC extraction is honoring NDR for assume metal fill.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1198.6M)
Extracted 10.0069% (CPU Time= 0:00:00.1  MEM= 1275.7M)
Extracted 20.0052% (CPU Time= 0:00:00.1  MEM= 1275.7M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1275.7M)
Extracted 40.006% (CPU Time= 0:00:00.1  MEM= 1275.7M)
Extracted 50.0086% (CPU Time= 0:00:00.1  MEM= 1275.7M)
Extracted 60.0069% (CPU Time= 0:00:00.2  MEM= 1275.7M)
Extracted 70.0052% (CPU Time= 0:00:00.2  MEM= 1275.7M)
Extracted 80.0077% (CPU Time= 0:00:00.2  MEM= 1275.7M)
Extracted 90.006% (CPU Time= 0:00:00.2  MEM= 1275.7M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1275.7M)
Number of Extracted Resistors     : 42488
Number of Extracted Ground Cap.   : 42528
Number of Extracted Coupling Cap. : 86160
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: typical_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1243.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1243.637M)
<CMD> write_sdf ${DELIVERABLES}/${DELIVERABLE_NAME}.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: processador_6_instrucoes
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1827
End delay calculation. (MEM=1262.8 CPU=0:00:00.6 REAL=0:00:01.0)
<CMD> set dbgLefDefOutVersion 5.5
<CMD> defOut -placement -routing -floorplan -netlist ./deliverables/processador_6_instrucoes.def
Writing DEF file './deliverables/processador_6_instrucoes.def', current time is Sun May  8 17:47:41 2022 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
**WARN: (IMPDF-1018):	The routing has wire-patches (that require DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented in DEF 5.5. They will be lost and the routing data will be incomplete with missing shapes, because there is no DEF 5.5 syntax that can correctly represent them. You should use DEF 5.8 to represent this routing data correctly by using "set dbgLefDefOutVersion 5.8".
Type 'man IMPDF-1018' for more detail.
**WARN: (IMPDF-1008):	The routing has wire-patches (that requires DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented correctly in DEF 5.6 or 5.7. They will be converted to SPECIALNETS routing RECT shapes instead. This output is suitable for RC extraction tools, but this DEF should not be read back into Innovus as the routing data will not be correct. You should use DEF 5.8 to represent this routing data correctly by using "set dbgLefDefOutVersion 5.8".
Type 'man IMPDF-1008' for more detail.
DEF file './deliverables/processador_6_instrucoes.def' is written, current time is Sun May  8 17:47:41 2022 ...
