;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 249, @60
	ADD 249, @60
	MOV 0, <-20
	MOV 194, <-20
	SUB @120, 56
	MOV 194, <-20
	SUB @79, @2
	ADD 249, @60
	DJN -1, @-20
	SUB @427, 103
	ADD 249, @60
	SUB @124, -6
	SUB @124, -6
	ADD 249, @60
	SPL 0, <-2
	SUB @121, 103
	SPL 0, <-2
	ADD -7, <20
	CMP @79, @2
	SUB @-249, @60
	SLT 249, @60
	CMP -7, <-420
	CMP -7, <-420
	SUB @127, 100
	SUB @19, @2
	ADD 249, @60
	SPL 19, 2
	SUB @79, @2
	ADD 270, 1
	ADD 249, @60
	MOV 0, <-20
	MOV 194, <-20
	SUB @121, 103
	SLT 249, @60
	JMP <127, 100
	MOV 194, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SLT #200, <-80
	MOV 194, <-20
	SUB @121, 103
	CMP @127, 107
	ADD 249, @60
	SPL 0, <-702
	MOV -7, <-20
	JMP 1, <420
	DJN -1, @-20
