%Warning-WIDTHTRUNC: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:19:25: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '12'hc8' generates 12 bits.
                                                                                               : ... note: In instance 'tiny_tonegen.signal_gen'
   19 |     reg [7:0] periodA = 12'd200;
      |                         ^~~~~~~
                     /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.040
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:65:21: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '12'hc8' generates 12 bits.
                                                                                               : ... note: In instance 'tiny_tonegen.signal_gen'
   65 |             periodA = 12'd200;
      |                     ^
                     /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
%Warning-SELRANGE: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:73:48: Selection index out of range: 11:5 outside 7:0
                                                                                             : ... note: In instance 'tiny_tonegen.signal_gen'
   73 |                     3'b000: periodA <= {periodA[11:5], data};
      |                                                ^
                   /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                   ... For warning description see https://verilator.org/warn/SELRANGE?v=5.040
                   ... Use "/* verilator lint_off SELRANGE */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:73:37: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's REPLICATE generates 12 bits.
                                                                                               : ... note: In instance 'tiny_tonegen.signal_gen'
   73 |                     3'b000: periodA <= {periodA[11:5], data};
      |                                     ^~
                     /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:19:25: Procedural assignment to declaration with initial value: 'periodA'
                                                                                                : ... note: In instance 'tiny_tonegen.signal_gen'
                                                                                                : ... Location of variable initialization
   19 |     reg [7:0] periodA = 12'd200;
      |                         ^~~~~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:65:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   65 |             periodA = 12'd200;
      |             ^~~~~~~
                      ... For warning description see https://verilator.org/warn/PROCASSINIT?v=5.040
                      ... Use "/* verilator lint_off PROCASSINIT */" and lint_on around source to disable this message.
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:20:22: Procedural assignment to declaration with initial value: 'volA'
                                                                                                : ... note: In instance 'tiny_tonegen.signal_gen'
                                                                                                : ... Location of variable initialization
   20 |     reg [3:0] volA = 4'd8;
      |                      ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:66:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   66 |             volA = 4'd8;
      |             ^~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:21:22: Procedural assignment to declaration with initial value: 'volN'
                                                                                                : ... note: In instance 'tiny_tonegen.signal_gen'
                                                                                                : ... Location of variable initialization
   21 |     reg [3:0] volN = 4'd3;
      |                      ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:67:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   67 |             volN = 4'd3;
      |             ^~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:23:19: Procedural assignment to declaration with initial value: 'enableA'
                                                                                                : ... note: In instance 'tiny_tonegen.signal_gen'
                                                                                                : ... Location of variable initialization
   23 |     reg enableA = 1;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:76:30: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   76 |                     3'b101: {enableA, enableN} <= {data[1:0]};
      |                              ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:24:19: Procedural assignment to declaration with initial value: 'enableN'
                                                                                                : ... note: In instance 'tiny_tonegen.signal_gen'
                                                                                                : ... Location of variable initialization
   24 |     reg enableN = 1;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:68:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   68 |             enableN = 1;
      |             ^~~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:19:16: Bits of signal are not used: 'multA'[2:0]
                                                                                            : ... note: In instance 'tiny_tonegen.signal_gen.mix'
   19 |     wire [7:0] multA;
      |                ^~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.040
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:23:19: Procedural assignment to declaration with initial value: 'started'
                                                                                           : ... note: In instance 'tiny_tonegen.signal_gen.mix'
                                                                                           : ... Location of variable initialization
   23 |     reg started = 0;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:37:13: ... Location of variable process write
                                                                                           : ... Perhaps should initialize instead using a reset in this process
   37 |             started <= 1'b0;
      |             ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:5:24: Procedural assignment to declaration with initial value: 'pwm_o'
                                                                                         : ... note: In instance 'tiny_tonegen.signal_gen.pwmGen'
                                                                                         : ... Location of variable initialization
    5 |     output reg pwm_o = 0    
      |                        ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:6:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:12:13: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   12 |             pwm_o <= 0;
      |             ^~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:7:24: Procedural assignment to declaration with initial value: 'clk_cnt'
                                                                                         : ... note: In instance 'tiny_tonegen.signal_gen.pwmGen'
                                                                                         : ... Location of variable initialization
    7 |     reg[7:0] clk_cnt = 0;    
      |                        ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:6:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:11:13: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   11 |             clk_cnt <= 8'b0;
      |             ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:17:18: Procedural assignment to declaration with initial value: 'state'
                                                                                          : ... note: In instance 'tiny_tonegen.signal_gen.envA_gen'
                                                                                          : ... Location of variable initialization
   17 | reg[1:0] state = IDLE;
      |                  ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:8:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:24:27: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   24 |             if (enable_i) state <= ATTACK;
      |                           ^~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:19:19: Procedural assignment to declaration with initial value: 'timer'
                                                                                          : ... note: In instance 'tiny_tonegen.signal_gen.envA_gen'
                                                                                          : ... Location of variable initialization
   19 | reg [3:0] timer = 0;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:8:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/adsr.v:30:13: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   30 |             timer <= timer + 1;
      |             ^~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:8:24: Procedural assignment to declaration with initial value: 'counter'
                                                                                                 : ... note: In instance 'tiny_tonegen.signal_gen.tonegenA'
                                                                                                 : ... Location of variable initialization
    8 |     reg[7:0] counter = 0;
      |                        ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:5:1: ... note: In file included from 'tiny_tonegen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:13:13: ... Location of variable process write
                                                                                                  : ... Perhaps should initialize instead using a reset in this process
   13 |             counter <= 0;
      |             ^~~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:9:9: Signal is not used: 'clk_val'
                                                                                                 : ... note: In instance 'tiny_tonegen.signal_gen.tonegenA'
    9 |     reg clk_val = 0;
      |         ^~~~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:5:1: ... note: In file included from 'tiny_tonegen.v'
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:65:21: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   65 |             periodA = 12'd200;
      |                     ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
                 ... For warning description see https://verilator.org/warn/BLKSEQ?v=5.040
                 ... Use "/* verilator lint_off BLKSEQ */" and lint_on around source to disable this message.
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:66:18: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   66 |             volA = 4'd8;
      |                  ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:67:18: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   67 |             volN = 4'd3;
      |                  ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:68:21: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   68 |             enableN = 1;
      |                     ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:4:1: ... note: In file included from 'tiny_tonegen.v'
%Warning-SYNCASYNCNET: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:8:23: Signal flopped as both synchronous and async: 'rst_n'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:12:14: ... Location of async usage
   12 |         if (!rst) begin
      |              ^~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tiny_tonegen.v:5:1: ... note: In file included from 'tiny_tonegen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:10:14: ... Location of sync usage
   10 |         if (!rst) begin
      |              ^~~
                       ... For warning description see https://verilator.org/warn/SYNCASYNCNET?v=5.040
                       ... Use "/* verilator lint_off SYNCASYNCNET */" and lint_on around source to disable this message.
- V e r i l a t i o n   R e p o r t: Verilator 5.040 2025-08-30 rev v5.040
- Verilator: Built from 0.287 MB sources in 307 modules, into 0.038 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.176 s (elab=0.010, cvt=0.018, bld=0.000); cpu 0.048 s on 1 threads; alloced 35.688 MB
