m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/simulation/modelsim
valtera_pll_reconfig_core
Z1 !s110 1720050321
!i10b 1
!s100 ]JlV6cdFHe2zlVkdmQKC@1
IBBi65I^ik5ZZeV1;OG[5n1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1720049699
Z4 8C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_pll_reconfig_core.v
Z5 FC:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_pll_reconfig_core.v
Z6 L0 16
Z7 OV;L;10.5b;63
r1
!s85 0
31
Z8 !s108 1720050321.000000
Z9 !s107 C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_pll_reconfig_core.v|
Z10 !s90 -reportprogress|300|C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_pll_reconfig_core.v|-work|PLL_Reconfig_Verilog|
!i113 1
Z11 o-work PLL_Reconfig_Verilog
Z12 tCvgOpt 0
valtera_pll_reconfig_top
R1
!i10b 1
!s100 7IS0miYWMi8:A<XQ[8W;]2
IRg5Rczk:0n85V>XE=kPQ42
R2
R0
R3
8C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_pll_reconfig_top.v
FC:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_pll_reconfig_top.v
R6
R7
r1
!s85 0
31
R8
!s107 C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_pll_reconfig_top.v|
!s90 -reportprogress|300|C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_pll_reconfig_top.v|-work|PLL_Reconfig_Verilog|
!i113 1
R11
R12
valtera_std_synchronizer
R1
!i10b 1
!s100 MBo4XSMRh8:VPJzdo>9JQ1
IV9C=kI2hecc<I0_@F>V2j2
R2
R0
R3
8C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_std_synchronizer.v
FC:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_std_synchronizer.v
L0 37
R7
r1
!s85 0
31
R8
!s107 C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_std_synchronizer.v|
!s90 -reportprogress|300|C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/altera_pll_reconfig/altera_std_synchronizer.v|-work|PLL_Reconfig_Verilog|
!i113 1
R11
R12
vdprio_mux
R1
!i10b 1
!s100 Doo^z1=4L?4>4MaP?1z8d3
I;[aeNFFcKKZZO=K[GE4a40
R2
R0
R3
R4
R5
L0 1739
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vdyn_phase_shift
R1
!i10b 1
!s100 N2XAF_nMz6OjNCa:CoW^V2
I4X0<6D6a]^<@S0c`o1?FJ0
R2
R0
R3
R4
R5
L0 1884
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vfpll_dprio_init
R1
!i10b 1
!s100 TcM2kcQ0I[>g7W3V3F?IN0
I<S^daJfIkR:GQ_Yjhf_4A1
R2
R0
R3
R4
R5
L0 1789
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vgeneric_lcell_comb
R1
!i10b 1
!s100 LcbJkog7=ENfj:PlP<@Y>2
IcIQ1N8[2hmjSS7WI=4c^`3
R2
R0
R3
R4
R5
L0 2112
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vself_reset
R1
!i10b 1
!s100 ^E9<^k8blR9`JH5<ZEL4n2
I`m_ToP8VJAzPSY[HhX0h91
R2
R0
R3
R4
R5
L0 1691
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
