Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb  6 14:06:19 2025
| Host         : DESKTOP-AJ4R02H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ArithLogic_timing_summary_routed.rpt -pb ArithLogic_timing_summary_routed.pb -rpx ArithLogic_timing_summary_routed.rpx -warn_on_violation
| Design       : ArithLogic
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            AplusB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 3.210ns (47.779%)  route 3.509ns (52.221%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    J19                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  b_IBUF[1]_inst/O
                         net (fo=7, routed)           1.699     2.503    Bo_OBUF[1]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.097     2.600 r  AplusB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.611     3.211    AplusB_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.097     3.308 r  AplusB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.198     4.506    AplusB_OBUF[3]
    P17                  OBUF (Prop_obuf_I_O)         2.213     6.719 r  AplusB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.719    AplusB[3]
    P17                                                               r  AplusB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            AandB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.512ns  (logic 3.282ns (50.402%)  route 3.230ns (49.598%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.789     0.789 r  b_IBUF[2]_inst/O
                         net (fo=6, routed)           1.572     2.361    Bo_OBUF[2]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.113     2.474 r  AandB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.658     4.132    AandB_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.380     6.512 r  AandB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.512    AandB[2]
    W13                                                               r  AandB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            APlusOne[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.352ns  (logic 3.238ns (50.971%)  route 3.114ns (49.029%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  a_IBUF[0]_inst/O
                         net (fo=12, routed)          1.432     2.207    Ao_OBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.103     2.310 r  APlusOne_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.682     3.992    APlusOne_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.360     6.352 r  APlusOne_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.352    APlusOne[1]
    V14                                                               r  APlusOne[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            AnandB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 3.272ns (51.564%)  route 3.073ns (48.436%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 f  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 f  b_IBUF[0]_inst/O
                         net (fo=8, routed)           1.857     2.657    Bo_OBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.097     2.754 r  AnandB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.216     3.970    AnandB_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.375     6.345 r  AnandB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.345    AnandB[0]
    V16                                                               r  AnandB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            AandB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 3.128ns (49.424%)  route 3.201ns (50.576%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  b_IBUF[0]_inst/O
                         net (fo=8, routed)           1.857     2.657    Bo_OBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.097     2.754 r  AandB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.344     4.098    AandB_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.231     6.329 r  AandB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.329    AandB[0]
    U15                                                               r  AandB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            APlusOne[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.297ns  (logic 3.262ns (51.792%)  route 3.036ns (48.208%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  a_IBUF[1]_inst/O
                         net (fo=10, routed)          1.521     2.319    Ao_OBUF[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.101     2.420 r  APlusOne_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.515     3.935    APlusOne_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.362     6.297 r  APlusOne_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.297    APlusOne[2]
    V13                                                               r  APlusOne[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            AxorB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 3.311ns (52.740%)  route 2.967ns (47.260%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    J19                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  b_IBUF[1]_inst/O
                         net (fo=7, routed)           1.600     2.403    Bo_OBUF[1]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.113     2.516 r  AxorB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.367     3.884    AxorB_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         2.395     6.279 r  AxorB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.279    AxorB[1]
    K17                                                               r  AxorB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            AxorB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 3.248ns (51.875%)  route 3.013ns (48.125%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.800     0.800 r  b_IBUF[0]_inst/O
                         net (fo=8, routed)           1.711     2.511    Bo_OBUF[0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.097     2.608 r  AxorB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.303     3.910    AxorB_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.351     6.261 r  AxorB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.261    AxorB[0]
    N17                                                               r  AxorB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            APlusOne[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.237ns  (logic 3.122ns (50.062%)  route 3.114ns (49.938%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    J18                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  a_IBUF[3]_inst/O
                         net (fo=6, routed)           1.708     2.512    Ao_OBUF[3]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.097     2.609 r  APlusOne_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.406     4.016    APlusOne_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.221     6.237 r  APlusOne_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.237    APlusOne[3]
    U16                                                               r  APlusOne[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            AandB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 3.121ns (50.152%)  route 3.102ns (49.848%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    J19                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  b_IBUF[1]_inst/O
                         net (fo=7, routed)           1.600     2.403    Bo_OBUF[1]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.097     2.500 r  AandB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.502     4.002    AandB_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.221     6.223 r  AandB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.223    AandB[1]
    W14                                                               r  AandB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            Bo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.276ns (73.782%)  route 0.453ns (26.218%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  b_IBUF[2]_inst/O
                         net (fo=6, routed)           0.453     0.623    Bo_OBUF[2]
    P19                  OBUF (Prop_obuf_I_O)         1.107     1.729 r  Bo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.729    Bo[2]
    P19                                                               r  Bo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            Bo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.297ns (74.091%)  route 0.453ns (25.909%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    J19                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  b_IBUF[1]_inst/O
                         net (fo=7, routed)           0.453     0.636    Bo_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113     1.750 r  Bo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.750    Bo[1]
    R19                                                               r  Bo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            Bo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.298ns (74.113%)  route 0.453ns (25.887%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  b_IBUF[0]_inst/O
                         net (fo=8, routed)           0.453     0.633    Bo_OBUF[0]
    M18                  OBUF (Prop_obuf_I_O)         1.118     1.751 r  Bo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.751    Bo[0]
    M18                                                               r  Bo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            Bo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.301ns (73.906%)  route 0.459ns (26.094%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  b_IBUF[3]_inst/O
                         net (fo=5, routed)           0.459     0.648    Bo_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.113     1.760 r  Bo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.760    Bo[3]
    N19                                                               r  Bo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            Ao[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.281ns (65.546%)  route 0.674ns (34.454%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  a_IBUF[2]_inst/O
                         net (fo=8, routed)           0.674     0.836    Ao_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.119     1.955 r  Ao_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.955    Ao[2]
    W18                                                               r  Ao[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            Ao[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.271ns (63.156%)  route 0.741ns (36.844%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  a_IBUF[0]_inst/O
                         net (fo=12, routed)          0.741     0.896    Ao_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         1.116     2.012 r  Ao_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.012    Ao[0]
    T17                                                               r  Ao[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            Ao[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.303ns (60.889%)  route 0.837ns (39.111%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    J18                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  a_IBUF[3]_inst/O
                         net (fo=6, routed)           0.837     1.021    Ao_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.119     2.140 r  Ao_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.140    Ao[3]
    V19                                                               r  Ao[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            AxorB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.362ns (63.614%)  route 0.779ns (36.386%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  b_IBUF[3]_inst/O
                         net (fo=5, routed)           0.510     0.698    Bo_OBUF[3]
    SLICE_X0Y27          LUT2 (Prop_lut2_I0_O)        0.045     0.743 r  AxorB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.269     1.012    AxorB_OBUF[3]
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.141 r  AxorB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.141    AxorB[3]
    M19                                                               r  AxorB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            AplusB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.311ns (58.726%)  route 0.921ns (41.274%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  a_IBUF[0]_inst/O
                         net (fo=12, routed)          0.600     0.755    Ao_OBUF[0]
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.045     0.800 r  AplusB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.321     1.121    AplusB_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.232 r  AplusB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.232    AplusB[0]
    U19                                                               r  AplusB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            AplusB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.405ns (62.823%)  route 0.831ns (37.177%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    K18                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  a_IBUF[1]_inst/O
                         net (fo=10, routed)          0.559     0.737    Ao_OBUF[1]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.051     0.788 r  AplusB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.272     1.060    AplusB_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.176     2.236 r  AplusB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.236    AplusB[1]
    R18                                                               r  AplusB[1] (OUT)
  -------------------------------------------------------------------    -------------------





