var annotated_dup =
[
    [ "gpu", "namespacegpu.html", [
      [ "xetla", "namespacegpu_1_1xetla.html", [
        [ "core", "namespacegpu_1_1xetla_1_1core.html", [
          [ "block_2d", "classgpu_1_1xetla_1_1core_1_1block__2d.html", null ],
          [ "block_2d< gpu_arch::Xe, T >", "classgpu_1_1xetla_1_1core_1_1block__2d_3_01gpu__arch_1_1Xe_00_01T_01_4.html", null ],
          [ "general_1d", "structgpu_1_1xetla_1_1core_1_1general__1d.html", null ],
          [ "general_1d< gpu_arch::Xe, T >", "structgpu_1_1xetla_1_1core_1_1general__1d_3_01gpu__arch_1_1Xe_00_01T_01_4.html", null ]
        ] ],
        [ "decision_tree_rule", "namespacegpu_1_1xetla_1_1decision__tree__rule.html", [
          [ "data_type_handler", "structgpu_1_1xetla_1_1decision__tree__rule_1_1data__type__handler.html", "structgpu_1_1xetla_1_1decision__tree__rule_1_1data__type__handler" ],
          [ "kslicing_handler", "structgpu_1_1xetla_1_1decision__tree__rule_1_1kslicing__handler.html", "structgpu_1_1xetla_1_1decision__tree__rule_1_1kslicing__handler" ],
          [ "tile_shape_handler", "structgpu_1_1xetla_1_1decision__tree__rule_1_1tile__shape__handler.html", "structgpu_1_1xetla_1_1decision__tree__rule_1_1tile__shape__handler" ]
        ] ],
        [ "group", "namespacegpu_1_1xetla_1_1group.html", [
          [ "detail", "namespacegpu_1_1xetla_1_1group_1_1detail.html", [
            [ "check_2d_block_pitch_alignment", "classgpu_1_1xetla_1_1group_1_1detail_1_1check__2d__block__pitch__alignment.html", null ]
          ] ],
          [ "compute_attr_t", "structgpu_1_1xetla_1_1group_1_1compute__attr__t.html", "structgpu_1_1xetla_1_1group_1_1compute__attr__t" ],
          [ "compute_policy_default_fpu", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html", null ],
          [ "compute_policy_default_fpu< compute_attr_, perf_tuning_knob_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96" ],
          [ "compute_policy_default_xmx", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html", null ],
          [ "compute_policy_default_xmx< compute_attr_, perf_tuning_knob_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html", "structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b" ],
          [ "compute_policy_int4_dequantize_xmx", "structgpu_1_1xetla_1_1group_1_1compute__policy__int4__dequantize__xmx.html", null ],
          [ "compute_policy_int4_dequantize_xmx< compute_attr_, perf_tuning_knob_, dtype_scale_, dtype_zero_pt_, dequant_s_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1compute__policy__int4__dequantize__xmx_3_01compute__attr___00_01p7b1e16dedc509103289b93f481925e4b.html", "structgpu_1_1xetla_1_1group_1_1compute__policy__int4__dequantize__xmx_3_01compute__attr___00_01p7b1e16dedc509103289b93f481925e4b" ],
          [ "compute_policy_unaligned_xmx", "structgpu_1_1xetla_1_1group_1_1compute__policy__unaligned__xmx.html", null ],
          [ "compute_policy_unaligned_xmx< compute_attr_, perf_tuning_knob_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1compute__policy__unaligned__xmx_3_01compute__attr___00_01perf__tu74fed7bc368edfe05fa7510f4b2e2cd3.html", "structgpu_1_1xetla_1_1group_1_1compute__policy__unaligned__xmx_3_01compute__attr___00_01perf__tu74fed7bc368edfe05fa7510f4b2e2cd3" ],
          [ "cooperative_reduce_t", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t.html", null ],
          [ "cooperative_reduce_t< reduce_kind, tile_shape_, matAcc_t, 1, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01maf870da62a66a97645bea3be36350f7fb.html", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01maf870da62a66a97645bea3be36350f7fb" ],
          [ "cooperative_reduce_t< reduce_kind, tile_shape_, matAcc_t, num_cooperative_wg, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01mac02497fd2f41eaf843c8266c909e0dbe.html", "classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01mac02497fd2f41eaf843c8266c909e0dbe" ],
          [ "default_epilogue_selector_config_t", "structgpu_1_1xetla_1_1group_1_1default__epilogue__selector__config__t.html", null ],
          [ "default_epilogue_selector_t", "structgpu_1_1xetla_1_1group_1_1default__epilogue__selector__t.html", null ],
          [ "default_gemm_selector_config_t", "structgpu_1_1xetla_1_1group_1_1default__gemm__selector__config__t.html", null ],
          [ "default_gemm_selector_t", "structgpu_1_1xetla_1_1group_1_1default__gemm__selector__t.html", null ],
          [ "epilogue_policy_default", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__default.html", null ],
          [ "epilogue_policy_quant_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op" ],
          [ "epilogue_policy_tile_op", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op" ],
          [ "epilogue_policy_unaligned", "structgpu_1_1xetla_1_1group_1_1epilogue__policy__unaligned.html", null ],
          [ "epilogue_stream_k_t", "structgpu_1_1xetla_1_1group_1_1epilogue__stream__k__t.html", "structgpu_1_1xetla_1_1group_1_1epilogue__stream__k__t" ],
          [ "epilogue_t", "classgpu_1_1xetla_1_1group_1_1epilogue__t.html", null ],
          [ "epilogue_t< epilogue_policy_default< arch_tag_ >, tile_shape_, mem_desc_c_t_, std::enable_if_t<((arch_tag_==gpu_arch::Xe))> >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_00_3da973e4eeb6c3d1f9850a29fc2742a3.html", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_00_3da973e4eeb6c3d1f9850a29fc2742a3" ],
          [ "epilogue_t< epilogue_policy_quant_op< dequant_op_t_, tile_op_t_, quant_op_t_, arch_tag_, dtype_dequant_ >, tile_shape_, mem_desc_c_t_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01dequant__op__t___074b0f306937555be4c3ea6afc9383a35.html", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01dequant__op__t___074b0f306937555be4c3ea6afc9383a35" ],
          [ "epilogue_t< epilogue_policy_tile_op< tile_op_t_, arch_tag_ >, tile_shape_, mem_desc_c_t_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1.html", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1" ],
          [ "epilogue_t< epilogue_policy_unaligned< arch_tag_ >, tile_shape_, mem_desc_c_t_, std::enable_if_t<((arch_tag_==gpu_arch::Xe))> >", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_0f9b8db79e061048fa53f846a863429de.html", "classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_0f9b8db79e061048fa53f846a863429de" ],
          [ "gemm", "structgpu_1_1xetla_1_1group_1_1gemm.html", null ],
          [ "gemm< gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4.html", "structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4" ],
          [ "gemm_selector_t", "classgpu_1_1xetla_1_1group_1_1gemm__selector__t.html", null ],
          [ "gemm_selector_t< dtype_a, dtype_b, mem_layout_a, mem_layout_b, mem_space_a, mem_space_b, alignment_a, alignment_b, dtype_acc, tile_shape, k_stride, mma_engine::fpu, arch_tag, stages, sync_freq, std::enable_if_t< detail::check_2d_block_pitch_alignment< dtype_a, dtype_b, alignment_a, alignment_b, arch_tag >::value > >", "classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00be636de447c4242c4fe7bd43a434215.html", "classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00be636de447c4242c4fe7bd43a434215" ],
          [ "gemm_selector_t< dtype_a, dtype_b, mem_layout_a, mem_layout_b, mem_space_a, mem_space_b, alignment_a, alignment_b, dtype_acc, tile_shape, k_stride, mma_engine::xmx, arch_tag, stages, sync_freq, std::enable_if_t< detail::check_2d_block_pitch_alignment< dtype_a, dtype_b, alignment_a, alignment_b, arch_tag >::value > >", "classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_079b8d9560755178dd2907ce4c8205666.html", "classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_079b8d9560755178dd2907ce4c8205666" ],
          [ "gemm_selector_t< dtype_a, dtype_b, mem_layout_a, mem_layout_b, mem_space_a, mem_space_b, alignment_a, alignment_b, dtype_acc, tile_shape, k_stride, mma_engine::xmx, arch_tag, stages, sync_freq, std::enable_if_t<!detail::check_2d_block_pitch_alignment< dtype_a, dtype_b, alignment_a, alignment_b, arch_tag >::value > >", "classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_0488ec0a0d1bc71533b403702f23930d3.html", "classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_0488ec0a0d1bc71533b403702f23930d3" ],
          [ "gemm_t", "classgpu_1_1xetla_1_1group_1_1gemm__t.html", null ],
          [ "gemm_t< compute_policy_default_fpu< compute_attr_, perf_tuning_knob_, arch_tag_ >, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_0607d15755d432fd8d4c7e418a2e9cbf4.html", "classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_0607d15755d432fd8d4c7e418a2e9cbf4" ],
          [ "gemm_t< compute_policy_default_xmx< compute_attr_, perf_tuning_knob_, arch_tag_ >, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_0d5831ad38f25a1b5f2e834de3d6956d5.html", "classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_0d5831ad38f25a1b5f2e834de3d6956d5" ],
          [ "gemm_t< compute_policy_int4_dequantize_xmx< compute_attr_, perf_tuning_knob_, dtype_scale_, dtype_zero_pt_, dequant_s_, gpu_arch::Xe >, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ >", "classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__int4__dequantize__xmx_3_01compute__at39fee55bd55562861c58529b7fe30902.html", "classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__int4__dequantize__xmx_3_01compute__at39fee55bd55562861c58529b7fe30902" ],
          [ "gemm_t< compute_policy_unaligned_xmx< compute_attr_, perf_tuning_knob_, arch_tag_ >, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__unaligned__xmx_3_01compute__attr___001f70dc8874f6d153a9abd6d3c8897351.html", "classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__unaligned__xmx_3_01compute__attr___001f70dc8874f6d153a9abd6d3c8897351" ],
          [ "global_reduce_t", "classgpu_1_1xetla_1_1group_1_1global__reduce__t.html", null ],
          [ "global_reduce_t< reduce_op::sum, tile_shape_acc_, tile_shape_cnt_, mem_desc_acc_t_, mem_desc_cnt_t_, 1, counter_size_, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1global__reduce__t_3_01reduce__op_1_1sum_00_01tile__shape__acc___0020b1b0c7949684410e683d16f56c4ce4.html", "classgpu_1_1xetla_1_1group_1_1global__reduce__t_3_01reduce__op_1_1sum_00_01tile__shape__acc___0020b1b0c7949684410e683d16f56c4ce4" ],
          [ "global_reduce_t< reduce_op::sum, tile_shape_acc_, tile_shape_cnt_, mem_desc_acc_t_, mem_desc_cnt_t_, num_group_reduction, counter_size, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1global__reduce__t_3_01reduce__op_1_1sum_00_01tile__shape__acc___0028bb5985022f807549f0ba9db49ff505.html", "classgpu_1_1xetla_1_1group_1_1global__reduce__t_3_01reduce__op_1_1sum_00_01tile__shape__acc___0028bb5985022f807549f0ba9db49ff505" ],
          [ "group_reduce_t", "structgpu_1_1xetla_1_1group_1_1group__reduce__t.html", null ],
          [ "group_reduce_t< T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html", "structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c" ],
          [ "group_reduce_t< T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html", "structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07" ],
          [ "group_row_reduce_store_t", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html", null ],
          [ "group_row_reduce_store_t< dtype_acc, dtype_out, row_size, wg_size_x, 1, max_simd_len, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb" ],
          [ "group_row_reduce_store_t< dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html", "structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906" ],
          [ "ln_bwd_fused_op_arguments_t", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t" ],
          [ "ln_bwd_fused_op_t", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t.html", null ],
          [ "ln_bwd_fused_op_t< ln_bwd_fused_kind::bias_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__cb4d0474e0a28c140fa444d1da09a494.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__cb4d0474e0a28c140fa444d1da09a494" ],
          [ "ln_bwd_fused_op_t< ln_bwd_fused_kind::ln_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_85855d35f221cf3a31c3a01f77253cdf.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_85855d35f221cf3a31c3a01f77253cdf" ],
          [ "ln_bwd_fused_op_t< ln_bwd_fused_kind::ln_dropout_gradAdd, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gra92c7b1e7d0db3d047617e99aa09b9df.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gra92c7b1e7d0db3d047617e99aa09b9df" ],
          [ "ln_bwd_fused_op_t< ln_fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___b59b7c4dd4da8b28b7c493261d10e46c.html", "structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___b59b7c4dd4da8b28b7c493261d10e46c" ],
          [ "ln_fwd_fused_op_arguments_t", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t" ],
          [ "ln_fwd_fused_op_t", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t.html", null ],
          [ "ln_fwd_fused_op_t< ln_fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___d9ef3e21b9ea10bf2a0134a87c3add4a.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___d9ef3e21b9ea10bf2a0134a87c3add4a" ],
          [ "ln_fwd_fused_op_t< ln_fwd_fused_kind::bias_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__7bd6ac5d5274c089bfc0bfda44480c4d.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__7bd6ac5d5274c089bfc0bfda44480c4d" ],
          [ "ln_fwd_fused_op_t< ln_fwd_fused_kind::bias_rng_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropf3eeeee8529b0a6363a01d09fe71097b.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropf3eeeee8529b0a6363a01d09fe71097b" ],
          [ "ln_fwd_fused_op_t< ln_fwd_fused_kind::ln_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_34050c7e3cd4aeb73d90116cb43adeb3.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_34050c7e3cd4aeb73d90116cb43adeb3" ],
          [ "ln_fwd_fused_op_t< ln_fwd_fused_kind::ln_rng_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropou7cd6e677abcfc7a2bed3e7feb170def7.html", "structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropou7cd6e677abcfc7a2bed3e7feb170def7" ],
          [ "mask_gen_t", "structgpu_1_1xetla_1_1group_1_1mask__gen__t.html", "structgpu_1_1xetla_1_1group_1_1mask__gen__t" ],
          [ "perf_tuning_knob_t", "structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html", null ],
          [ "pre_processing_default_t", "structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html", null ],
          [ "pre_processing_default_t< tile_shape_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01arch__tag_00_013e7e9287cf4e42f53915424921bb2256.html", "classgpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01arch__tag_00_013e7e9287cf4e42f53915424921bb2256" ],
          [ "pre_processing_matA_neg_filter_t", "structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html", null ],
          [ "pre_processing_matA_neg_filter_t< tile_shape_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01arch_3f269232e8814e5747b4e6ab262f8b4f.html", "classgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01arch_3f269232e8814e5747b4e6ab262f8b4f" ],
          [ "row_reduction_fused_op_t", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t.html", null ],
          [ "row_reduction_fused_op_t< fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__inf93d2b0c91f6c4d3d0687dc6743768bc.html", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__inf93d2b0c91f6c4d3d0687dc6743768bc" ],
          [ "row_reduction_fused_op_t< reduction_fused_kind::bias_dropout_bwd, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__6377f80bb195328d444af2dd5e7849c7.html", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__6377f80bb195328d444af2dd5e7849c7" ],
          [ "row_reduction_fused_op_t< reduction_fused_kind::bias_gelu_w_bwd, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__c0f9f338d5e993265bcff2430f6030ee.html", "structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__c0f9f338d5e993265bcff2430f6030ee" ],
          [ "softmax_policy_bwd", "structgpu_1_1xetla_1_1group_1_1softmax__policy__bwd.html", null ],
          [ "softmax_policy_fwd", "structgpu_1_1xetla_1_1group_1_1softmax__policy__fwd.html", null ],
          [ "softmax_t", "classgpu_1_1xetla_1_1group_1_1softmax__t.html", null ],
          [ "softmax_t< softmax_policy_bwd< dtype_in_, dtype_acc_, gpu_arch::Xe >, tile_shape_ >", "classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acda1a271441348bf3d3e23aa53bad6eb9.html", "classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acda1a271441348bf3d3e23aa53bad6eb9" ],
          [ "softmax_t< softmax_policy_fwd< dtype_acc_, gpu_arch::Xe >, tile_shape_ >", "classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arc90582f6f8cb5a09b900a35996a4b06fd.html", "classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arc90582f6f8cb5a09b900a35996a4b06fd" ],
          [ "tile_shape_t", "structgpu_1_1xetla_1_1group_1_1tile__shape__t.html", "structgpu_1_1xetla_1_1group_1_1tile__shape__t" ],
          [ "xetla_row_reduction_fused_op_arguments_t", "structgpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t.html", "structgpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t" ]
        ] ],
        [ "impl", "namespacegpu_1_1xetla_1_1impl.html", [
          [ "meta_impl_base", "structgpu_1_1xetla_1_1impl_1_1meta__impl__base.html", "structgpu_1_1xetla_1_1impl_1_1meta__impl__base" ],
          [ "meta_type_impl", "structgpu_1_1xetla_1_1impl_1_1meta__type__impl.html", "structgpu_1_1xetla_1_1impl_1_1meta__type__impl" ],
          [ "meta_value_impl", "structgpu_1_1xetla_1_1impl_1_1meta__value__impl.html", "structgpu_1_1xetla_1_1impl_1_1meta__value__impl" ]
        ] ],
        [ "kernel", "namespacegpu_1_1xetla_1_1kernel.html", [
          [ "batch_gemm_t", "classgpu_1_1xetla_1_1kernel_1_1batch__gemm__t.html", "classgpu_1_1xetla_1_1kernel_1_1batch__gemm__t" ],
          [ "block_2d", "classgpu_1_1xetla_1_1kernel_1_1block__2d.html", null ],
          [ "block_2d< gpu_arch::Xe, T >", "classgpu_1_1xetla_1_1kernel_1_1block__2d_3_01gpu__arch_1_1Xe_00_01T_01_4.html", null ],
          [ "data_transformer_attr_t", "structgpu_1_1xetla_1_1kernel_1_1data__transformer__attr__t.html", null ],
          [ "default_gemm_config_t", "structgpu_1_1xetla_1_1kernel_1_1default__gemm__config__t.html", null ],
          [ "default_gemm_t", "structgpu_1_1xetla_1_1kernel_1_1default__gemm__t.html", null ],
          [ "dispatch_policy_default", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__default.html", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__default" ],
          [ "dispatch_policy_int4_dequantize_kslicing", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__int4__dequantize__kslicing.html", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__int4__dequantize__kslicing" ],
          [ "dispatch_policy_kslicing", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing.html", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing" ],
          [ "dispatch_policy_stream_k", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k.html", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__stream__k" ],
          [ "gemm_universal_t", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t.html", null ],
          [ "gemm_universal_t< dispatch_policy_default< group_swizzle_ >, gemm_t_, epilogue_t_, std::enable_if_t<(group_swizzle_::arch_tag==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__default_3_01group__swizz08bd19f9866e2b3c01dc964b05f0cd85.html", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__default_3_01group__swizz08bd19f9866e2b3c01dc964b05f0cd85" ],
          [ "gemm_universal_t< dispatch_policy_int4_dequantize_kslicing< group_swizzle_, num_global_kslicing_, num_local_kslicing_ >, gemm_t_, epilogue_t_ >", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__int4__dequantize__kslici178205a26c5986ed8f1ffbe466dc2300.html", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__int4__dequantize__kslici178205a26c5986ed8f1ffbe466dc2300" ],
          [ "gemm_universal_t< dispatch_policy_kslicing< group_swizzle_, num_global_kslicing_, num_local_kslicing_ >, gemm_t_, epilogue_t_, std::enable_if_t<(group_swizzle_::arch_tag==gpu_arch::Xe)> >", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__kslicing_3_01group__swiz2f6612c2aa0f84e417c6c4e50a6c8f9a.html", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__kslicing_3_01group__swiz2f6612c2aa0f84e417c6c4e50a6c8f9a" ],
          [ "gemm_universal_t< dispatch_policy_stream_k< gpu_arch::Xe >, gemm_t_, epilogue_t_ >", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__stream__k_3_01gpu__arch_1068cc1829ada3a87a490c1d50a71487.html", "classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__stream__k_3_01gpu__arch_1068cc1829ada3a87a490c1d50a71487" ],
          [ "general_1d", "classgpu_1_1xetla_1_1kernel_1_1general__1d.html", null ],
          [ "general_1d< gpu_arch::Xe, T >", "classgpu_1_1xetla_1_1kernel_1_1general__1d_3_01gpu__arch_1_1Xe_00_01T_01_4.html", null ],
          [ "group_swizzle_default", "structgpu_1_1xetla_1_1kernel_1_1group__swizzle__default.html", "structgpu_1_1xetla_1_1kernel_1_1group__swizzle__default" ],
          [ "group_swizzle_snake", "structgpu_1_1xetla_1_1kernel_1_1group__swizzle__snake.html", "structgpu_1_1xetla_1_1kernel_1_1group__swizzle__snake" ],
          [ "layer_norm_attr_t", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t.html", null ],
          [ "layer_norm_bwd_t", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t.html", null ],
          [ "layer_norm_bwd_t< dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe, ln_bwd_fused_op_ >", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w5e223ea0bd3a3851e47c460f10bccc84.html", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w5e223ea0bd3a3851e47c460f10bccc84" ],
          [ "layer_norm_fwd_t", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t.html", null ],
          [ "layer_norm_fwd_t< dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ >", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wf6b635a4d65490f92949ed8f8e6c9766.html", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wf6b635a4d65490f92949ed8f8e6c9766" ],
          [ "multi_layer_perceptron_t", "classgpu_1_1xetla_1_1kernel_1_1multi__layer__perceptron__t.html", "classgpu_1_1xetla_1_1kernel_1_1multi__layer__perceptron__t" ],
          [ "row_reduction_attr_t", "structgpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t.html", null ],
          [ "xetla_data_transformer", "structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html", null ],
          [ "xetla_data_transformer< dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe >", "structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24" ],
          [ "xetla_mha_attn_reg_bwd_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t" ],
          [ "xetla_mha_attn_reg_fwd_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t" ],
          [ "xetla_mha_core_attn_bwd_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t" ],
          [ "xetla_mha_core_attn_fwd_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t" ],
          [ "xetla_row_reduction_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html", null ],
          [ "xetla_row_reduction_t< dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ >", "structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1" ]
        ] ],
        [ "subgroup", "namespacegpu_1_1xetla_1_1subgroup.html", [
          [ "detail", "namespacegpu_1_1xetla_1_1subgroup_1_1detail.html", [
            [ "check_load_type", "structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__load__type.html", null ],
            [ "check_prefetch_type", "structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__prefetch__type.html", null ],
            [ "check_store_type", "structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__store__type.html", null ],
            [ "gcd", "structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html", null ],
            [ "gcd< a, 0 >", "structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_010_01_4.html", null ],
            [ "NextPowerOf2", "structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2.html", null ],
            [ "NextPowerOf2< N, K, false >", "structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01false_01_4.html", null ],
            [ "NextPowerOf2< N, K, true >", "structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01true_01_4.html", null ]
          ] ],
          [ "bias_add_op_t", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t.html", null ],
          [ "bias_add_op_t< dtype_bias_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd.html", "structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd" ],
          [ "chained_tile_op_arg_t", "structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t.html", null ],
          [ "chained_tile_op_arg_t< idx, curr_args_t, remain_args_t... >", "structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_00_01curr__args__t_00_01remain__args__t_8_8_8_01_4.html", "structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_00_01curr__args__t_00_01remain__args__t_8_8_8_01_4" ],
          [ "chained_tile_op_t", "structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__t.html", "structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__t" ],
          [ "check_load", "structgpu_1_1xetla_1_1subgroup_1_1check__load.html", null ],
          [ "check_load< gpu_arch::Xe, dtype, mem_dtype >", "structgpu_1_1xetla_1_1subgroup_1_1check__load_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4.html", "structgpu_1_1xetla_1_1subgroup_1_1check__load_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4" ],
          [ "check_store", "structgpu_1_1xetla_1_1subgroup_1_1check__store.html", null ],
          [ "check_store< gpu_arch::Xe, dtype, mem_dtype >", "structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4.html", "structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4" ],
          [ "cooperative_load_helper_t", "classgpu_1_1xetla_1_1subgroup_1_1cooperative__load__helper__t.html", null ],
          [ "cooperative_load_helper_t< matAcc_t_, mem_layout::col_major, num_cooperative_wg, arch_tag_, std::enable_if_t< gpu_arch::Xe==arch_tag_ > >", "classgpu_1_1xetla_1_1subgroup_1_1cooperative__load__helper__t_3_01matAcc__t___00_01mem__layout_1e5d160d1807e4112d0d7ee81d27ce422.html", "classgpu_1_1xetla_1_1subgroup_1_1cooperative__load__helper__t_3_01matAcc__t___00_01mem__layout_1e5d160d1807e4112d0d7ee81d27ce422" ],
          [ "cooperative_load_helper_t< matAcc_t_, mem_layout::row_major, num_cooperative_wg, arch_tag_, std::enable_if_t< gpu_arch::Xe==arch_tag_ > >", "classgpu_1_1xetla_1_1subgroup_1_1cooperative__load__helper__t_3_01matAcc__t___00_01mem__layout_123b5ee87bbb4d902daac63b8fb54fc22.html", "classgpu_1_1xetla_1_1subgroup_1_1cooperative__load__helper__t_3_01matAcc__t___00_01mem__layout_123b5ee87bbb4d902daac63b8fb54fc22" ],
          [ "dequant_op_t", "structgpu_1_1xetla_1_1subgroup_1_1dequant__op__t.html", null ],
          [ "dequant_op_t< tile_op_t_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1dequant__op__t_3_01tile__op__t___00_01arch__tag_00_01std_1_1enbe74554a4015c82d1087a465d3765394.html", "structgpu_1_1xetla_1_1subgroup_1_1dequant__op__t_3_01tile__op__t___00_01arch__tag_00_01std_1_1enbe74554a4015c82d1087a465d3765394" ],
          [ "dropout_op_t", "structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t.html", null ],
          [ "dropout_op_t< dtype_mask_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01arch__tag_00_01std_1_1en135ff9b7c867d5db3c53e2c26e85a94f.html", "structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01arch__tag_00_01std_1_1en135ff9b7c867d5db3c53e2c26e85a94f" ],
          [ "elemwise_reduce_op_stream_k_t", "structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__stream__k__t.html", null ],
          [ "elemwise_reduce_op_stream_k_t< reduce_kind_, dtype_in_, gpu_arch::Xe >", "structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__stream__k__t_3_01reduce__kind___00_01dty61d5fe80bea747e7606418c46b9915f5.html", "structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__stream__k__t_3_01reduce__kind___00_01dty61d5fe80bea747e7606418c46b9915f5" ],
          [ "elemwise_reduce_op_t", "structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t.html", null ],
          [ "elemwise_reduce_op_t< reduce_kind_, dtype_in_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___0000aff90b87f89c56f96d72d3fdd6c878.html", "structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___0000aff90b87f89c56f96d72d3fdd6c878" ],
          [ "gelu_bwd_op_t", "structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t.html", null ],
          [ "gelu_bwd_op_t< dtype_in_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_1en7672939b47ac8b17b06b2adf4cf43de8.html", "structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_1en7672939b47ac8b17b06b2adf4cf43de8" ],
          [ "gelu_fwd_op_t", "structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t.html", "structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t" ],
          [ "gelu_fwd_w_op_t", "structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t.html", null ],
          [ "gelu_fwd_w_op_t< dtype_out_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01arch__tag_00_01std_11f174e6062044376a8645efcfbb1d883.html", "structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01arch__tag_00_01std_11f174e6062044376a8645efcfbb1d883" ],
          [ "get_load_block_size_auto", "structgpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto.html", null ],
          [ "get_load_block_size_auto< dtype, tile_size_x, tile_size_y, gpu_arch::Xe, mem_layout::row_major, reg_layout::tiled >", "structgpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_043561ddbe884fdfdc5805813b0293052.html", null ],
          [ "get_store_block_size_auto", "structgpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto.html", null ],
          [ "get_store_block_size_auto< dtype, tile_size_x, tile_size_y, gpu_arch::Xe, mem_layout::row_major, reg_layout::tiled >", "structgpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_7188bde0744e02dc2363bd5e8a330d24.html", null ],
          [ "global_atomic_oob_check_off_tag", "structgpu_1_1xetla_1_1subgroup_1_1global__atomic__oob__check__off__tag.html", null ],
          [ "global_atomic_oob_check_on_tag", "structgpu_1_1xetla_1_1subgroup_1_1global__atomic__oob__check__on__tag.html", null ],
          [ "is_floating_to_integer", "structgpu_1_1xetla_1_1subgroup_1_1is__floating__to__integer.html", null ],
          [ "is_same_layout", "structgpu_1_1xetla_1_1subgroup_1_1is__same__layout.html", null ],
          [ "linear_op_t", "structgpu_1_1xetla_1_1subgroup_1_1linear__op__t.html", null ],
          [ "linear_op_t< dtype_in_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1linear__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_1enabl7b08644cdae0ab4a687a7a9461d8bc9a.html", "structgpu_1_1xetla_1_1subgroup_1_1linear__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_1enabl7b08644cdae0ab4a687a7a9461d8bc9a" ],
          [ "mem_payload_t", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html", null ],
          [ "mem_payload_t< mem_desc_t< dtype_, mem_layout::row_major, mem_space::global, alignment_ >, tile_desc_, msg_type::atomic_add, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5.html", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_21a3873ee35f8eb99ec603afc3ca98a5" ],
          [ "mem_payload_t< mem_desc_t< dtype_, mem_layout::row_major, mem_space::global, alignment_ >, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689.html", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_8e5509e1083bf7bb5ce458cf895db689" ],
          [ "mem_payload_t< mem_desc_t< dtype_, mem_layout::row_major, mem_space::local, alignment_ >, tile_desc_, msg_type::block_1d, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b.html", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_f13f14abd83ef2944d3ec6e74777e30b" ],
          [ "mem_payload_t< mem_desc_t< dtype_, mem_layout::row_major, mem_space::local, alignment_ >, tile_desc_, msg_type::scatter, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35.html", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_ef5d8952346d1744727490c95707cd35" ],
          [ "mem_payload_t< mem_desc_t< dtype_, mem_layout::row_major, mem_space::local, alignment_ >, tile_desc_t< tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major >, msg_type::scatter, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1.html", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_90628da9b41c8e6179e76c642bd368d1" ],
          [ "mem_payload_t< mem_desc_t< dtype_, mem_layout_, mem_space::global, alignment_ >, tile_desc_, msg_type::block_2d, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6.html", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_555b769d6bcab0991048d115551ad3d6" ],
          [ "mem_payload_t< mem_desc_t< dtype_, mem_layout_, mem_space::global, alignment_ >, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html", "structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca" ],
          [ "msg_type_query", "structgpu_1_1xetla_1_1subgroup_1_1msg__type__query.html", null ],
          [ "none_op_t", "structgpu_1_1xetla_1_1subgroup_1_1none__op__t.html", "structgpu_1_1xetla_1_1subgroup_1_1none__op__t" ],
          [ "polynomial_op_t", "structgpu_1_1xetla_1_1subgroup_1_1polynomial__op__t.html", "structgpu_1_1xetla_1_1subgroup_1_1polynomial__op__t" ],
          [ "prefetch_payload_t", "structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html", null ],
          [ "prefetch_payload_t< mem_desc_t< dtype_, mem_layout_, mem_space::global, alignment_ >, tile_desc_t< tile_size_x_, 1, block_size_x_, 1, reg_layout_ >, num_coop_sg_, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc.html", "structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__lae337799c34b99642f15ea06fc0803abc" ],
          [ "prefetch_payload_t< mem_desc_t< dtype_, mem_layout_, mem_space::global, alignment_ >, tile_desc_t< tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ >, num_coop_sg_, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d.html", "structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__ladf4107a7b7db75a587faeb03466c2a6d" ],
          [ "prefetch_payload_t< mem_desc_t< dtype_, mem_layout_, mem_space::local, alignment_ >, tile_desc_, num_coop_sg_, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a.html", "structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__la11cfab76b92b05855cdde1d776b7e79a" ],
          [ "quant_op_t", "structgpu_1_1xetla_1_1subgroup_1_1quant__op__t.html", null ],
          [ "quant_op_t< tile_op_t_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01tile__op__t___00_01arch__tag_00_01std_1_1enabd9d5e9d31459572b2a3ef8e77b523f00.html", "structgpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01tile__op__t___00_01arch__tag_00_01std_1_1enabd9d5e9d31459572b2a3ef8e77b523f00" ],
          [ "relu_op_t", "structgpu_1_1xetla_1_1subgroup_1_1relu__op__t.html", "structgpu_1_1xetla_1_1subgroup_1_1relu__op__t" ],
          [ "rng_dropout_op_t", "structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t.html", null ],
          [ "rng_dropout_op_t< dtype_mask_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01arch__tag_00_01std_98ef1dfaa7ec5ca2453d42b15a92962d.html", "structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01arch__tag_00_01std_98ef1dfaa7ec5ca2453d42b15a92962d" ],
          [ "scalar_mul_op_t", "structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t.html", null ],
          [ "scalar_mul_op_t< dtype_in_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_13caec7b7690d37ec3ee7910311eb7560.html", "structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_13caec7b7690d37ec3ee7910311eb7560" ],
          [ "scale_v_offset_v_op_t", "structgpu_1_1xetla_1_1subgroup_1_1scale__v__offset__v__op__t.html", null ],
          [ "scale_v_offset_v_op_t< scale_dtype_, offset_dtype_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1scale__v__offset__v__op__t_3_01scale__dtype___00_01offset__dty636c234e32830be6f4d8660b1bdd2f1e.html", "structgpu_1_1xetla_1_1subgroup_1_1scale__v__offset__v__op__t_3_01scale__dtype___00_01offset__dty636c234e32830be6f4d8660b1bdd2f1e" ],
          [ "scale_v_op_t", "structgpu_1_1xetla_1_1subgroup_1_1scale__v__op__t.html", null ],
          [ "scale_v_op_t< scale_dtype_, arch_tag, std::enable_if_t<(arch_tag==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1scale__v__op__t_3_01scale__dtype___00_01arch__tag_00_01std_1_182e2e64d882c4c6151113ad521cdd4f1.html", "structgpu_1_1xetla_1_1subgroup_1_1scale__v__op__t_3_01scale__dtype___00_01arch__tag_00_01std_1_182e2e64d882c4c6151113ad521cdd4f1" ],
          [ "sigmoid_op_t", "structgpu_1_1xetla_1_1subgroup_1_1sigmoid__op__t.html", "structgpu_1_1xetla_1_1subgroup_1_1sigmoid__op__t" ],
          [ "tanh_op_t", "structgpu_1_1xetla_1_1subgroup_1_1tanh__op__t.html", "structgpu_1_1xetla_1_1subgroup_1_1tanh__op__t" ],
          [ "tile_desc_t", "structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html", null ],
          [ "tile_div", "structgpu_1_1xetla_1_1subgroup_1_1tile__div.html", null ],
          [ "tile_minus", "structgpu_1_1xetla_1_1subgroup_1_1tile__minus.html", null ],
          [ "tile_mma_t", "structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html", null ],
          [ "tile_mma_t< matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m06b88c4e579b298664a350bfbec02f8f.html", "structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m06b88c4e579b298664a350bfbec02f8f" ],
          [ "tile_mma_t< matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::xmx, arch_tag_, std::enable_if_t<(arch_tag_==gpu_arch::Xe)> >", "structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01mf2b8fccee2805b888b5b9c50ef3404e9.html", "structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01mf2b8fccee2805b888b5b9c50ef3404e9" ],
          [ "tile_op_arg_helper_t", "structgpu_1_1xetla_1_1subgroup_1_1tile__op__arg__helper__t.html", "structgpu_1_1xetla_1_1subgroup_1_1tile__op__arg__helper__t" ],
          [ "tile_t", "structgpu_1_1xetla_1_1subgroup_1_1tile__t.html", "structgpu_1_1xetla_1_1subgroup_1_1tile__t" ]
        ] ],
        [ "arch_attr_t", "structgpu_1_1xetla_1_1arch__attr__t.html", null ],
        [ "arch_attr_t< gpu_arch::Xe >", "structgpu_1_1xetla_1_1arch__attr__t_3_01gpu__arch_1_1Xe_01_4.html", "structgpu_1_1xetla_1_1arch__attr__t_3_01gpu__arch_1_1Xe_01_4" ],
        [ "decision_tree_optimizer", "structgpu_1_1xetla_1_1decision__tree__optimizer.html", "structgpu_1_1xetla_1_1decision__tree__optimizer" ],
        [ "dict_t", "structgpu_1_1xetla_1_1dict__t.html", "structgpu_1_1xetla_1_1dict__t" ],
        [ "dropout_fwd_t", "structgpu_1_1xetla_1_1dropout__fwd__t.html", "structgpu_1_1xetla_1_1dropout__fwd__t" ],
        [ "dummy_optimizer", "structgpu_1_1xetla_1_1dummy__optimizer.html", "structgpu_1_1xetla_1_1dummy__optimizer" ],
        [ "elem_t", "structgpu_1_1xetla_1_1elem__t.html", "structgpu_1_1xetla_1_1elem__t" ],
        [ "elem_t_t", "structgpu_1_1xetla_1_1elem__t__t.html", null ],
        [ "elem_v_t", "structgpu_1_1xetla_1_1elem__v__t.html", null ],
        [ "fallback_optimizer", "structgpu_1_1xetla_1_1fallback__optimizer.html", "structgpu_1_1xetla_1_1fallback__optimizer" ],
        [ "FastDivMod", "structgpu_1_1xetla_1_1FastDivMod.html", "structgpu_1_1xetla_1_1FastDivMod" ],
        [ "get_uint_type", "structgpu_1_1xetla_1_1get__uint__type.html", "structgpu_1_1xetla_1_1get__uint__type" ],
        [ "int4x2", "structgpu_1_1xetla_1_1int4x2.html", "structgpu_1_1xetla_1_1int4x2" ],
        [ "is_floating_point", "structgpu_1_1xetla_1_1is__floating__point.html", null ],
        [ "is_host_callable", "structgpu_1_1xetla_1_1is__host__callable.html", null ],
        [ "is_host_callable< T, std::enable_if_t< T::host_callable==true > >", "structgpu_1_1xetla_1_1is__host__callable_3_01T_00_01std_1_1enable__if__t_3_01T_1_1host__callable_0a_0atrue_01_4_01_4.html", null ],
        [ "is_integral", "structgpu_1_1xetla_1_1is__integral.html", null ],
        [ "is_internal_type", "structgpu_1_1xetla_1_1is__internal__type.html", null ],
        [ "is_internal_type< int4x2 >", "structgpu_1_1xetla_1_1is__internal__type_3_01int4x2_01_4.html", null ],
        [ "load_store_attr_t", "structgpu_1_1xetla_1_1load__store__attr__t.html", null ],
        [ "load_store_attr_t< msg_type::block_2d, gpu_arch::Xe >", "structgpu_1_1xetla_1_1load__store__attr__t_3_01msg__type_1_1block__2d_00_01gpu__arch_1_1Xe_01_4.html", null ],
        [ "mem_base_t", "structgpu_1_1xetla_1_1mem__base__t.html", null ],
        [ "mem_base_t< dtype_, mem_space::global >", "structgpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1global_01_4.html", "structgpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1global_01_4" ],
        [ "mem_base_t< dtype_, mem_space::local >", "structgpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1local_01_4.html", "structgpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1local_01_4" ],
        [ "mem_coord_t", "structgpu_1_1xetla_1_1mem__coord__t.html", null ],
        [ "mem_coord_t< 2 >", "structgpu_1_1xetla_1_1mem__coord__t_3_012_01_4.html", "structgpu_1_1xetla_1_1mem__coord__t_3_012_01_4" ],
        [ "mem_desc_t", "structgpu_1_1xetla_1_1mem__desc__t.html", null ],
        [ "mem_desc_t< dtype_, layout_, space_, alignment_, 2 >", "structgpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_01alignment___00_012_01_4.html", "structgpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_01alignment___00_012_01_4" ],
        [ "mem_shape_t", "structgpu_1_1xetla_1_1mem__shape__t.html", null ],
        [ "mem_shape_t< 2 >", "structgpu_1_1xetla_1_1mem__shape__t_3_012_01_4.html", "structgpu_1_1xetla_1_1mem__shape__t_3_012_01_4" ],
        [ "mma_attr_t", "structgpu_1_1xetla_1_1mma__attr__t.html", null ],
        [ "mma_attr_t< gpu_arch::Xe >", "structgpu_1_1xetla_1_1mma__attr__t_3_01gpu__arch_1_1Xe_01_4.html", null ],
        [ "native_type", "structgpu_1_1xetla_1_1native__type.html", "structgpu_1_1xetla_1_1native__type" ],
        [ "native_type< int4x2 >", "structgpu_1_1xetla_1_1native__type_3_01int4x2_01_4.html", "structgpu_1_1xetla_1_1native__type_3_01int4x2_01_4" ],
        [ "param_adaptor", "structgpu_1_1xetla_1_1param__adaptor.html", null ],
        [ "param_adaptor< param_adaptor_tag::KERNEL, dict_t_ >", "structgpu_1_1xetla_1_1param__adaptor_3_01param__adaptor__tag_1_1KERNEL_00_01dict__t___01_4.html", "structgpu_1_1xetla_1_1param__adaptor_3_01param__adaptor__tag_1_1KERNEL_00_01dict__t___01_4" ],
        [ "param_adaptor< param_adaptor_tag::WORKGROUP_EPILOGUE, dict_t_ >", "structgpu_1_1xetla_1_1param__adaptor_3_01param__adaptor__tag_1_1WORKGROUP__EPILOGUE_00_01dict__t___01_4.html", "structgpu_1_1xetla_1_1param__adaptor_3_01param__adaptor__tag_1_1WORKGROUP__EPILOGUE_00_01dict__t___01_4" ],
        [ "param_adaptor< param_adaptor_tag::WORKGROUP_GEMM, dict_t_ >", "structgpu_1_1xetla_1_1param__adaptor_3_01param__adaptor__tag_1_1WORKGROUP__GEMM_00_01dict__t___01_4.html", "structgpu_1_1xetla_1_1param__adaptor_3_01param__adaptor__tag_1_1WORKGROUP__GEMM_00_01dict__t___01_4" ],
        [ "param_adaptor_base", "structgpu_1_1xetla_1_1param__adaptor__base.html", "structgpu_1_1xetla_1_1param__adaptor__base" ],
        [ "param_optimizer", "structgpu_1_1xetla_1_1param__optimizer.html", null ],
        [ "param_optimizer< param_optimizer_tag::KERNEL, dict_t_ >", "structgpu_1_1xetla_1_1param__optimizer_3_01param__optimizer__tag_1_1KERNEL_00_01dict__t___01_4.html", "structgpu_1_1xetla_1_1param__optimizer_3_01param__optimizer__tag_1_1KERNEL_00_01dict__t___01_4" ],
        [ "param_optimizer< param_optimizer_tag::WORKGROUP, dict_t_ >", "structgpu_1_1xetla_1_1param__optimizer_3_01param__optimizer__tag_1_1WORKGROUP_00_01dict__t___01_4.html", "structgpu_1_1xetla_1_1param__optimizer_3_01param__optimizer__tag_1_1WORKGROUP_00_01dict__t___01_4" ],
        [ "param_optimizer_base", "structgpu_1_1xetla_1_1param__optimizer__base.html", "structgpu_1_1xetla_1_1param__optimizer__base" ],
        [ "register_attr_t", "structgpu_1_1xetla_1_1register__attr__t.html", null ],
        [ "register_attr_t< grf_num_mode, gpu_arch::Xe >", "structgpu_1_1xetla_1_1register__attr__t_3_01grf__num__mode_00_01gpu__arch_1_1Xe_01_4.html", null ],
        [ "shape", "structgpu_1_1xetla_1_1shape.html", "structgpu_1_1xetla_1_1shape" ],
        [ "uint_type", "structgpu_1_1xetla_1_1uint__type.html", "structgpu_1_1xetla_1_1uint__type" ],
        [ "work_group_t", "structgpu_1_1xetla_1_1work__group__t.html", "structgpu_1_1xetla_1_1work__group__t" ],
        [ "xetla_nbarrier_t", "structgpu_1_1xetla_1_1xetla__nbarrier__t.html", "structgpu_1_1xetla_1_1xetla__nbarrier__t" ],
        [ "xetla_rand_t", "structgpu_1_1xetla_1_1xetla__rand__t.html", "structgpu_1_1xetla_1_1xetla__rand__t" ],
        [ "xetla_saturation_off_tag", "classgpu_1_1xetla_1_1xetla__saturation__off__tag.html", "classgpu_1_1xetla_1_1xetla__saturation__off__tag" ],
        [ "xetla_saturation_on_tag", "classgpu_1_1xetla_1_1xetla__saturation__on__tag.html", "classgpu_1_1xetla_1_1xetla__saturation__on__tag" ]
      ] ]
    ] ],
    [ "sycl", "namespacesycl.html", [
      [ "is_device_copyable< T, std::enable_if_t< gpu::xetla::is_host_callable< T >::value > >", "structsycl_1_1is__device__copyable_3_01T_00_01std_1_1enable__if__t_3_01gpu_1_1xetla_1_1is__host_cf13af5cc49ff51c2d56dc67f2e77257.html", null ]
    ] ],
    [ "fused_config_t", "structfused__config__t.html", "structfused__config__t" ],
    [ "gru_config_t", "classgru__config__t.html", "classgru__config__t" ],
    [ "gru_layer", "structgru__layer.html", "structgru__layer" ],
    [ "kernel_xcoder_gru_fusion", "structkernel__xcoder__gru__fusion.html", null ],
    [ "xetla_softmax_fwd_t", "structxetla__softmax__fwd__t.html", "structxetla__softmax__fwd__t" ]
];