Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Apr 16 15:43:22 2015
| Host         : ece-rm214-01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file reg_v4_clock_utilization_placed.rpt
| Design       : reg_v4
| Device       : xc7a35t
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------+--------------+--------------+-------+---------------+-----------+
|       |                   |              |   Num Loads  |       |               |           |
+-------+-------------------+--------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell         | Net Name     | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------+--------------+------+-------+-------+---------------+-----------+
|     1 | ck_IBUF_BUFG_inst | ck_IBUF_BUFG |   33 |    10 |    no |         1.749 |     0.114 |
+-------+-------------------+--------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------+-------------------+--------------+-------+---------------+-----------+
|       |               |                   |   Num Loads  |       |               |           |
+-------+---------------+-------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src | Net Name          | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------+-------------------+------+-------+-------+---------------+-----------+
|     1 | R0_reg[3]_i_1 | n_0_R0_reg[3]_i_1 |    4 |     1 |    no |         2.534 |     0.178 |
|     2 | R1_reg[3]_i_1 | n_0_R1_reg[3]_i_1 |    4 |     1 |    no |         2.287 |     0.132 |
|     3 | R2_reg[3]_i_1 | n_0_R2_reg[3]_i_1 |    4 |     1 |    no |         2.328 |     0.134 |
|     4 | R3_reg[3]_i_1 | n_0_R3_reg[3]_i_1 |    4 |     1 |    no |         2.585 |     0.181 |
|     5 | ck_div_reg    | n_0_ck_div_reg    |   14 |     6 |    no |         0.908 |     0.487 |
+-------+---------------+-------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   62 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  33 |     0 |        0 | ck_IBUF_BUFG   |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells ck_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports ck]

# Clock net "ck_IBUF_BUFG" driven by instance "ck_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_ck_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_ck_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ck_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_ck_IBUF_BUFG] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_0_R0_reg[3]_i_1" driven by instance "R0_reg[3]_i_1" located at site "SLICE_X0Y15"
#startgroup
create_pblock CLKAG_n_0_R0_reg[3]_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_R0_reg[3]_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_R0_reg[3]_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_R0_reg[3]_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_0_R1_reg[3]_i_1" driven by instance "R1_reg[3]_i_1" located at site "SLICE_X0Y15"
#startgroup
create_pblock CLKAG_n_0_R1_reg[3]_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_R1_reg[3]_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_R1_reg[3]_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_R1_reg[3]_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_0_R2_reg[3]_i_1" driven by instance "R2_reg[3]_i_1" located at site "SLICE_X0Y15"
#startgroup
create_pblock CLKAG_n_0_R2_reg[3]_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_R2_reg[3]_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_R2_reg[3]_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_R2_reg[3]_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_0_R3_reg[3]_i_1" driven by instance "R3_reg[3]_i_1" located at site "SLICE_X0Y15"
#startgroup
create_pblock CLKAG_n_0_R3_reg[3]_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_R3_reg[3]_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_R3_reg[3]_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_R3_reg[3]_i_1] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "n_0_ck_div_reg" driven by instance "ck_div_reg" located at site "SLICE_X62Y17"
#startgroup
create_pblock CLKAG_n_0_ck_div_reg
add_cells_to_pblock [get_pblocks  CLKAG_n_0_ck_div_reg] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_ck_div_reg"}]]]
resize_pblock [get_pblocks CLKAG_n_0_ck_div_reg] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
