<session jtag_chain="USB-Blaster [1-2.4]" jtag_device="@1: 10CL016(Y|Z)/EP3C16/EP4CE15 (0x020F20DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="7445"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="16"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="3072"/>
      <multi attribute="timebars" size="1" value="817"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2025/08/18 09:47:28  #0">
      <clock name="CLOCK_50MHz" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="65536" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="DEBUG_UART_RX" tap_mode="classic"/>
          <wire name="DEBUG_UART_TX" tap_mode="classic"/>
          <wire name="FPGA_UART_RX" tap_mode="classic"/>
          <wire name="FPGA_UART_TX" tap_mode="classic"/>
          <wire name="TimedReset:TimedReset_Main|TIMED_RESET" tap_mode="classic"/>
          <wire name="UartProcess:UartProcess_Module|UART_LOG_TRIGGER" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="DEBUG_UART_RX" tap_mode="classic"/>
          <wire name="DEBUG_UART_TX" tap_mode="classic"/>
          <wire name="FPGA_UART_RX" tap_mode="classic"/>
          <wire name="FPGA_UART_TX" tap_mode="classic"/>
          <wire name="TimedReset:TimedReset_Main|TIMED_RESET" tap_mode="classic"/>
          <wire name="UartProcess:UartProcess_Module|UART_LOG_TRIGGER" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="DEBUG_UART_RX" tap_mode="classic"/>
          <wire name="DEBUG_UART_TX" tap_mode="classic"/>
          <wire name="FPGA_UART_RX" tap_mode="classic"/>
          <wire name="FPGA_UART_TX" tap_mode="classic"/>
          <wire name="TimedReset:TimedReset_Main|TIMED_RESET" tap_mode="classic"/>
          <wire name="UartProcess:UartProcess_Module|UART_LOG_TRIGGER" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="TimedReset:TimedReset_Main|TIMED_RESET" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="DEBUG_UART_RX" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="DEBUG_UART_TX" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="UartProcess:UartProcess_Module|UART_LOG_TRIGGER" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="FPGA_UART_RX" tap_mode="classic" type="input pin"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="FPGA_UART_TX" tap_mode="classic" type="output pin"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="TimedReset:TimedReset_Main|TIMED_RESET" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="DEBUG_UART_RX" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="DEBUG_UART_TX" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="UartProcess:UartProcess_Module|UART_LOG_TRIGGER" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="FPGA_UART_RX" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="FPGA_UART_TX" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="TimedReset:TimedReset_Main|TIMED_RESET" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="DEBUG_UART_RX" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="DEBUG_UART_TX" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="UartProcess:UartProcess_Module|UART_LOG_TRIGGER" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="FPGA_UART_RX" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="falling edge" name="FPGA_UART_TX" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2025/08/18 09:47:28  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="4096" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level editor="basic_or" enabled="yes" name="condition1" type="advanced">
            <power_up enabled="yes">
              <power_up_expression><![CDATA[(mbpm('X',{'DEBUG_UART_RX'}) && variable(1)) || (mbpm('X',{'DEBUG_UART_TX'}) && variable(1)) || (mbpm('X',{'FPGA_UART_RX'}) && variable(1)) || (mbpm('X',{'FPGA_UART_TX'}) && variable(1)) || (mbpm('X',{'TimedReset:TimedReset_Main|TIMED_RESET'}) && variable(1)) || (mbpm('X',{'UartProcess:UartProcess_Module|UART_LOG_TRIGGER'}) && variable(1))]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[(mbpm('F',{'DEBUG_UART_RX'}) && variable(1)) || (mbpm('F',{'DEBUG_UART_TX'}) && variable(1)) || (mbpm('F',{'FPGA_UART_RX'}) && variable(1)) || (mbpm('F',{'FPGA_UART_TX'}) && variable(1)) || (mbpm('F',{'TimedReset:TimedReset_Main|TIMED_RESET'}) && variable(1)) || (mbpm('X',{'UartProcess:UartProcess_Module|UART_LOG_TRIGGER'}) && variable(0))]]>
            </expression>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111
            <pwr_up_transitional>111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget height" value="114"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,34,375,74,68,78,95,96,98,98,88,88,237,101,101,101,101,101,101,101,101,107,215"/>
    <multi attribute="frame size" size="2" value="1920,1043"/>
    <multi attribute="jtag widget size" size="2" value="328,129"/>
  </global_info>
</session>
