0.7
2020.2
May  7 2023
15:24:31
D:/Documents/Term 6/Digital Systems Lab/Week_2/T01_Full_Adder/T01_Full_Adder.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/Documents/Term 6/Digital Systems Lab/Week_2/T01_Full_Adder/T01_Full_Adder.srcs/sim_1/new/T01_Full_Adder_tb.v,1706780897,verilog,,,,full_adder_tb,,,,,,,,
D:/Documents/Term 6/Digital Systems Lab/Week_2/T01_Full_Adder/T01_Full_Adder.srcs/sources_1/new/T01_Full_Adder.v,1706780441,verilog,,D:/Documents/Term 6/Digital Systems Lab/Week_2/T01_Full_Adder/T01_Full_Adder.srcs/sim_1/new/T01_Full_Adder_tb.v,,full_adder,,,,,,,,
