{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683362797987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683362797987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 14:16:37 2023 " "Processing started: Sat May 06 14:16:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683362797987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362797987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off branch_predictor -c branch_predictor " "Command: quartus_map --read_settings_files=on --write_settings_files=off branch_predictor -c branch_predictor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362797987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683362798198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683362798198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_predictor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_predictor-predict " "Found design unit 1: branch_predictor-predict" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362805314 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor " "Found entity 1: branch_predictor" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683362805314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "branch_predictor " "Elaborating entity \"branch_predictor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683362805331 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "historyBit branch_predictor.vhd(31) " "VHDL Process Statement warning at branch_predictor.vhd(31): inferring latch(es) for signal or variable \"historyBit\", which holds its previous value in one or more paths through the process" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inputTable branch_predictor.vhd(31) " "VHDL Process Statement warning at branch_predictor.vhd(31): inferring latch(es) for signal or variable \"inputTable\", which holds its previous value in one or more paths through the process" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "predTable branch_predictor.vhd(31) " "VHDL Process Statement warning at branch_predictor.vhd(31): inferring latch(es) for signal or variable \"predTable\", which holds its previous value in one or more paths through the process" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[0\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[1\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[2\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[3\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[4\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[4\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[5\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[5\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[6\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[6\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805332 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[7\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[7\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[8\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[8\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[9\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[9\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[10\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[10\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[11\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[11\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[12\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[12\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[13\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[13\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[14\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[14\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[15\] branch_predictor.vhd(75) " "Inferred latch for \"predTable\[15\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[0\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[1\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[2\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[3\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[4\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[4\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[5\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[5\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[6\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[6\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[7\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[7\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[8\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[8\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[9\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[9\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[10\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[10\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[11\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[11\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[12\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[12\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[13\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[13\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[14\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[14\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[15\] branch_predictor.vhd(75) " "Inferred latch for \"inputTable\[15\]\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "historyBit branch_predictor.vhd(75) " "Inferred latch for \"historyBit\" at branch_predictor.vhd(75)" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805333 "|branch_predictor"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683362805633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683362805920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683362805920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode_EXE\[0\] " "No output dependent on input pin \"opcode_EXE\[0\]\"" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683362805949 "|branch_predictor|opcode_EXE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode_EXE\[1\] " "No output dependent on input pin \"opcode_EXE\[1\]\"" {  } { { "branch_predictor.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/Branch_predictor/branch_predictor.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683362805949 "|branch_predictor|opcode_EXE[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683362805949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683362805949 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683362805949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683362805949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683362805949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683362805968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 14:16:45 2023 " "Processing ended: Sat May 06 14:16:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683362805968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683362805968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683362805968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683362805968 ""}
