Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 25 13:49:07 2023
| Host         : Cookiecoolkid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file xterm_timing_summary_routed.rpt -pb xterm_timing_summary_routed.pb -rpx xterm_timing_summary_routed.rpx -warn_on_violation
| Design       : xterm
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (28414)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64725)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28414)
----------------------------
 There are 132 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 20527 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: disdsad/CLK25MHZ_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: kbsim/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kbsim/kbdr/debounce/O0_reg/Q (HIGH)

 There are 254 register/latch pins with no clock driven by root clock pin: kbsim/kbdr/flag_reg/Q (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/OPctr_reg[0]/Q (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/OPctr_reg[1]/Q (HIGH)

 There are 522 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/OPctr_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpualu/result_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: mycpu/cpucontrol/ALUctr_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mycpu/cpucontrol/ALUctr_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mycpu/cpucontrol/ALUctr_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mycpu/cpucontrol/ALUctr_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: mycpu/cpucontrol/MemWr_reg/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[0]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[10]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[11]/Q (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[12]/Q (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[13]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[14]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[15]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[16]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[17]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[18]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[19]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[1]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[20]_rep/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[21]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[22]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[23]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[24]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[25]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[26]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[27]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[28]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[29]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[2]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[30]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[4]/Q (HIGH)

 There are 147 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[5]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[6]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[7]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[8]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: myinstrmem_top/instr_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64725)
----------------------------------------------------
 There are 64725 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.342        0.000                      0                  157        0.245        0.000                      0                  157        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.342        0.000                      0                  157        0.245        0.000                      0                  157        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.058ns (25.227%)  route 3.136ns (74.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.721     9.426    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[1]/C
                         clock pessimism              0.302    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X13Y104        FDRE (Setup_fdre_C_R)       -0.429    14.768    disdsad/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.058ns (25.227%)  route 3.136ns (74.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.721     9.426    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[2]/C
                         clock pessimism              0.302    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X13Y104        FDRE (Setup_fdre_C_R)       -0.429    14.768    disdsad/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.058ns (25.227%)  route 3.136ns (74.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.721     9.426    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[3]/C
                         clock pessimism              0.302    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X13Y104        FDRE (Setup_fdre_C_R)       -0.429    14.768    disdsad/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.058ns (25.227%)  route 3.136ns (74.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.721     9.426    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
                         clock pessimism              0.302    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X13Y104        FDRE (Setup_fdre_C_R)       -0.429    14.768    disdsad/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.058ns (25.526%)  route 3.087ns (74.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.672     9.377    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    disdsad/CLK100MHZ
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[5]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X13Y105        FDRE (Setup_fdre_C_R)       -0.429    14.743    disdsad/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.058ns (25.526%)  route 3.087ns (74.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.672     9.377    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    disdsad/CLK100MHZ
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[6]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X13Y105        FDRE (Setup_fdre_C_R)       -0.429    14.743    disdsad/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.058ns (25.526%)  route 3.087ns (74.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.672     9.377    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    disdsad/CLK100MHZ
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[7]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X13Y105        FDRE (Setup_fdre_C_R)       -0.429    14.743    disdsad/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.058ns (25.526%)  route 3.087ns (74.474%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.672     9.377    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    disdsad/CLK100MHZ
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[8]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X13Y105        FDRE (Setup_fdre_C_R)       -0.429    14.743    disdsad/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.058ns (25.611%)  route 3.073ns (74.389%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.659     9.363    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y111        FDRE                                         r  disdsad/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.927    disdsad/CLK100MHZ
    SLICE_X13Y111        FDRE                                         r  disdsad/counter_reg[29]/C
                         clock pessimism              0.277    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X13Y111        FDRE (Setup_fdre_C_R)       -0.429    14.740    disdsad/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.058ns (25.611%)  route 3.073ns (74.389%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.456     5.688 f  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.823     6.512    disdsad/counter_reg_n_4_[4]
    SLICE_X12Y105        LUT4 (Prop_lut4_I1_O)        0.124     6.636 f  disdsad/counter[31]_i_9/O
                         net (fo=1, routed)           0.452     7.088    disdsad/counter[31]_i_9_n_4
    SLICE_X12Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.238 f  disdsad/counter[31]_i_5/O
                         net (fo=2, routed)           1.139     8.377    disdsad/counter[31]_i_5_n_4
    SLICE_X12Y108        LUT4 (Prop_lut4_I2_O)        0.328     8.705 r  disdsad/counter[31]_i_1/O
                         net (fo=31, routed)          0.659     9.363    disdsad/counter[31]_i_1_n_4
    SLICE_X13Y111        FDRE                                         r  disdsad/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.505    14.927    disdsad/CLK100MHZ
    SLICE_X13Y111        FDRE                                         r  disdsad/counter_reg[30]/C
                         clock pessimism              0.277    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X13Y111        FDRE (Setup_fdre_C_R)       -0.429    14.740    disdsad/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 disdsad/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.513    disdsad/CLK100MHZ
    SLICE_X3Y114         FDRE                                         r  disdsad/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  disdsad/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.821    disdsad/cnt_reg_n_4_[0]
    SLICE_X3Y114         LUT1 (Prop_lut1_I0_O)        0.042     1.863 r  disdsad/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    disdsad/cnt[0]
    SLICE_X3Y114         FDRE                                         r  disdsad/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.866     2.031    disdsad/CLK100MHZ
    SLICE_X3Y114         FDRE                                         r  disdsad/cnt_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.105     1.618    disdsad/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disdsad/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.568     1.487    disdsad/CLK100MHZ
    SLICE_X13Y109        FDRE                                         r  disdsad/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  disdsad/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.746    disdsad/counter_reg_n_4_[24]
    SLICE_X13Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  disdsad/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    disdsad/data0[24]
    SLICE_X13Y109        FDRE                                         r  disdsad/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.839     2.004    disdsad/CLK100MHZ
    SLICE_X13Y109        FDRE                                         r  disdsad/counter_reg[24]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X13Y109        FDRE (Hold_fdre_C_D)         0.105     1.592    disdsad/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disdsad/CLK1HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/CLK1HZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.591     1.510    disdsad/CLK100MHZ
    SLICE_X3Y118         FDRE                                         r  disdsad/CLK1HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  disdsad/CLK1HZ_reg/Q
                         net (fo=23, routed)          0.168     1.820    disdsad/CLK1HZ
    SLICE_X3Y118         LUT5 (Prop_lut5_I4_O)        0.045     1.865 r  disdsad/CLK1HZ_i_1/O
                         net (fo=1, routed)           0.000     1.865    disdsad/CLK1HZ_i_1_n_4
    SLICE_X3Y118         FDRE                                         r  disdsad/CLK1HZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     2.027    disdsad/CLK100MHZ
    SLICE_X3Y118         FDRE                                         r  disdsad/CLK1HZ_reg/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y118         FDRE (Hold_fdre_C_D)         0.091     1.601    disdsad/CLK1HZ_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disdsad/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.569     1.488    disdsad/CLK100MHZ
    SLICE_X13Y106        FDRE                                         r  disdsad/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  disdsad/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.750    disdsad/counter_reg_n_4_[12]
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  disdsad/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    disdsad/data0[12]
    SLICE_X13Y106        FDRE                                         r  disdsad/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.840     2.005    disdsad/CLK100MHZ
    SLICE_X13Y106        FDRE                                         r  disdsad/counter_reg[12]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.105     1.593    disdsad/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disdsad/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.569     1.488    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  disdsad/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.750    disdsad/counter_reg_n_4_[4]
    SLICE_X13Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  disdsad/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    disdsad/data0[4]
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.840     2.005    disdsad/CLK100MHZ
    SLICE_X13Y104        FDRE                                         r  disdsad/counter_reg[4]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.105     1.593    disdsad/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disdsad/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.569     1.488    disdsad/CLK100MHZ
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  disdsad/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.750    disdsad/counter_reg_n_4_[8]
    SLICE_X13Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  disdsad/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    disdsad/data0[8]
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.840     2.005    disdsad/CLK100MHZ
    SLICE_X13Y105        FDRE                                         r  disdsad/counter_reg[8]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.105     1.593    disdsad/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disdsad/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.568     1.487    disdsad/CLK100MHZ
    SLICE_X13Y107        FDRE                                         r  disdsad/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  disdsad/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.749    disdsad/counter_reg_n_4_[16]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  disdsad/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    disdsad/data0[16]
    SLICE_X13Y107        FDRE                                         r  disdsad/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.839     2.004    disdsad/CLK100MHZ
    SLICE_X13Y107        FDRE                                         r  disdsad/counter_reg[16]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X13Y107        FDRE (Hold_fdre_C_D)         0.105     1.592    disdsad/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disdsad/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.568     1.487    disdsad/CLK100MHZ
    SLICE_X13Y108        FDRE                                         r  disdsad/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  disdsad/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.749    disdsad/counter_reg_n_4_[20]
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  disdsad/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    disdsad/data0[20]
    SLICE_X13Y108        FDRE                                         r  disdsad/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.839     2.004    disdsad/CLK100MHZ
    SLICE_X13Y108        FDRE                                         r  disdsad/counter_reg[20]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X13Y108        FDRE (Hold_fdre_C_D)         0.105     1.592    disdsad/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disdsad/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.567     1.486    disdsad/CLK100MHZ
    SLICE_X13Y110        FDRE                                         r  disdsad/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  disdsad/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.748    disdsad/counter_reg_n_4_[28]
    SLICE_X13Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  disdsad/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    disdsad/data0[28]
    SLICE_X13Y110        FDRE                                         r  disdsad/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.838     2.003    disdsad/CLK100MHZ
    SLICE_X13Y110        FDRE                                         r  disdsad/counter_reg[28]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X13Y110        FDRE (Hold_fdre_C_D)         0.105     1.591    disdsad/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 disdsad/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disdsad/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.591     1.510    disdsad/CLK100MHZ
    SLICE_X2Y118         FDRE                                         r  disdsad/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  disdsad/cnt_reg[19]/Q
                         net (fo=2, routed)           0.125     1.800    disdsad/cnt_reg_n_4_[19]
    SLICE_X2Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  disdsad/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    disdsad/cnt_reg[20]_i_1_n_9
    SLICE_X2Y118         FDRE                                         r  disdsad/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     2.027    disdsad/CLK100MHZ
    SLICE_X2Y118         FDRE                                         r  disdsad/cnt_reg[19]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.134     1.644    disdsad/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    couter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    couter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    couter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y62    cpuseg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64    cpuseg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64    cpuseg/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65    cpuseg/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65    cpuseg/clkdiv_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    disdsad/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    disdsad/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    disdsad/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    disdsad/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    disdsad/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    disdsad/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    disdsad/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    disdsad/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y116    disdsad/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y105   disdsad/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y62    cpuseg/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    cpuseg/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y64    cpuseg/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y62    cpuseg/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y62    cpuseg/clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y62    cpuseg/clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y63    cpuseg/clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y63    cpuseg/clkdiv_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y63    cpuseg/clkdiv_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y63    cpuseg/clkdiv_reg[7]/C



