# dpu_v1
-------------------------------------------------------------------
+ **version 1.0   &emsp;  2019.01.16**   
memory pool module in FPGA based dpu project

+ **version 1.2   &emsp;  2019.02.16**  
correct some wire connection faults

+ **version 1.3   &emsp;  2019.03.03**  
change the represent of input and output bit-width to solve the localparam problem of VCS 

+ **version 1.4   &emsp;  2019.03.04**  
correct the logic of fifo_read_en and read_data_valid in module read_port
