[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54240DGQR production of TEXAS INSTRUMENTS from the text:PHVIN\nGNDBOOT\nVSENSECOMPTPS54240\nEN\nRT/CLKSS/TRPWRGD VIN VIN\nVOUT\n01020304050607080100\n0 0.5 1.0 1.5 2.0\nI - Output Current - AOEfficiency - %\n2.5 3.090\nVIN=12V\nVOUT=3.3V\nfsw=300kHz\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nTPS54240 3.5-Vto42-VStep-Down DC-DCConverter WithEco-Mode ™\n1Features 3Description\nThe TPS54240 device isa42-V, 2.5-A, step-down\n1•3.5-V to42-V Input Voltage Range\nregulator with anintegrated high-side MOSFET.•200-mΩHigh-Side MOSFETCurrent mode control provides simple external\n•High Efficiency atLight Loads With aPulse compensation and flexible component selection. A\nSkipping Eco-Mode ™ low-ripple, pulse skip mode reduces thenoload,\nregulated output supply current to138μA.Using the •138-μAOperating Quiescent Current\nenable pin,shutdown supply current isreduced to1.3•1.3-μAShutdown CurrentμA,when theenable pinislow.\n•100-kHz to2.5-MHz Switching FrequencyUndervoltage lockout isinternally setat2.5V,butit•Synchronizes toExternal Clockcan beincreased using theenable pin. The output\n•Adjustable Slow Start andSequencing voltage startup ramp iscontrolled bytheslow-start\npinthat can also beconfigured forsequencing and •UVandOVPower Good Output\ntracking. Anopen-drain power good signal indicates•Adjustable UVLO Voltage andHysteresistheoutput iswithin 94% to107% ofitsnominal\n•0.8-V Internal Voltage Reference voltage.\n•10-Pin HVSSOP and10-Pin 3-mm x3-mm VSONAwide switching frequency range allows efficiencyPackages with PowerPAD ™and optimization ofexternal component size.\n•Supported byWEBENCH®Software Tool Frequency foldback and thermal shutdown protects\nthepartduring anoverload condition.\n2ApplicationsThe TPS54240 isavailable in10-pin, thermally-\n•12-V and24-V Industrial andCommercial Low- enhanced HVSSOP and 10-pin 3-mm x3-mm\nPowerPAD package. Power Systems\n•GSM, GPRS Modules inFleet Management,Device Information(1)\neMeters, andSecurity Systems\nPART NUMBER PACKAGE BODY SIZE (NOM)\nHVSSOP (10)\nTPS54240 3.00 mmx3.00 mm\nVSON (10)\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic Efficiency vsLoad Current\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nTable ofContents\n7.4 Device Functional Modes ....................................... 30 1Features .................................................................. 1\n8Application andImplementation ........................ 30 2Applications ........................................................... 1\n8.1 Application Information .......................................... 30 3Description ............................................................. 1\n8.2 Typical Application .................................................. 314Revision History ..................................................... 2\n9Power Supply Recommendations ...................... 425PinConfiguration andFunctions ......................... 3\n10Layout ................................................................... 426Specifications ......................................................... 4\n10.1 Layout Guidelines ................................................. 426.1 Absolute Maximum Ratings ..................................... 4\n10.2 Layout Example .................................................... 426.2 Handling Ratings ....................................................... 4\n10.3 Estimated Circuit Area .......................................... 436.3 Recommended Operating Conditions ....................... 4\n11Device andDocumentation Support ................. 43 6.4 Thermal Information .................................................. 5\n11.1 Device Support .................................................... 43 6.5 Electrical Characteristics ........................................... 6\n11.2 Documentation Support ........................................ 43 6.6 Typical Characteristics .............................................. 8\n11.3 Trademarks ........................................................... 437Detailed Description ............................................ 12\n11.4 Electrostatic Discharge Caution ............................ 437.1 Overview ................................................................. 12\n11.5 Glossary ................................................................ 437.2 Functional Block Diagram ....................................... 13\n12Mechanical, Packaging, andOrderable 7.3 Feature Description ................................................. 13\nInformation ........................................................... 43\n4Revision History\nNOTE: Page numbers ofcurrent version may differ from previous versions.\nChanges from Revision A(April 2010) toRevision B Page\n•Added PinConfiguration andFunctions section, Handling Rating table, Feature Description section, Device\nFunctional Modes ,Application andImplementation section, Power Supply Recommendations section, Layout\nsection, Device andDocumentation Support section, andMechanical, Packaging, andOrderable Information\nsection ................................................................................................................................................................................... 1\n•Changed theStart Input Voltage value inDesign Requirements from 6.0Vto6.25 V....................................................... 31\n•Changed theStop Input Voltage value inDesign Requirements from 5.5Vto5.9V........................................................ 31\n•Changed thevalue 6.0Vto6.25 V...................................................................................................................................... 36\n•Changed thevalue 5.5Vto5.9V........................................................................................................................................ 36\n•Changed thevalue 6.0Vto6.25 V...................................................................................................................................... 36\n•Changed thevalue 5.5Vto5.9V........................................................................................................................................ 36\nChanges from Original (April 2010) toRevision A Page\n•Added 10-Pin 3mm x3mm SON toFeatures ......................................................................................................................... 1\n•Added Thermal Information table anddeleted Package Dissipation Ratings table ............................................................... 4\n2 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nDGQ PACKAGE\n(TOP VIEW)\nPH\nGND\nCOMP\nVSENSEBOOT\nVIN\nEN\nSS/TR1\n2\n3\n410\n9\n8\n7 4\nPWRGD RT/CLK 6 5Thermal\nPad\n(11)DRC PACKAGE\n(TOP VIEW)\nPH\nGND\nCOMP\nVSENSEBOOT\nVIN\nEN\nSS/TR1\n2\n3\n410\n9\n8\n7 4\nPWRGD RT/CLK 6 5Thermal\nPad\n(11)\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\n5PinConfiguration andFunctions\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nAbootstrap capacitor isrequired between BOOT andPH.Ifthevoltage onthiscapacitor isbelow theBOOT 1 Ominimum required bytheoutput device, theoutput isforced toswitch offuntil thecapacitor isrefreshed.\nError amplifier output, andinput totheoutput switch current comparator. Connect frequency compensationCOMP 8 Ocomponents tothispin.\nEnable pin,internal pullup current source. Pullbelow 1.2Vtodisable. Float toenable. Adjust theinputEN 3 Iundervoltage lockout with tworesistors.\nGND 9 – Ground\nPH 10 I Thesource oftheinternal high-side power MOSFET.\nPOWERPAD 11 – GND pinmust beelectrically connected totheexposed padontheprinted circuit board forproper operation.\nAnopen-drain output, asserts lowifoutput voltage islowduetothermal shutdown, dropout, overvoltage orPWRGD 6 OENshut down.\nResistor Timing andExternal Clock. Aninternal amplifier holds thispinatafixed voltage when using an\nexternal resistor toground tosettheswitching frequency. Ifthepinispulled above thePLL upper threshold,\nRT/CLK 5 I amode change occurs andthepinbecomes asynchronization input. Theinternal amplifier isdisabled and\nthepinisahigh impedance clock input totheinternal PLL. Ifclocking edges stop, theinternal amplifier isre-\nenabled andthemode returns toaresistor setfunction.\nSlow-Start andTracking. Anexternal capacitor connected tothispinsets theoutput risetime. Since theSS/TR 4 Ivoltage onthispinoverrides theinternal reference, itcanbeused fortracking andsequencing.\nVIN 2 I Input supply voltage, 3.5Vto42V.\nVSENSE 7 I Inverting node ofthetransconductance (gm) error amplifier.\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS54240\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVIN –0.3 47\nEN –0.3 5\nVSENSE –0.3 3\nInput voltage COMP –0.3 3 V\nPWRGD –0.3 6\nSS/TR –0.3 3\nRT/CLK –0.3 3.6\nBOOT-PH 8\nOutput voltage PH –0.6 47 V\nPH,10-ns Transient –2 47\nVoltage difference PAD toGND ±200 mV\nEN 100 μA\nBOOT 100 mA\nSource current VSENSE 10 μA\nPH Current Limit A\nRT/CLK 100 μA\nVIN Current Limit A\nCOMP 100 μA\nSink current\nPWRGD 10 mA\nSS/TR 200 μA\nOperating junction temperature –40 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 Handling Ratings\nMIN MAX UNIT\nTstg Storage temperature range –65 150 °C\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all -2 2kVpins(1)\nV(ESD) Electrostatic discharge\nCharged device model (CDM), perJEDEC specification -500 500VJESD22-C101, allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nOperating Input Voltage on(VIN pin) 3.5 42 V\nOperating junction temperature, TJ -40 150 °C\n4 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\n6.4 Thermal Information\nTPS54240\nTHERMAL METRIC(1)(2)(2)DGQ DRC UNIT\n10PINS 10PINS\nθJA Junction-to-ambient thermal resistance (standard board) 62.5 40\nψJT Junction-to-top characterization parameter 1.7 0.6\nψJB Junction-to-board characterization parameter 20.1 7.5\n°C/W\nθJCtop Junction-to-case(top) thermal resistance 83 65\nθJCbot Junction-to-case(bottom) thermal resistance 21 7.8\nθJB Junction-to-board thermal resistance 28 8\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Power rating ataspecific ambient temperature TAshould bedetermined with ajunction temperature of150°C.This isthepoint where\ndistortion starts tosubstantially increase. See power dissipation estimate inapplication section ofthisdata sheet formore information.\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS54240\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\n6.5 Electrical Characteristics\nTJ=–40°Cto150°C,VIN=3.5to42V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN PIN)\nOperating input voltage 3.5 42 V\nInternal undervoltage lockout threshold Novoltage hysteresis, rising andfalling 2.5 V\nShutdown supply current EN=0V,25°C,3.5V≤VIN≤42V 1.3 4\nμA\nOperating :nonswitching supply current VSENSE =0.83 V,VIN=12V,25°C 138 200\nENABLE AND UVLO (ENPIN)\nEnable threshold voltage Novoltage hysteresis, rising andfalling, 25°C 1.15 1.25 1.36 V\nEnable threshold +50mV –3.8\nInput current μA\nEnable threshold –50mV –0.9\nHysteresis current –2.9 μA\nVOLTAGE REFERENCE\nTJ=25°C 0.792 0.8 0.808\nVoltage reference V\n0.784 0.8 0.816\nHIGH-SIDE MOSFET\nVIN=3.5V,BOOT-PH =3V 300\nOn-resistance mΩ\nVIN=12V,BOOT-PH =6V 200 410\nERROR AMPLIFIER (EA)\nInput current 50 nA\nError amplifier transconductance (gM) –2μA<ICOMP <2μA,VCOMP =1V 310 μS\n–2μA<ICOMP <2μA,VCOMP =1V, Error amplifier transconductance (gM)70 μSduring slow start VVSENSE =0.4V\nError amplifier dcgain VVSENSE =0.8V 10,000 V/V\nError amplifier bandwidth 2700 kHz\nError amplifier source/sink V(COMP) =1V,100mVoverdrive ±27 μA\nCOMP toswitch current10.5 A/Vtransconductance\n6 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nElectrical Characteristics (continued)\nTJ=–40°Cto150°C,VIN=3.5to42V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCURRENT LIMIT\nCurrent limit threshold VIN=12V,TJ=25°C 3.5 6.1 A\nTHERMAL SHUTDOWN\nThermal shutdown 182 °C\nTIMING RESISTOR AND EXTERNAL CLOCK\n(RT/CLK PIN)\nSwitching Frequency Range using RT100 2500 kHzmode\nfSW Switching frequency RT=200kΩ 450 581 720 kHz\nSwitching Frequency Range using CLK300 2200 kHzmode\nMinimum CLK input pulse width 40 ns\nRT/CLK high threshold 1.9 2.2 V\nRT/CLK lowthreshold 0.5 0.7 V\nRT/CLK falling edge toPHrising edgeMeasured at500kHzwith RTresistor inseries 60 nsdelay\nPLL lock intime Measured at500kHz 100 μs\nSLOW-START AND TRACKING (SS/TR)\nCharge current VSS/TR =0.4V 2 μA\nSS/TR-to-VSENSE matching VSS/TR =0.4V 45 mV\nSS/TR-to-reference crossover 98% nominal 1.15 V\nSS/TR discharge current (overload) VSENSE =0V,V(SS/TR) =0.4V 382 μA\nSS/TR discharge voltage VSENSE =0V 54 mV\nPOWERGOOD (PWRGD PIN)\nVSENSE falling 92%\nVSENSE rising 94% VVSENVSENSE threshold\nSE VSENSE rising 109%\nVSENSE falling 107%\nHysteresis VSENSE falling 2%\nOutput high leakage VSENSE =VREF, V(PWRGD) =5.5V,25°C 10 nA\nOnresistance I(PWRGD) =3mA, VSENSE <0.79 V 50 Ω\nMinimum VINfordefined output V(PWRGD) <0.5V,I(PWRGD) =100μA 0.95 1.5 V\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS54240\n0100200300400500\n200 300 400 500 600 700 800 900 1000 1100\nRT/CLK Resistance (k /c87/c41Switching Frequency (kHz)\n1200\nC006\n05001000150020002500\n0 25 50 75 100 125 150 175 200\nRT/CLK Resistance (k /c87/c41Switching Frequency (kHz)\nC005\n5.05.56.07.0\n-50 -25 0 25 50 75 100 125 150Switch□Current□- A\nT -□Junction□Temperature□-□°CJ6.5V =□12□VI\n550570580590600610\n–50 –25 0 25 50 75 100 125 150Switching Frequency (kHz)\n560\nJunction Temperature (°C)C004\n0125250375500\n–50 –25 0 25 50 75 100 125 150\nJunction Temperature (°C)Static Drain-Source On-State Resistance (m/c87/c41\nBOOT-PH = 3 V\nBOOT-PH = 6 V\nC001\n0.7840.7920.8000.8080.816\n–50 –25 0 25 50 75 100 125 150Voltage Reference (V)\nJunction Temperature (°C)C002\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\n6.6 Typical Characteristics\nVI=12V\nFigure 1.OnResistance vsJunction Temperature Figure 2.Voltage Reference vsJunction Temperature\nVI=12V RT=200kΩ\nFigure 4.Switching Frequency vsJunction Temperature Figure 3.Switch Current Limit vsJunction Temperature\nVI=12V TJ=25°C VI=12V TJ=25°C\nFigure 5.Switching Frequency vsRT/CLK Resistance High Figure 6.Switching Frequency vsRT/CLK Resistance Low\nFrequency Range Frequency Range\n8 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\n–3–2.5–2–1.5–1\n–50 –25 0 25 50 75 100 125 150I ( A)(SS/TR) μ\nJunction Temperature (°C)C012\n–1–0.95–0.9–0.85–0.8\n–50 –25 0 25 50 75 100 125 150I ( A)(EN)μ\nJunction Temperature (°C)C011\n1.101.201.301.40\n–50 –25 0 25 50 75 100 125 150EN Threshold (V)\nJunction Temperature (°C)C009\n–4.25–4–3.75–3.5–3.25\n–50 –25 0 25 50 75 100 125 150I ( A)(EN)μ\nJunction Temperature (°C)C010\n200250300350400500\n-50 -25 0 25 50 75 100 125 150gm□- A/V/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n450\n2060100120\n-50 -25 0 25 50 75 100 125 150gm□- A/V/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n4080\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nTypical Characteristics (continued)\nFigure 7.EATransconductance during Slow Start vs Figure 8.EATransconductance vsJunction Temperature\nJunction Temperature\nVI=12V VI(EN)=Threshold\nVI=12V +50mV\nFigure 9.ENPinVoltage vsJunction Temperature Figure 10.ENPinCurrent vsJunction Temperature\nVI=12V VI(EN)=Threshold\nVI=12V +50mV\nFigure 12.SS/TR Charge Current vsJunction Temperature Figure 11.ENPinCurrent vsJunction Temperature\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS54240\n70110130150170210\n-50 0 50 100 150I - A(VIN)/c109\nT -□Junction□Temperature□-□°CJV =□12□V,\nV =□0.83□VI\nI(VSENSE)\n90190\n110130150170\n0 20 40I - A(VIN)/c109\nV - Input Voltage - VI10 30T = 25 C,\nV = 0.83 VJ\nI(VSENSE)o\n00.511.52\n–50 –25 0 25 50 75 100 125 150I ( A)(VIN)μ\nJunction Temperature (°C)C015\n00.511.52\n0 10 20 30 40\nV -□Input□Voltage□-□VII - A(VIN)/c109T =□25°CJ\n020406080100\n0 0.2 0.4 0.6 0.8\nV (V)SENSE% of Nominal fsw\nC014\n200275350425575\n-50 0 50 100 150I - AI(SS/TR)/c109\nT -□Junction□Temperature□-□°CJV =□12□VI\n500\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nTypical Characteristics (continued)\nVI=12V TJ=25°C\nFigure 13.SS/TR Discharge Current vsJunction Figure 14.Switching Frequency vsVSENSE\nTemperature\nVI=12V\nFigure 16.Shutdown Supply Current vsInput Voltage (VIN) Figure 15.Shutdown Supply Current vsJunction\nTemperature\nFigure 18.VINSupply Current vsInput Voltage Figure 17.VINSupply Current vsJunction Temperature\n10 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\n0102030405060\n-50 -25 0 25 50 75 100 125 150Offset□-□mV\nT -□Junction□Temperature□-□°CJV =□0.4□V(SS/TR)\nV =□12□VI\n0100200300400500\n0 100 200 300 400 500 600 700 800\nVSENSE□-□mVOffset□-□mV600\nV =□12□V,I\nT =□25 CJo\n22.252.502.753\n-50 -25 0 25 50 75 100 125 150V (V)I(VIN)\nJunction Temperature (°C)C022\n1.51.822.32.5\n–50 –25 0 25 50 75 100 125 150V (V)I(BOOT-PH)\nJunction Temperature (°C)C021\n020406080100\n–50 –25 0 25 50 75 100 125 150RDSON ( ) /c87\nJunction Temperature (°C)C019\n859095100105110115\n–50 –25 0 25 50 75 100 125 150PWRGD Threshold (% of Vref)\nVSENSE FallingVSENSE Rising\nJunction Temperature (°C)VSENSE Rising\nVSENSE Falling\nC020\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nTypical Characteristics (continued)\nVI=12V VI=12V\nFigure 19.PWRGD onResistance vsJunction Temperature Figure 20.PWRGD Threshold vsJunction Temperature\nFigure 21.BOOT-PH UVLO vsJunction Temperature Figure 22.Input Voltage UVLO vsJunction Temperature\nFigure 23.SS/TR toVSENSE Offset vsVsense Figure 24.SS/TR toVSENSE Offset vsTemperature\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS54240\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\n7Detailed Description\n7.1 Overview\nThe TPS54240 device isa42-V, 2.5-A, step-down (buck) regulator with anintegrated high-side n-channel\nMOSFET. Toimprove performance during lineandload transients, thedevice implements aconstant-frequency,\ncurrent mode control which reduces output capacitance andsimplifies external frequency compensation design.\nThewide-switching frequency of100kHzto2500 kHzallows forefficiency andsize optimization when selecting\ntheoutput filter components. The switching frequency isadjusted using aresistor toground ontheRT/CLK pin.\nThe device has aninternal phase-lock loop (PLL) ontheRT/CLK pinthat isused tosynchronize thepower\nswitch turnontoafalling edge ofanexternal system clock.\nThe TPS54240 hasadefault startup voltage ofapproximately 2.5V.The ENpinhasaninternal pullup current\nsource that canbeused toadjust theinput voltage undervoltage lockout (UVLO) threshold with twoexternal\nresistors. Inaddition, thepullup current provides adefault condition. When theENpinisfloating, thedevice will\noperate. The operating current is138μAwhen notswitching andunder noload. When thedevice isdisabled,\nthesupply current is1.3μA.\nTheintegrated 200-mΩhigh-side MOSFET allows forhigh-efficiency power supply designs capable ofdelivering\n2.5amperes ofcontinuous current toaload. The TPS54240 reduces theexternal component count by\nintegrating theboot recharge diode. The bias voltage fortheintegrated high-side MOSFET issupplied bya\ncapacitor ontheBOOT toPHpin.The boot capacitor voltage ismonitored byanUVLO circuit andwillturn the\nhigh-side MOSFET offwhen theboot voltage falls below apreset threshold. TheTPS54240 canoperate athigh\nduty cycles because oftheboot UVLO. The output voltage can bestepped down toaslowasthe0.8-V\nreference.\nTheTPS54240 hasapower good comparator (PWRGD) which asserts when theregulated output voltage isless\nthan 92% orgreater than 109% ofthenominal output voltage. The PWRGD pinisanopen drain output which\ndeasserts when theVSENSE pinvoltage isbetween 94% and107% ofthenominal output voltage allowing the\npintotransition high when apullup resistor isused.\nThe TPS54240 minimizes excessive output overvoltage (OV) transients bytaking advantage oftheOV\npowergood comparator. When theOVcomparator isactivated, thehigh-side MOSFET isturned offandmasked\nfrom turning onuntil theoutput voltage islower than 107%.\nThe SS/TR (slow-start /tracking) pinisused tominimize inrush currents orprovide power supply sequencing\nduring power-up. Asmall value capacitor should becoupled tothepintoadjust theslow-start time. Aresistor\ndivider canbecoupled tothepinforcritical power supply sequencing requirements. TheSS/TR pinisdischarged\nbefore theoutput powers up.This discharging ensures arepeatable restart after anover-temperature fault,\nUVLO fault oradisabled condition.\nThe TPS54240, also, discharges theslow-start capacitor during overload conditions with anoverload recovery\ncircuit. The overload recovery circuit willslow start theoutput from thefault voltage tothenominal regulation\nvoltage once afault condition isremoved. Afrequency foldback circuit reduces theswitching frequency during\nstartup andovercurrent fault conditions tohelp control theinductor current.\n12 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nERROR\nAMPLIFIERBoot\nCharge\nBoot\nUVLOUVLO\nCurrent\nSense\nOscillator\nwith□PLLFrequency\nShiftLogic\nAnd\nPWM□Latch\nSlope\nCompensationPWM\nComparatorMinimum\nClamp\nPulse\nSkip\nMaximum\nClampVoltage\nReference\nOverload\nRecoveryVSENSE\nSS/TR\nCOMP\nRT/CLKPHBOOTVIN\nThermal\nShutdownEN\nEnable\nComparator\nShutdown\nLogicShutdown\nEnable\nThreshold\nTPS54240 Block□DiagramLogicShutdownPWRGD\nShutdownOV\nGNDPOWERPAD7\n4\n8\n59111012 3 6\nUV\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed Frequency PWM Control\nThe TPS54240 uses anadjustable fixed frequency, peak current mode control. The output voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnonofthehigh-side power switch. Theerror amplifier output\niscompared tothehigh-side power switch current. When thepower switch current reaches thelevel setbythe\nCOMP voltage, thepower switch isturned off.The COMP pinvoltage willincrease anddecrease astheoutput\ncurrent increases anddecreases. Thedevice implements acurrent limit byclamping theCOMP pinvoltage toa\nmaximum level. TheEco-Mode isimplemented with aminimum clamp ontheCOMP pin.\n7.3.2 Slope Compensation Output Current\nThe TPS54240 adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations. Theavailable peak inductor current remains constant over thefullduty cycle range.\n7.3.3 Pulse Skip Eco-Mode\nThe TPS54240 operates inapulse skip Eco-Mode atlight load currents toimprove efficiency byreducing\nswitching andgate drive losses. TheTPS54240 isdesigned sothatiftheoutput voltage iswithin regulation and\nthepeak switch current attheend ofany switching cycle isbelow thepulse-skipping current threshold, the\ndevice enters Eco-Mode. This current threshold isthecurrent level corresponding toanominal COMP voltage or\n500mV.\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS54240\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\nWhen inEco-Mode, theCOMP pinvoltage isclamped at500mVandthehigh-side MOSFET isinhibited. Further\ndecreases inload current orinoutput voltage cannot drive theCOMP pinbelow thisclamp voltage level.\nSince thedevice isnotswitching, theoutput voltage begins todecay. Asthevoltage control loop compensates\nforthefalling output voltage, theCOMP pinvoltage begins torise. Atthistime, thehigh-side MOSFET isenabled\nandaswitching pulse initiates onthenext switching cycle. Thepeak current issetbytheCOMP pinvoltage. The\noutput voltage re-charges theregulated value, then thepeak switch current starts todecrease, and eventually\nfalls below theEco-Mode threshold atwhich time thedevice again enters Eco-Mode.\nForEco-Mode operation, theTPS54240 senses peak current, notaverage orload current, sotheload current\nwhere thedevice enters Eco-Mode isdependent ontheoutput inductor value. Forexample, thecircuit in\nFigure 49enters Eco-Mode atabout 5mAofoutput current. When theload current islowandtheoutput voltage\niswithin regulation, thedevice enters asleep mode anddraws only 138-μAinput quiescent current. Theinternal\nPLL remains operating when insleep mode. When operating atlight load currents inthepulse skip mode, the\nswitching transitions occur synchronously with theexternal clock signal.\n7.3.4 Low Dropout Operation andBootstrap Voltage (BOOT)\nTheTPS54240 hasanintegrated boot regulator, andrequires asmall ceramic capacitor between theBOOT and\nPHpins toprovide thegate drive voltage forthehigh-side MOSFET. TheBOOT capacitor isrefreshed when the\nhigh-side MOSFET isoffandthelow-side diode conducts. Thevalue ofthisceramic capacitor should be0.1μF.\nAceramic capacitor with anX7R orX5R grade dielectric with avoltage rating of10Vorhigher isrecommended\nbecause ofthestable characteristics overtemperature andvoltage.\nToimprove drop out,theTPS54240 isdesigned tooperate at100% duty cycle aslong astheBOOT toPHpin\nvoltage isgreater than 2.1V.When thevoltage from BOOT toPHdrops below 2.1V,thehigh-side MOSFET is\nturned offusing anUVLO circuit which allows thelow-side diode toconduct andrefresh thecharge ontheBOOT\ncapacitor. Since thesupply current sourced from theBOOT capacitor islow, thehigh-side MOSFET canremain\nonformore switching cycles than arerequired torefresh thecapacitor, thus theeffective duty cycle ofthe\nswitching regulator ishigh.\nThe effective duty cycle during dropout oftheregulator ismainly influenced bythevoltage drops across the\npower MOSFET, inductor resistance, low-side diode and printed circuit board resistance. During operating\nconditions inwhich theinput voltage drops and theregulator isoperating incontinuous conduction mode, the\nhigh-side MOSFET canremain onfor100% oftheduty cycle tomaintain output regulation, until theBOOT toPH\nvoltage falls below 2.1V.\nTake care ofmaximum duty cycle applications which experience extended time periods with light loads orno\nload. When thevoltage across theBOOT capacitor falls below the2.1-V UVLO threshold, thehigh-side MOSFET\nisturned off,butthere may notbeenough inductor current topullthePHpindown torecharge theBOOT\ncapacitor. The high-side MOSFET oftheregulator stops switching because thevoltage across theBOOT\ncapacitor isless than 2.1V.Theoutput capacitor then decays until thedifference intheinput voltage andoutput\nvoltage isgreater than 2.1V,atwhich point theBOOT UVLO threshold isexceeded, and thedevice starts\nswitching again until thedesired output voltage isreached. This operating condition persists until theinput\nvoltage and/or theload current increases. Itisrecommended toadjust theVIN stop voltage greater than the\nBOOT UVLO trigger condition attheminimum load oftheapplication using theadjustable VINUVLO feature with\nresistors ontheENpin.\nThe start andstop voltages fortypical 3.3-V and5-Voutput applications areshown inFigure 25andFigure 26.\nThevoltages areplotted versus load current. Thestart voltage isdefined astheinput voltage needed toregulate\ntheoutput within 1%. The stop voltage isdefined astheinput voltage atwhich theoutput drops by5%orstops\nswitching.\nDuring high-duty cycle conditions, theinductor current ripple increases while theBOOT capacitor isbeing\nrecharged resulting inanincrease inripple voltage ontheoutput. This isduetotherecharge time oftheboot\ncapacitor being longer than thetypical high-side off-time when switching occurs every cycle.\n14 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nVout 0.8VR1 = R20.8 V/c45 /c230 /c246/c180/c231 /c247/c232 /c248\n33.23.43.63.84\n0 0.05 0.10 0.15 0.20\nOutput Current (A)Input Voltage (V)StopStart\nC025\n4.64.855.25.45.6\n0 0.05 0.10 0.15 0.20\nOutput Current (A)Input Voltage (V)\nC026StopStart\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFeature Description (continued)\nVO=3.3V VO=5V\nFigure 25.3.3VStart /Stop Voltage Figure 26.5.0VStart /Stop Voltage\n7.3.5 Error Amplifier\nThe TPS54240 has atransconductance amplifier fortheerror amplifier. The error amplifier compares the\nVSENSE voltage tothe lower ofthe SS/TR pinvoltage orthe internal 0.8-V voltage reference. The\ntransconductance (gM)oftheerror amplifier is310μA/Vduring normal operation. During theslow-start operation,\nthetransconductance isafraction ofthenormal operating gm.When thevoltage oftheVSENSE pinisbelow 0.8\nVandthedevice isregulating using theSS/TR voltage, thegmis70μA/V.\nThe frequency compensation components (capacitor, series resistor andcapacitor) areadded totheCOMP pin\ntoground.\n7.3.6 Voltage Reference\nThevoltage reference system produces aprecise ±2%voltage reference over temperature byscaling theoutput\nofatemperature stable bandgap circuit.\n7.3.7 Adjusting TheOutput Voltage\nThe output voltage issetwith aresistor divider from theoutput node totheVSENSE pin.TIrecommends using\n1%tolerance orbetter divider resistors. Start with a10-kΩfortheR2resistor andusetheEquation 1tocalculate\nR1.Toimprove efficiency atlight loads, consider using larger value resistors. Ifthevalues aretoohigh, the\nregulator willbemore susceptible tonoise andvoltage errors from theVSENSE input current willbenoticeable.\n(1)\n7.3.8 Enable And Adjusting Undervoltage Lockout\nThe TPS54240 isdisabled when theVIN pinvoltage falls below 2.5V.Ifanapplication requires ahigher\nundervoltage lockout (UVLO), usetheENpinasshown inFigure 27toadjust theinput voltage UVLO byusing\nthetwoexternal resistors. Though itisnotnecessary tousetheUVLO adjust registers, foroperation itishighly\nrecommended toprovide consistent power-up behavior. The ENpinhasaninternal pullup current source, I1,of\n0.9μAthatprovides thedefault condition oftheTPS54240 operating when theENpinfloats. Once theENpin\nvoltage exceeds 1.25 V,anadditional 2.9μAofhysteresis, Ihys, isadded. This additional current facilitates input\nvoltage hysteresis. Use Equation 2tosettheexternal hysteresis fortheinput voltage. Use Equation 3tosetthe\ninput start voltage.\nspacer\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS54240\nENA\nSTART ENA ENA\n1VR2V V VIR1 R3/c61/c45/c43 /c45\nSTART STOP\nOUT\nHYSV VR1VIR3/c45/c61\n/c43\nENIhysVIN\n+\n-TPS54240\nR1\nR2\nVOUT\nR3I1\n0.9 A/c1092.9 A/c109\n1.25□V\nENA\nSTART ENA\n1VR2V VIR1/c61/c45/c43\nSTART STOP\nHYSV VR1I/c45/c61\nENVIN\n+\n-TPS54240\nR1\nR2Ihys\nI1\n0.9 A/c109\n1.25□V2.9 A/c109\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\nFigure 27.Adjustable Undervoltage Lockout (UVLO)\n(2)\n(3)\nAnother technique toadd input voltage hysteresis isshown inFigure 28.This method may beused, ifthe\nresistance values arehigh from theprevious method andawider voltage hysteresis isneeded. The resistor R3\nsources additional hysteresis current intotheENpin.\nspacer\nFigure 28.Adding Additional Hysteresis\n(4)\n(5)\n16 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nEN\nSS/TR\nVSENSE\nVOUT\nTss(ms) Iss( A)Css(nF) =Vref (V) 0.8/c109 /c180\n/c180\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFeature Description (continued)\n7.3.9 Slow-Start /Tracking Pin(SS/TR)\nThe TPS54240 effectively uses thelower voltage oftheinternal voltage reference, ortheSS/TR pinvoltage as\nthepower supply\'s reference voltage, and regulates theoutput accordingly. Acapacitor ontheSS/TR pin-to-\nground implements aslow start time. The TPS54240 hasaninternal pullup current source of2μAthatcharges\ntheexternal slow start capacitor. Thecalculations fortheslow start time (10% to90%) areshown inEquation 6.\nThe voltage reference (VREF)is0.8Vand theslow start current (ISS)is2μA.The slow-start capacitor should\nremain lower than 0.47μFandgreater than 0.47 nF.\n(6)\nAtpower-up, theTPS54240 willnotstart switching until theslow-start pinisdischarged toless than 40mV. To\nensure aproper power up,seeFigure 29.\nAlso, during normal operation, theTPS54240 willstop switching andtheSS/TR must bedischarged to40mV.\nWhen theVINUVLO isexceeded, theENpinmust bepulled below 1.25 V,orathermal shutdown event occurs.\nThe VSENSE voltage willfollow theSS/TR pinvoltage with a45-mV offset upto85% oftheinternal voltage\nreference. When theSS/TR voltage isgreater than 85% ontheinternal reference voltage theoffset increases as\ntheeffective system reference transitions from theSS/TR voltage totheinternal voltage reference (see\nFigure 23).TheSS/TR voltage willramp linearly until clamped at1.7V.\nspacer\nFigure 29.Operation ofSS/TR PinWhen Starting\n7.3.10 Overload Recovery Circuit\nThe TPS54240 has anoverload recovery (OLR) circuit. The OLR circuit willslow start theoutput from the\noverload voltage tothenominal regulation voltage once thefault condition isremoved. The OLR circuit will\ndischarge theSS/TR pintoavoltage slightly greater than theVSENSE pinvoltage using aninternal pulldown of\n382μAwhen theerror amplifier ischanged toahigh voltage from afault condition. When thefault condition is\nremoved, theoutput willslow start from thefault voltage tonominal output voltage.\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS54240\nEN1\nPWRGD1\nVOUT1\nVOUT2\nSS /TRTPS54240\nEN\nPWRGDSS/TRENPWRGD\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\n7.3.11 Sequencing\nMany ofthecommon power supply sequencing methods canbeimplemented using theSS/TR, ENandPWRGD\npins. Thesequential method canbeimplemented using anopen-drain output ofapower onreset pinofanother\ndevice. The sequential method isillustrated inFigure 30using two TPS54240 devices. The powergood is\ncoupled totheENpinontheTPS54240, which willenable thesecond power supply once theprimary supply\nreaches regulation. Ifneeded, a1-nF ceramic capacitor ontheENpinofthesecond power supply willprovide a\n1-ms startup delay. Figure 31shows theresults ofFigure 30.\nFigure 30.Schematic forSequential Startup Sequence\nFigure 31.Sequential Startup Using ENandPWRGD\n18 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nEN1,□EN2\nVOUT1\nVOUT2\nENTPS54160\n3\nSS/TR4\nPWRGD6\nENTPS54160\n3\nSS/TR4\nPWRGD6TPS54240\nTPS54240\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFeature Description (continued)\nFigure 32.Schematic forRatio-metric Startup Sequence\nFigure 33.Ratio-metric Startup Using Coupled SS/TR Pins\nFigure 32shows amethod forratio-metric start upsequence byconnecting theSS/TR pins together. The\nregulator outputs willramp upandreach regulation atthesame time. When calculating theslow-start time, the\npullup current source must bedoubled inEquation 6.Figure 33shows theresults ofFigure 32.\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS54240\nR1 > 2800 Vout1 180 deltaV /c180 /c45 /c180\ndeltaV = Vout1 Vout2 /c45\nVREF R1R2 =Vout2 + deltaV VREF/c180\n/c45\nVout2 + deltaV VssoffsetR1 =VREF Iss/c180\nSS/TRTPS54240\nEN\nPWRGD\nSS/TREN\nPWRGDVOUT 1\nVOUT 2\nR1\nR2\nR3\nR4TPS54240\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\nFigure 34.Schematic forRatio-metric andSimultaneous Startup Sequence\nRatio-metric andsimultaneous power supply sequencing canbeimplemented byconnecting theresistor network\nofR1andR2shown inFigure 34totheoutput ofthepower supply thatneeds tobetracked oranother voltage\nreference source. Using Equation 7andEquation 8,thetracking resistors canbecalculated toinitiate theVout2\nslightly before, after, oratthesame time asVout1. Equation 9isthevoltage difference between Vout1 and\nVout2 atthe95% ofnominal output regulation.\nThe deltaV variable iszero volts forsimultaneous sequencing. Tominimize theeffect oftheinherent SS/TR to\nVSENSE, offset (Vssoffset) intheslow-start circuit andtheoffset created bythepullup current source (ISS) and\ntracking resistors, theVssoffset andIssareincluded asvariables intheequations.\nTodesign aratio-metric startup inwhich theVout2 voltage isslightly greater than theVout1 voltage when Vout2\nreaches regulation, useanegative number inEquation 7through Equation 9fordeltaV. Equation 9willresult ina\npositive number forapplications which theVout2 isslightly lower than Vout1 when Vout2 regulation isachieved.\nSince theSS/TR pinmust bepulled below 40mVbefore starting after anEN,UVLO orthermal shutdown fault,\ncareful selection ofthetracking resistors isneeded toensure thedevice willrestart after afault. Make sure the\ncalculated R1value from Equation 7isgreater than thevalue calculated inEquation 10toensure thedevice can\nrecover from afault.\nAstheSS/TR voltage becomes more than 85% ofthenominal reference voltage theVssoffset becomes larger\nastheslow-start circuits gradually hands offtheregulation reference totheinternal voltage reference. The\nSS/TR pinvoltage needs tobegreater than 1.3Vforacomplete handoff totheinternal voltage reference as\nshown inFigure 23.\n(7)\n(8)\n(9)\n(10)\n20 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nEN\nVOUT1\nVOUT2\nEN\nVOUT1\nVOUT2\nEN\nVOUT1\nVOUT2\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFeature Description (continued)\nFigure 35.Ratio-metric Startup With Tracking Resistors Figure 36.Ratio-metric Startup With Tracking Resistors\nFigure 37.Simultaneous Startup With Tracking Resistor\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS54240\n05001000150020002500\n0 25 50 75 100 125 150 175 200f -□Switching□Frequency□-□kHzs\nRT/CLK□-□Clock□Resistance□-□k /c87V =□12□V,\nT =□25°CI\nJ\n0100200300400500\n200 300 400 500 600 700 800 900 1000 1100\nRT/CLK Resistance (k /c87/c41Switching Frequency (kHz)\n1200\nC006\nRT kOhm\nsw kHz/c49/c46/c48/c56/c56/c56/c50/c48/c54/c48/c51/c51/c40 /c41 /c61\n/c166 /c40 /c41\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\n7.3.12 Constant Switching Frequency andTiming Resistor (RT/CLK Pin)\nThe switching frequency oftheTPS54240 isadjustable over awide range from approximately 100kHz to2500\nkHzbyplacing aresistor ontheRT/CLK pin.TheRT/CLK pinvoltage istypically 0.5Vandmust have aresistor-\nto-ground tosettheswitching frequency. Todetermine thetiming resistance foragiven switching frequency, use\nEquation 11orthecurves inFigure 38orFigure 39.Toreduce thesolution size, one would typically setthe\nswitching frequency ashigh aspossible, buttradeoffs ofthesupply efficiency, maximum input voltage and\nminimum controllable ontime should beconsidered.\nTheminimum controllable ontime istypically 135nsandlimits themaximum operating input voltage.\nThemaximum switching frequency isalso limited bythefrequency shift circuit. More discussion onthedetails of\nthemaximum switching frequency islocated below.\n(11)\nVI=12V TJ=25°C\nFigure 38.High Range RT Figure 39.Low Range RT\n7.3.13 Overcurrent Protection andFrequency Shift\nThe TPS54240 implements current mode control which uses theCOMP pinvoltage toturn offthehigh-side\nMOSFET onacycle-by-cycle basis. Each cycle theswitch current andCOMP pinvoltage arecompared, when\nthepeak switch current intersects theCOMP voltage, thehigh-side switch isturned off.During overcurrent\nconditions that pull theoutput voltage low, theerror amplifier willrespond bydriving theCOMP pinhigh,\nincreasing theswitch current. Theerror amplifier output isclamped internally, which functions asaswitch current\nlimit.\nToincrease themaximum operating switching frequency athigh-input voltages, theTPS54240 implements a\nfrequency shift. Theswitching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts on\nVSENSE pin.\nThe device implements adigital frequency shift toenable synchronizing toanexternal clock during normal\nstartup andfault conditions. Since thedevice canonly divide theswitching frequency by8,there isamaximum\ninput voltage limit inwhich thedevice operates andstillhave frequency shift protection.\nDuring short-circuit events (particularly with high-input voltage applications), thecontrol loop hasafinite minimum\ncontrollable ontime andtheoutput hasalowvoltage. During theswitch-on time, theinductor current ramps to\nthepeak current limit because ofthehigh-input voltage and minimum ontime. During theswitch-off time, the\ninductor would normally nothave enough off-time andoutput voltage fortheinductor toramp down bytheramp-\nupamount. Thefrequency shift effectively increases theoff-time allowing thecurrent toramp down.\n22 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\n10 20 30 402500\n2000\n1500\n1000\n500\n0f -□Switching□Frequency□-□kHzs\nV -□Input□Voltage□-□VISkipShiftV =□3.3□VO\n/c40 /c41/c40 /c41L OUTSC\nSW shift\nON IN L(I Rdc V Vd) div\nt V I x Rhs Vd/c230 /c246/c180 /c43 /c43/c61 /c180 /c231 /c247/c231 /c247 /c45 /c43/c232 /c248ff\n/c40 /c41/c40 /c41\n/c40 /c41L OUT\nSW max skip\nON IN LI Rdc V Vd 1\nt V I Rhs Vd/c230 /c246 /c180 /c43 /c43 /c230 /c246/c61 /c180 /c231 /c247 /c231 /c247/c231 /c247 /c45 /c180 /c43/c232 /c248 /c232 /c248f\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFeature Description (continued)\n7.3.14 Selecting theSwitching Frequency\nThe switching frequency that isselected should bethelower value ofthetwoequations, Equation 12and\nEquation 13.Equation 12isthemaximum switching frequency limitation setbytheminimum controllable on-time.\nSetting theswitching frequency above thisvalue willcause theregulator toskip-switching pulses.\nEquation 13isthemaximum switching frequency limit setbythefrequency shift protection. Tohave adequate\noutput short circuit protection athigh-input voltages, theswitching frequency should besettobeless than the\nfSW(maxshift) frequency. InEquation 13,tocalculate themaximum switching frequency onemust take intoaccount\nthat theoutput voltage decreases from thenominal voltage to0volts, thefdivinteger increases from 1to8,\ncorresponding tothefrequency shift.\nInFigure 40,thesolid lineillustrates atypical safe operating area regarding frequency shift and assumes the\noutput voltage iszero volts, andtheresistance oftheinductor is0.130-Ω,MOSFET onresistance of0.2Ωand\nthediode voltage drop is0.5V.The dashed lineisthemaximum switching frequency toavoid pulse skipping.\nEnter these equations inaspreadsheet, oruse theWEBENCH design software todetermine theswitching\nfrequency.\n(12)\n(13)\nIL inductor current\nRdc inductor resistance\nVIN maximum input voltage\nVOUT output voltage\nVOUTSC output voltage during short\nVd diode voltage drop\nRDS(on) switch onresistance\ntON controllable ontime\nƒDIV frequency divide equals (1,2,4,or8)\nFigure 40.Maximum Switching Frequency vs.Input Voltage\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS54240\nRT/CLKTPS54240\nClock\nSourcePLL\nRfset10□pF4□k/c87\n50/c87EXT\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\n7.3.15 How toInterface toRT/CLK Pin\nThe RT/CLK pincan beused tosynchronize theregulator toanexternal system clock. Toimplement the\nsynchronization feature connect asquare wave totheRT/CLK pinthrough thecircuit network shown in\nFigure 41.Thesquare wave amplitude must transition lower than 0.5Vandhigher than 2.2VontheRT/CLK pin\nand have anon-time greater than 40nSand anoff-time greater than 40ns.The synchronization frequency\nrange is300kHzto2200 kHz. Therising edge ofthePHwillbesynchronized tothefalling edge ofRT/CLK pin\nsignal. Theexternal synchronization circuit should bedesigned insuch away thatthedevice willhave thedefault\nfrequency setresistor connected from theRT/CLK pin-to-ground should thesynchronization signal turn-off. Itis\nrecommended touse afrequency setresistor connected asshown inFigure 41through a50-Ωresistor-to-\nground. The resistor should settheswitching frequency close totheexternal CLK frequency. TIrecommends\nAC-coupling thesynchronization signal through a10-pF ceramic capacitor toRT/CLK pinand a4-kΩseries\nresistor. Theseries resistor reduces PHjitter inheavy load applications when synchronizing toanexternal clock\nandinapplications which transition from synchronizing toRTmode. The firsttime theCLK ispulled above the\nCLK threshold, thedevice switches from theRTresistor frequency toPLL mode. The internal 0.5-V voltage\nsource isremoved andtheCLK pinbecomes high impedance asthePLL starts tolock onto theexternal signal.\nSince there isaPLL ontheregulator theswitching frequency canbehigher orlower than thefrequency setwith\ntheexternal resistor. The device transitions from theresistor mode tothePLL mode and then willincrease or\ndecrease theswitching frequency until thePLL locks onto theCLK frequency within 100microseconds.\nWhen thedevice transitions from thePLL toresistor mode, theswitching frequency willslow down from theCLK\nfrequency to150kHz, then reapply the0.5-V voltage andtheresistor willthen settheswitching frequency. The\nswitching frequency isdivided by8,4,2,and1asthevoltage ramps from 0to0.8volts onVSENSE pin.The\ndevice implements adigital frequency shift toenable synchronizing toanexternal clock during normal startup\nand fault conditions. Figure 42,Figure 43and Figure 44show thedevice synchronized toanexternal system\nclock incontinuous conduction mode (CCM) discontinuous conduction (DCM) andpulse skip mode (PSM).\nFigure 41.Synchronizing toaSystem Clock\n24 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nEXT\nILPH\nEXT\nILPH\nILEXTPH\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFeature Description (continued)\nFigure 42.PlotofSynchronizing inCCM Figure 43.PlotofSynchronizing inDCM\nFigure 44.PlotofSynchronizing inPSM\n7.3.16 Powergood (PWRGD Pin)\nThe PWRGD pinisanopen-drain output. Once theVSENSE pinisbetween 94% and 107% oftheinternal\nvoltage reference, thePWRGD pinisde-asserted and thepinfloats. TIrecommends using apullup resistor\nbetween thevalues of10and100kΩtoavoltage source thatis5.5Vorless. ThePWRGD isinadefined state\nonce theVIN input voltage isgreater than 1.5Vbutwith reduced current sinking capability. The PWRGD will\nachieve fullcurrent sinking capability asVINinput voltage approaches 3V.\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: TPS54240\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\nThePWRGD pinispulled lowwhen theVSENSE islower than 92% orgreater than 109% ofthenominal internal\nreference voltage. Also, thePWRGD ispulled low, iftheUVLO orthermal shutdown areasserted ortheENpin\npulled low.\n7.3.17 Overvoltage Transient Protection\nThe TPS54240 incorporates anovervoltage transient protection (OVTP) circuit tominimize voltage overshoot\nwhen recovering from output fault conditions orstrong unload transients onpower supply designs with low-value\noutput capacitance. Forexample, when thepower supply output isoverloaded theerror amplifier compares the\nactual output voltage totheinternal reference voltage. IftheVSENSE pinvoltage islower than theinternal\nreference voltage foraconsiderable time, theoutput oftheerror amplifier willrespond byclamping theerror\namplifier output toahigh voltage, thus requesting themaximum output current. Once thecondition isremoved,\ntheregulator output rises and theerror amplifier output transitions tothesteady-state duty cycle. Insome\napplications, thepower supply output voltage canrespond faster than theerror amplifier output canrespond, this\nactuality leads tothepossibility ofanoutput overshoot. TheOVTP feature minimizes theoutput overshoot, when\nusing alow-value output capacitor, byimplementing acircuit tocompare theVSENSE pinvoltage toOVTP\nthreshold which is109% oftheinternal voltage reference. IftheVSENSE pinvoltage isgreater than theOVTP\nthreshold, thehigh-side MOSFET isdisabled, preventing current from flowing totheoutput andminimizing output\novershoot. When theVSENSE voltage drops lower than theOVTP threshold, thehigh-side MOSFET isallowed\ntoturnonatthenext clock cycle.\n7.3.18 Thermal Shutdown\nThedevice implements aninternal thermal shutdown toprotect itself ifthejunction temperature exceeds 182°C.\nThe thermal shutdown forces thedevice tostop switching when thejunction temperature exceeds thethermal\ntripthreshold. Once thedietemperature decreases below 182°C,thedevice reinitiates thepower-up sequence\nbydischarging theSS/TR pin.\n7.3.19 Small Signal Model forLoop Response\nFigure 45shows anequivalent model fortheTPS54240 control loop which canbemodeled inacircuit simulation\nprogram tocheck frequency response and dynamic load response. The error amplifier isatransconductance\namplifier with agmEAof310μA/V. The error amplifier canbemodeled using anideal voltage controlled current\nsource. Theresistor Roandcapacitor Comodel theopen-loop gain andfrequency response oftheamplifier. The\n1-mV ACvoltage source between thenodes Aand Beffectively breaks thecontrol loop forthefrequency\nresponse measurements. Plotting C/Ashows thesmall signal response ofthefrequency compensation. Plotting\nA/B shows thesmall signal response oftheoverall loop. The dynamic loop response can bechecked by\nreplacing RLwith acurrent source with theappropriate load step amplitude and ste- rate inatime domain\nanalysis. This equivalent model isonly valid forcontinuous conduction mode designs.\n26 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nVSENSECOMPVO\nR1\nR3\nC1C2R2CO ROgmea\n350 A/V /c1090.8 VPower Stage\ngm 10.5 A/VpsPH\nRESR\nCOUTRLba\nc\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFeature Description (continued)\nFigure 45.Small Signal Model forLoop Response\n7.3.20 Simple Small Signal Model forPeak Current Mode Control\nFigure 46describes asimple small signal model that canbeused tounderstand how todesign thefrequency\ncompensation. The TPS54240 power stage canbeapproximated toavoltage-controlled current source (duty\ncycle modulator) supplying current totheoutput capacitor and load resistor. The control tooutput transfer\nfunction isshown inEquation 14andconsists ofaDCgain, onedominant pole, andoneESR zero. Thequotient\nofthechange inswitch current andthechange inCOMP pinvoltage (node CinFigure 45)isthepower stage\ntransconductance. The gmPSfortheTPS54240 is10.5 A/V. The low-frequency gain ofthepower stage\nfrequency response istheproduct ofthetransconductance andtheload resistance asshown inEquation 15.\nAstheload current increases anddecreases, thelow-frequency gain decreases andincreases, respectively. This\nvariation with theload may seem problematic atfirstglance, butfortunately thedominant pole moves with the\nload current (see Equation 16).The combined effect ishighlighted bythedashed line intheright half of\nFigure 46.Astheload current decreases, thegain increases andthepole frequency lowers, keeping the0-dB\ncrossover frequency thesame forthevarying load conditions which makes iteasier todesign thefrequency\ncompensation. The type ofoutput capacitor chosen determines whether theESR zero hasaprofound effect on\nthefrequency compensation design. Using high-ESR aluminum electrolytic capacitors may reduce thenumber\nfrequency compensation components needed tostabilize theoverall loop because thephase margin increases\nfrom theESR zero atthelower frequencies (see Equation 17).\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: TPS54240\nZ\nOUT ESR1\nC R 2/c61/c180 /c180 /c112f\nP\nOUT L1fC R 2/c61/c180 /c180 /c112\nps L Adc = gm R /c180\nZ OUT\nC\nPs12 VAdcV s12/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248/c61 /c180\n/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248f\nf\nVO\nRESR\nCOUTRLVC\ngmpsfp\nfzAdc\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\nFigure 46.Simple Small Signal Model andFrequency Response forPeak Current Mode Control\n(14)\n(15)\n(16)\n(17)\n7.3.21 Small Signal Model forFrequency Compensation\nThe TPS54240 uses atransconductance amplifier fortheerror amplifier and readily supports three ofthe\ncommonly-used frequency compensation circuits. Compensation circuits Type 2A,Type 2B,and Type 1are\nshown inFigure 47.Type 2circuits most likely implemented inhigh-bandwidth, power supply designs using low-\nESR output capacitors. The Type 1circuit isused with power supply designs with high-ESR aluminum\nelectrolytic ortantalum capacitors.. Equation 18andEquation 19show how torelate thefrequency response of\ntheamplifier tothesmall signal model inFigure 47.Theopen-loop gain andbandwidth aremodeled using theRO\nandCOshown inFigure 47.See Application Information foradesign example using aType 2Anetwork with a\nlow-ESR output capacitor.\nEquation 18through Equation 27areprovided asareference forthose who prefer tocompensate using the\npreferred methods. Those who prefer touse prescribed method use themethod outlined intheApplication\nInformation andImplementation section oruseswitched information.\n28 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\n1P12 Ro C1/c61/c112 /c180 /c180\neaR2A1 = gm Ro| | R3R1 + R2/c180 /c180\neaR2A0 = gm RoR1 + R2/c180 /c180\nf\nf fZ1\nP1 P2s12EA A0\ns s1 12 2/c230 /c246/c43/c231 /c247/c112 /c180 /c232 /c248/c61 /c180\n/c230 /c246 /c230 /c246/c43 /c180 /c43/c231 /c247 /c231 /c247/c112 /c180 /c112 /c180 /c232 /c248 /c232 /c248\n/c112 /c180ea\nOgmC =2 BW (Hz)\neaAol(V/V)Ro =gm\nA0\nA1P1\nZ1 P2Aol\nBW\nVrefVO\nR1\nR3\nC1C2R2COROgmea COMPVSENSE\nType□2A Type□2B Type□1\nC2R3\nC1\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFeature Description (continued)\nFigure 47.Types ofFrequency Compensation\nFigure 48.Frequency Response oftheType 2AandType 2BFrequency Compensation\n(18)\n(19)\n(20)\n(21)\n(22)\n(23)\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: TPS54240\n/c112 /c180 /c180O O1P2 = type 12 R (C2 + C )\n/c112 /c180 /c180O O1P2 = type 2b2 R3 | | R C\n/c112 /c180 /c180O O1P2 = type 2a2 R3 | | R (C2 + C )\n1Z12 R3 C1/c61/c112 /c180 /c180\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nFeature Description (continued)\n(24)\n(25)\n(26)\n(27)\n7.4 Device Functional Modes\n7.4.1 Operation Near Minimum VIN(V(VIN)=<3.5V)\nThe TPS54240 isdesigned tooperate with input voltage above 3.5V.The typical VINUVLO threshold is2.5V\nand thedevice may operate atinput voltages down totheUVLO voltage. Atinput voltages below theUVLO\nvoltage, thedevice does notswitch. Ifanexternal resistor divider pulls theENpinuptoVIN ortheENpinis\nfloating, when VINpasses theUVLO threshold thedevice becomes active. When thedevice isactive, switching\nbegins and thesoft-start sequence initiates. The TPS54240 ramps uptheoutput voltage atthesoft-start time\ndetermined bytheexternal capacitance ontheSS/TR pin.\n7.4.2 Operation With ENControl\nTheenabled threshold voltage is1.2Vtypical. With ENheld below thethreshold voltage thedevice isshut down\nand switching isinhibited even iftheVIN voltage isabove itsUVLO threshold. The ICquiescent current\ndecreases toaminimum inthisstate. IftheENpinvoltage isincreased above itsthreshold while theVINvoltage\nisalso above itsUVLO threshold, thedevice becomes active. When thedevice isactive, switching begins and\nthesoft-start sequence initiates. TheTPS54240 ramps uptheoutput voltage atthesoft-start time determined by\ntheexternal capacitance ontheSS/TR pin.\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS54240 device isa42-V, 2.5-A, step-down regulator with anintegrated high-side MOSFET. This device\ntypically converts ahigher DCvoltage toalower DCvoltage with amaximum available output current of2.5A.\nExample applications are12-V and 24-V industrial, automotive and communication power systems. Use the\nfollowing design procedure toselect component values fortheTPS54240 device. This procedure illustrates the\ndesign ofahigh-frequency switching regulator using ceramic output capacitors. The Excel ™spreadsheet\n(SLVC432 )located ontheproduct page canhelp onallcalculations. Alternatively, usetheWEBENCH software\ntogenerate acomplete design. The WEBENCH software uses aniterative design procedure and accesses a\ncomprehensive database ofcomponents when generating adesign.\n30 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nTPS54240DGQ\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\n8.2 Typical Application\n8.2.1 TPS54240 3.3-V Output Design\nFigure 49.3.3-V Output TPS54240 Design Example\n8.2.1.1 Design Requirements\nThis example details thedesign ofahigh-frequency switching regulator design using ceramic output capacitors.\nAfewparameters must beknown inorder tostart thedesign process. These parameters aretypically determined\natthesystem level. Forthisexample, wewillstart with thefollowing known parameters:\nDESIGN PARAMETERS VALUE\nOutput Voltage 3.3V\nTransient Response 0to1.5-A load step ΔVout =3%\nMaximum Output Current 2.5A\nInput Voltage 12Vnom. 10.8 Vto13.2 V\nOutput Voltage Ripple 1%ofVout\nStart Input Voltage (rising VIN) 6.25 V\nStop Input Voltage (falling VIN) 5.9V\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Selecting theSwitching Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. Typically, theuser willwant tochoose the\nhighest switching frequency possible since this willproduce thesmallest solution size. The high-switching\nfrequency allows forlower valued inductors and smaller output capacitors compared toapower supply that\nswitches atalower frequency. Theswitching frequency thatcanbeselected islimited bytheminimum on-time of\ntheinternal power switch, theinput voltage andtheoutput voltage andthefrequency shift limitation.\nEquation 12andEquation 13must beused tofindthemaximum switching frequency fortheregulator, choose\nthelower value ofthetwoequations. Switching frequencies higher than these values willresult inpulse skipping\northelack ofovercurrent protection during ashort circuit.\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: TPS54240\n2IrippleIout ILpeak /c43 /c61\n/c40 /c41/c40 /c412\n2 OUT OUT\nL(rms) O\nO SWV Vinmax - V 1I I12 Vinmax L/c230 /c246 /c180/c61 /c43 /c180 /c231 /c247/c231 /c247 /c180 /c180/c232 /c248f\n/c40 /c41/c180/c61/c180 /c180 fOUT OUT\nRIPPLE\nO SWV Vinmax - VIVinmax L\nINDVinmax Vout VoutLo min =Io K Vinmax ƒsw/c45/c180/c180 /c180\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nThe typical minimum ontime, tonmin,is135nsfortheTPS54240. Forthisexample, theoutput voltage is3.3V\nandthemaximum input voltage is13.2 V,which allows foramaximum switch frequency upto2247 kHz when\nincluding theinductor resistance, onresistance output current and diode voltage inEquation 12.Toensure\novercurrent runaway isnotaconcern during short circuits inyour design useEquation 13orthesolid curve in\nFigure 40todetermine themaximum switching frequency. With amaximum input voltage of13.2 V,assuming a\ndiode voltage of0.7V,inductor resistance of26mΩ,switch resistance of200mΩ,acurrent limit value of3.5A\nandashort circuit output voltage of0.2V.Themaximum switching frequency isapproximately 4449 kHz.\nForthisdesign, amuch lower switching frequency of300kHz isused. Todetermine thetiming resistance fora\ngiven switching frequency, useEquation 11orthecurve inFigure 39.\nThe switching frequency issetbyresistor R3shown inFigure 49For300-kHz operation a412-kΩresistor is\nrequired.\n8.2.1.2.2 Output Inductor Selection (LO)\nTocalculate theminimum value oftheoutput inductor, useEquation 28.\nKINDisacoefficient thatrepresents theamount ofinductor ripple current relative tothemaximum output current.\nThe inductor ripple current willbefiltered bytheoutput capacitor. Therefore, choosing high-inductor ripple\ncurrents willimpact theselection oftheoutput capacitor since theoutput capacitor must have aripple current\nrating equal toorgreater than theinductor ripple current. Ingeneral, theinductor ripple value isatthediscretion\nofthedesigner; however, thefollowing guidelines may beused.\nFordesigns using lowESR output capacitors such asceramics, avalue ashigh asKIND=0.3may beused.\nWhen using higher ESR output capacitors, KIND=0.2yields better results. Since theinductor ripple current is\npart ofthePWM control system, theinductor ripple current should always begreater than 150 mA for\ndependable operation. Inawide-input voltage regulator, itisbest tochoose aninductor ripple current onthe\nlarger side. This allows theinductor tostillhave ameasurable ripple current with theinput voltage atits\nminimum.\nForthisdesign example, useKIND=0.3and theminimum inductor value iscalculated tobe11μH.Forthis\ndesign, anearest standard value was chosen: 10μH.Fortheoutput filter inductor, itisimportant thattheRMS\ncurrent andsaturation current ratings notbeexceeded. The RMS andpeak inductor current canbefound from\nEquation 30andEquation 31.\nForthisdesign, theRMS inductor current is2.51 Aand thepeak inductor current is2.913 A.The chosen\ninductor isaCoilcraft MSS1038-103NLB .Ithasasaturation current rating of4.52 AandanRMS current rating\nof4.05 A.\nAstheequation setdemonstrates, lower ripple currents willreduce theoutput voltage ripple oftheregulator but\nwillrequire alarger value ofinductance. Selecting higher ripple currents willincrease theoutput voltage ripple of\ntheregulator butallow foralower inductance value.\nThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power-up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n(28)\n(29)\n(30)\n(31)\n32 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\n2 IoutCout >sw Vout/c180 /c68\n/c166 /c180 /c68\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\n8.2.1.2.3 Output Capacitor\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor will\ndetermine themodulator pole, theoutput voltage ripple, andhow theregulators responds toalarge change in\nload current. Theoutput capacitance needs tobeselected based onthemore stringent ofthese three criteria.\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannot. This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator also willtemporarily notbeable to\nsupply sufficient output current ifthere isalarge, fast increase inthecurrent needs oftheload such as\ntransitioning from noload toafullload. Theregulator usually needs twoormore clock cycles forthecontrol loop\ntoseethechange inload current andoutput voltage andadjust theduty cycle toreact tothechange. Theoutput\ncapacitor must besized tosupply theextra current totheload until thecontrol loop responds totheload change.\nThe output capacitance must belarge enough tosupply thedifference incurrent fortwoclock cycles while only\nallowing atolerable amount ofdroop intheoutput voltage. Equation 32shows theminimum output capacitance\nnecessary toaccomplish this.\nWhereΔIout isthechange inoutput current, ƒswistheregulators switching frequency andΔVout isthe\nallowable change intheoutput voltage. Forthisexample, thetransient load response isspecified asa3%\nchange inVout foraload step from 1.5Ato2.5A(fullload). Forthisexample, ΔIout=2.5-1.5 =1.0AandΔVout\n=0.03 ×3.3=0.099 V.Using these numbers gives aminimum capacitance of67μF.This value does nottake\ntheESR oftheoutput capacitor intoaccount intheoutput voltage change. Forceramic capacitors, theESR is\nusually small enough toignore inthiscalculation. Aluminum electrolytic and tantalum capacitors have higher\nESR thatshould betaken intoaccount.\nThe catch diode oftheregulator cannot sink current soanystored energy intheinductor willproduce anoutput\nvoltage overshoot when theload current rapidly decreases, seeFigure 50.The output capacitor must also be\nsized toabsorb energy stored intheinductor when transitioning from ahigh load current toalower load current.\nThe excess energy that gets stored intheoutput capacitor willincrease thevoltage onthecapacitor. The\ncapacitor must besized tomaintain thedesired output voltage during these transient periods. Equation 33is\nused tocalculate theminimum capacitance tokeep theoutput voltage overshoot toadesired value. Where Lis\nthevalue oftheinductor, IOHistheoutput current under heavy load, IOListheoutput under light load, Vfisthe\nfinal peak output voltage, andViistheinitial capacitor voltage. Forthisexample, theworst case load step willbe\nfrom 2.5Ato1.5A.The output voltage willincrease during thisload transition andthestated maximum inour\nspecification is3%oftheoutput voltage. This willmake Vf=1.03 ×3.3=3.399 V.Viistheinitial capacitor\nvoltage which isthenominal output voltage of3.3V.Using these numbers inEquation 33yields aminimum\ncapacitance of60μF.\nEquation 34calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fswistheswitching frequency, Voripple isthemaximum allowable output voltage ripple, and Iripple isthe\ninductor ripple current. Equation 34yields 12μF.\nEquation 35calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification. Equation 35indicates theESR should beless than 36mΩ.\nThe most stringent criteria fortheoutput capacitor is67μFofcapacitance tokeep theoutput voltage in\nregulation during anload transient.\nAdditional capacitance de-ratings foraging, temperature andDCbias should befactored inwhich willincrease\nthisminimum value. Forthisexample, 2x47-μF,10-V ceramic capacitors with 3mΩofESR willbeused. The\nderated capacitance is72.4 µF,above theminimum required capacitance of67µF.\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRoot Mean Square (RMS) value ofthemaximum ripple current. Equation 36canbeused\ntocalculate theRMS ripple current theoutput capacitor needs tosupport. Forthisapplication, Equation 36yields\n238mA.\n(32)\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: TPS54240\n/c40 /c412/c180 /c180 /c45 /c180 /c180 Cj ƒsw Vin + Vƒd (Vin max Vout) Iout VƒdPd = +2 Vin max\nVout (Vin max Vout)Icorms =\n12 Vin max Lo sw/c180 /c45\n/c180 /c180 /c180 /c166\nORIPPLE\nESR\nRIPPLEVRI/c60\n1 1\nORIPPLE\nRIPPLECout >V 8 sw\nI/c180\n/c180 /c166\n/c40 /c41\n/c40 /c4122 2\n2Ioh Iol\nCout > Lo\nV Vi/c45\n/c180\n/c166 /c45\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\n(33)\n(34)\n(35)\n(36)\n8.2.1.2.4 Catch Diode\nTheTPS54240 requires anexternal catch diode between thePHpinandGND. Theselected diode must have a\nreverse voltage rating equal toorgreater than Vinmax. Thepeak current rating ofthediode must begreater than\nthemaximum inductor current. Thediode should also have alow-forward voltage. Schottky diodes aretypically a\ngood choice forthecatch diode duetotheir low-forward voltage. Thelower theforward voltage ofthediode, the\nhigher theefficiency oftheregulator.\nTypically, thehigher thevoltage and current ratings thediode has, thehigher theforward voltage willbe.\nAlthough thedesign example hasaninput voltage upto13.2 V,adiode with aminimum of60-V reverse voltage\nisselected.\nFortheexample design, theB360B-13-F Schottky diode isselected foritslower-forward voltage anditcomes in\nalarger package size which hasgood thermal characteristics over small devices. The typical forward voltage of\ntheB360B-13-F is0.70 volts.\nThediode must also beselected with anappropriate power rating. Thediode conducts theoutput current during\ntheoff-time oftheinternal power switch. The off-time oftheinternal switch isafunction ofthemaximum input\nvoltage, theoutput voltage, andtheswitching frequency. The output current during theoff-time ismultiplied by\ntheforward voltage ofthediode which equals theconduction losses ofthediode. Athigher switch frequencies,\ntheAClosses ofthediode need tobetaken intoaccount. The AClosses ofthediode areduetothecharging\nand discharging ofthejunction capacitance and reverse recovery. Equation 37isused tocalculate thetotal\npower dissipation, conduction losses plus SClosses, ofthediode.\nTheB360B-13-F hasajunction capacitance of200pF.Using Equation 37,theselected diode willdissipate 1.32\nWatts.\nIfthepower supply spends asignificant amount oftime atlight load currents orinsleep mode consider using a\ndiode which hasalowleakage current andslightly higher-forward voltage drop.\n(37)\n8.2.1.2.5 Input Capacitor\nThe TPS54240 requires ahigh-quality ceramic, type X5R orX7R, input-decoupling capacitor ofatleast 3μFof\neffective capacitance, andinsome applications, abulk capacitance. The effective capacitance includes anyDC\nbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input voltage. The\ncapacitor must also have aripple current rating greater than themaximum input current ripple oftheTPS54240.\nTheinput ripple current canbecalculated using Equation 38.\nThevalue ofaceramic capacitor varies significantly over temperature andtheamount ofDCbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower-regulator capacitors\nbecause they have ahigh capacitance-to-volume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with theDCbias taken into account. The capacitance value ofacapacitor\ndecreases astheDCbias across acapacitor increases.\n34 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nCout Vout 0.8tss >Issavg/c180 /c180\nIout max 0.25ΔVin =Cin sw/c180\n/c180 /c166\n/c40 /c41Vin min Vout VoutIcirms = IoutVin min Vin min/c45\n/c180 /c180\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nForthisexample design, aceramic capacitor with atleast a60-V voltage rating isrequired tosupport the\nmaximum input voltage. Common standard ceramic capacitor voltage ratings include 4V,6.3V,10V,16V,25\nV,50Vor100V,soa100-V capacitor should beselected. Forthisexample, two2.2-μF,100-V capacitors in\nparallel have been selected. Table 1shows aselection ofhigh voltage capacitors. The input capacitance value\ndetermines theinput ripple voltage oftheregulator. Theinput voltage ripple canbecalculated using Equation 39.\nUsing thedesign example values, Ioutmax =2.5A,Cin=4.4μF,ƒsw=300kHz, yields aninput voltage ripple of\n206mVandarmsinput ripple current of1.15 A.\n(38)\n(39)\nTable 1.Capacitor Types\nVENDOR VALUE (μF) EIASize VOLTAGE DIALECTRIC COMMENTS\n1.0to2.2 100V\n1210 GRM32 series\n1.0to4.7 50V\nMurata\n1.0 100V\n1206 GRM31 series\n1.0to2.2 50V\n1.0101.8 50V\n2220\n1.0to1.2 100V\nVishay VJX7R series\n1.0to3.9 50V\n2225\n1.0to1.8 100V\nX7R\n1.0to2.2 100V\n1812 Cseries C4532\n1.5to6.8 50V\nTDK\n1.0.to2.2 100V\n1210 Cseries C3225\n1.0to3.3 50V\n1.0to4.7 50V\n1210\n1.0 100V\nAVX X7R dielectric series\n1.0to4.7 50V\n1812\n1.0to2.2 100V\n8.2.1.2.6 Slow-Start Capacitor\nThe slow-start capacitor determines theminimum amount oftime itwilltake fortheoutput voltage toreach its\nnominal programmed value during power-up. This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance islarge andwould require large amounts ofcurrent toquickly charge the\ncapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may make the\nTPS54240 reach thecurrent limit orexcessive current draw from theinput power supply may cause theinput\nvoltage railtosag. Limiting theoutput voltage slew ratesolves both ofthese problems.\nThe slow-start time must belong enough toallow theregulator tocharge theoutput capacitor uptotheoutput\nvoltage without drawing excessive current. Equation 40canbeused tofindtheminimum slow-start time, tss,\nnecessary tocharge theoutput capacitor, Cout, from 10% to90% oftheoutput voltage, Vout, with anaverage\nslow-start current ofIssavg. Intheexample, tocharge theeffective output capacitance of72.4 µFupto3.3V\nwhile only allowing theaverage output current tobe1Awould require a0.19-ms slow-start time.\nOnce theslow-start time isknown, theslow-start capacitor value canbecalculated using Equation 6.Forthe\nexample circuit, theslow-start time isnottoocritical since theoutput capacitor value is2x47μFwhich does not\nrequire much current tocharge to3.3V.The example circuit hastheslow start-time settoanarbitrary value of\n3.5mswhich requires a8.75 nFslow-start capacitor. Forthisdesign, thenext larger standard value of10nFis\nused.\n(40)\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: TPS54240\n2sw\npff f/c61 /c180co mod\np z f f f/c61 /c180co mod mod\n1z mod =2 Resr × Cout/c166/c180 /c112 /c180\nIoutmaxp mod =2 × × Vout × Cout/c166/c112\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\n8.2.1.2.7 Bootstrap Capacitor Selection\nA0.1-μFceramic capacitor must beconnected between theBOOT and PHpins forproper operation. TI\nrecommends using aceramic capacitor with X5R orbetter grade dielectric. Thecapacitor should have a10-V or\nhigher voltage rating.\n8.2.1.2.8 Undervoltage Lock OutSetPoint\nThe Undervoltage Lock Out (UVLO) can beadjusted using anexternal voltage divider ontheENpinofthe\nTPS54240. TheUVLO hastwothresholds, oneforpower-up when theinput voltage isrising, andoneforpower-\ndown orbrown outs when theinput voltage isfalling. Fortheexample design, thesupply should turnonandstart\nswitching once theinput voltage increases above 6.25 V(enabled). After theregulator starts switching, itshould\ncontinue todosountil theinput voltage falls below 5.9V(UVLO stop).\nThe programmable UVLO andenable voltages aresetusing theresistor divider ofR1andR2between Vinand\nground totheENpin.Equation 2through Equation 3canbeused tocalculate theresistance values necessary.\nFortheexample application, a124kΩbetween VinandEN(R1) anda30.1 kΩbetween ENandground (R2)\narerequired toproduce the6.25 and5.9voltstart andstop voltages.\n8.2.1.2.9 Output Voltage And Feedback Resistors Selection\nThe voltage divider ofR5and R6isused tosettheoutput voltage. Fortheexample design, 10.0 kΩwas\nselected forR6.Using Equation 1,R5iscalculated as31.25 kΩ.The nearest standard 1%resistor is31.6 kΩ.\nDue tocurrent leakage oftheVSENSE pin,thecurrent flowing through thefeedback network should begreater\nthan 1μAtomaintain theoutput voltage accuracy. This requirement makes themaximum value ofR2equal to\n800 kΩ.Choosing higher resistor values willdecrease quiescent current and improve efficiency atlow-output\ncurrents butmay introduce noise immunity problems.\n8.2.1.2.10 Compensation\nThere areseveral methods used tocompensate DC-DCregulators. The method presented here iseasy to\ncalculate and ignores theeffects oftheslope compensation that isinternal tothedevice. Because theslope\ncompensation isignored, theactual cross-over frequency willusually belower than thecross-over frequency\nused inthecalculations. This method assumes thecross-over frequency isbetween themodulator pole andthe\nESR zero andtheESR zero isatleast 10times greater themodulator pole. Use SwitcherPro software foramore\naccurate design.\nTogetstarted, themodulator pole, fpmod, and theESR zero, fz1must becalculated using Equation 41and\nEquation 42.ForCout, useaderated value of40μF.Use equations Equation 43andEquation 44,toestimate a\nstarting point forthecrossover frequency, fco,todesign thecompensation. Fortheexample design, fpmod is\n1206 Hzandfzmod is530.5 kHz. Equation 43isthegeometric mean ofthemodulator pole andtheesrzero and\nEquation 44isthemean ofmodulator pole and theswitching frequency. Equation 43yields 25.3 kHz and\nEquation 44gives 13.4 kHz. Use thelower value ofEquation 43orEquation 44foraninitial crossover frequency.\nForthisexample, ahigher fcoisdesired toimprove transient response. thetarget fcois35.0 kHz. Next, the\ncompensation components arecalculated. Aresistor-in-series with acapacitor isused tocreate acompensating\nzero. Acapacitor inparallel tothese twocomponents forms thecompensating pole.\n(41)\n(42)\n(43)\n(44)\nTodetermine thecompensation resistor, R4, use Equation 45.Assume thepower stage transconductance,\ngmps, is10.5 A/V. Theoutput voltage, Vo,reference voltage, VREF, andamplifier transconductance, gmea, are\n3.3V,0.8Vand310μA/V, respectively. R4iscalculated tobe20.2 kΩ,usethenearest standard value of20.0\nkΩ.Use Equation 46tosetthecompensation zero tothemodulator pole frequency. Equation 46yields 4740 pF\nforcompensating capacitor C5,a4700 pFisused forthisdesign.\n36 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nTAmax = TJmax Rth Ptot /c45 /c180\nTJ = TA + Rth Ptot /c180\nPtot = Pcon + Psw + Pgd + Pq\n6Pq = 116 10 Vin/c45/c180 /c180\n9Pgd = Vin 3 10 sw/c45/c180 /c180 /c180 /c166\n2 9Psw = Vin sw lo 0.25 10/c45/c180 /c166 /c180 /c180 /c180\n2\nDS(on)VoutPcon = Io RVin/c180 /c180\n1\nswf /c112/c61/c180 /c180C8R4\nRe/c180/c61oC srC8R4\np1C52 R4 mod/c61/c180 /c180 /c180 f /c112\n2 f\ngmps gmea/c112 /c230 /c246 /c230 /c246/c180 /c180 /c180/c61 /c180 /c231 /c247 /c231 /c247/c180 /c232 /c248 /c232 /c248co out out\nrefC VR4V\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\n(45)\n(46)\nAcompensation pole canbeimplemented ifdesired using anadditional capacitor C8inparallel with theseries\ncombination ofR4andC5.Use thelarger value ofEquation 47andEquation 48tocalculate theC8,tosetthe\ncompensation pole. C8isnotused forthisdesign example.\n(47)\n(48)\n8.2.1.2.11 Discontinuous Mode And Eco-Mode Boundary\nWith aninput voltage of12V,thepower supply enters discontinuous mode when theoutput current isless than\n337mA. Thepower supply enters Eco-Mode when theoutput current islower than 5mA.\nTheinput current draw atnoload is392μA.\n8.2.1.2.12 Power Dissipation Estimate\nThefollowing formulas show how toestimate theICpower dissipation under continuous conduction mode (CCM)\noperation. These equations should notbeused ifthedevice isworking indiscontinuous conduction mode (DCM).\nThepower dissipation oftheICincludes conduction loss (Pcon), switching loss (Psw), gate drive loss (Pgd) and\nsupply current (Pq).\n(49)\n(50)\n(51)\n(52)\nWhere:\nIoutistheoutput current (A).\nRDS(on) istheon-resistance ofthehigh-side MOSFET (Ω).\nVout istheoutput voltage (V).\nVinistheinput voltage (V).\nfswistheswitching frequency (Hz).\nSo\n(53)\nForgiven TA,\n(54)\nForgiven TJMAX =150°C\n(55)\nWhere:\nPtot isthetotal device power dissipation (W).\nTAistheambient temperature (°C).\nTJisthejunction temperature (°C).\nRthisthethermal resistance ofthepackage (°C/W).\nTJMAX ismaximum junction temperature (°C).\nTAMAX ismaximum ambient temperature (°C).\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: TPS54240\n01020304050607080100\n0 0.5 1.0 1.5 2.0\nI - Output Current - AOEfficiency - %\n2.5 3.090\nVIN=12V\nVOUT=3.3V\nfsw=300kHz\nVin = 50 mV / div (ac coupled)\nPH = 5 V / div\nTime = 2 usec / div\nVout = 20 mV / div (ac coupled)\nPH = 5 V / div\nTime = 10 usec / div\nVin = 200 mV / div (ac coupled)\nPH = 5 V / div\nTime = 2 usec / div\nVout = 20 mV / div (ac coupled)\nPH = 5 V / div\nTime = 2 usec / div\nVout = 20 mV / div (ac coupled)\nPH = 5 V / div\nTime = 2 usec / div\nVin = 10 V / div\nVout = 2 V / div\nEN = 2 V / div\nSS/TR = 2 V / div\nTime = 5 msec / div\nVout = 50 mv / div (ac coupled)\nOutput Current = 1 A / div (Load Step 1.5 A to 2.5 A)\nTime = 200 usec / div\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\nThere willbeadditional power losses intheregulator circuit due totheinductor ACand DClosses, thecatch\ndiode andtrace resistance thatwillimpact theoverall efficiency oftheregulator.\n8.2.1.3 Application Curves\nFigure 50.Load Transient Figure 51.Startup With VIN\nFigure 52.Output Ripple, CCM Figure 53.Output Ripple, DCM\nFigure 55.Input Ripple, CCM Figure 54.Output Ripple, PSM\nFigure 56.Input Ripple, DCM Figure 57.Efficiency vsLoad Current\n38 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nPHVIN\nGNDBOOT\nVSENSE\nCOMPTPS54240\nEN\nRT/CLKSS/TR\nCpole CzeroRcomp\nRT CssCoLoCbootCin\nR1\nR2CdVIN\nVOUT++\nGND\n3.33.323.343.363.383.4\n0 1.5\nI - Output Current - AOV - OOutput Voltage - V\n3.0VIN=12V\nVOUT=3.3V\nfsw=300kHz\n1.0 0.5 2.5 2.0\n3.33.323.343.363.383.4\n10.8 12\nI - Output Current - AOV -OOutput Voltage - V\n13.2VIN=12V\nVOUT=3.3V\nfsw=300kHz\nIOUT=1.5A\n11.6 11.2 12.8 12.4\n01020304050607080100\n0.001 0.01\nI - Output Current - AOEfficiency - %\n0.190\nVIN=12V\nVOUT=3.3V\nfsw=300kHz\n10 1-103-60-400204060\n-180-120-60060120180\nf - Frequency - HzGain - dBPhase -o\n1-1041-1051-106-20\n100GainPhase\nVIN=12 V\nVOUT=3.3V\nIOUT=2.5A\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\nFigure 59.Overall Loop Frequency Response Figure 58.Light Load Efficiency\nFigure 60.Regulation vsLoad Current Figure 61.Regulation vsInput Voltage\n8.2.2 TPS54240 Inverting Power Supply\nThis application circuit shows how tousetheTPS54240 toconvert apositive-input voltage toanegative-output\nvoltage. Ideal applications areamplifiers requiring anegative power supply. Foramore-detailed example, see\nCreate anInverting Power Supply From aStep-Down Regulator ,application report SLVA317 .\nFigure 62.TPS54240 Inverting Power Supply\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: TPS54240\nTPS54240DGQ\nPHVIN\nGNDBOOT\nVSENSE\nCOMPTPS54240\nEN\nRT/CLKSS/TR\nCpole CzeroRcomp\nRT CssConegLoCbootCin\nR1\nR2CdVIN\nVONEG++\nGNDVOPOS\nCopos+\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\n8.2.3 TPS54240 Split RailPower Supply\nThis application circuit shows how tousetheTPS54240 toconvert apositive-input voltage toasplit-rail positive-\nand negative-output voltage byusing acoupled inductor. Ideal applications areamplifiers requiring asplit-rail\npositive- and negative-voltage power supply. Foramore-detailed example, see Creating aSplit-Rail Power\nSupply With aWide Input Voltage Buck Regulator, application report SLVA369 .\nFigure 63.TPS54240 Split RailPower Supply\n8.2.4 12-V To3.8-V GSM Power Supply\nThis application circuit isdesigned with TPS54240 device topower GSM-GPRS modules. GSM-GPRS modules\ntypically require apower supply thatcansupport large output current transients. Foramore-detailed example,\nseeCreating GSM-GPRS Power Supply, application report SLVA412 .\nFigure 64.12-V to3.8-V GSM Power Supply\n40 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nTPS54240DGQ\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\n8.2.5 24-V to4.2-V GSM Power Supply\nThis application circuit isalso designed topower GSM-GPRS modules. Foramore-detailed example, see\nCreating GSM-GPRS Power Supply, application report SLVA412 .\nFigure 65.24-V to4.2-V GSM Power Supply\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: TPS54240\nBOOT\nVIN\nEN\nSS/TR\nRT/CLKPH\nGND\nCOMP\nVSENSE\nPWRGDInput\nBypass\nCapacitor\nUVLO\nAdjust\nResistors\nSlow□Start\nCapacitorFrequency\nSet□ResistorCompensation\nNetworkResistor\nDividerOutput\nInductorOutput\nCapacitorVout\nVinTopside\nGround\nAreaCatch\nDiodeRoute□Boot□Capacitor\nTrace□on□another□layer□to\nprovide□wide□path□for\ntopside□ground\nThermal□VIA\nSignal□VIA\nTPS54240\nSLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014 www.ti.com\n9Power Supply Recommendations\nThe design ofthedevice isforoperation from aninput voltage supply range between 3.5Vand 42V.Good\nregulation ofthis input supply isessential. Iftheinput supply ismore distant than afew inches from the\nTPS54240 converter, thecircuit may require additional bulk capacitance inaddition totheceramic bypass\ncapacitors. Anelectrolytic capacitor with avalue of100µFisatypical choice.\n10Layout\n10.1 Layout Guidelines\nLayout isacritical portion ofgood power supply design. There areseveral signal paths that conduct fast\nchanging currents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise\nordegrade thepower supplies performance. Tohelp eliminate these problems, theVINpinshould bebypassed\ntoground with alow-ESR ceramic bypass capacitor with X5R orX7R dielectric. Take care tominimize theloop\narea formed bythebypass capacitor connections, theVINpin,andtheanode ofthecatch diode. See Figure 66\nforaPCB layout example. The GND pinshould betieddirectly tothepower pad under theICand thepower\npad.\nThepower padshould beconnected toanyinternal PCB ground planes using multiple vias directly under theIC.\nThe PHpinshould berouted tothecathode ofthecatch diode and totheoutput inductor. Since thePH\nconnection istheswitching node, thecatch diode and output inductor should belocated close tothePHpins,\nandthearea ofthePCB conductor minimized toprevent excessive capacitive coupling. Foroperation atfullrated\nload, thetop-side ground area must provide adequate heat dissipating area. TheRT/CLK pinissensitive tonoise\nsotheRTresistor should belocated asclose aspossible totheICandrouted with minimal lengths oftrace. The\nadditional external components canbeplaced approximately asshown. Itmay bepossible toobtain acceptable\nperformance with alternate PCB layouts, however thislayout hasbeen shown toproduce good results and is\nmeant asaguideline.\n10.2 Layout Example\nFigure 66.PCB Layout Example\n42 Submit Documentation Feedback Copyright ©2010 –2014, Texas Instruments Incorporated\nProduct Folder Links: TPS54240\nTPS54240\nwww.ti.com SLVSAA6B –APRIL 2010 –REVISED NOVEMBER 2014\n10.3 Estimated Circuit Area\nTheestimated printed circuit board area forthecomponents used inthedesign ofFigure 49is0.55 in2.This area\ndoes notinclude testpoints orconnectors.\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Documentation Support\n11.2.1 Related Documentation\nCreate anInverting Power Supply From aStep-Down Regulator ,application report SLVA317\nCreating aSplit-Rail Power Supply With aWide Input Voltage Buck Regulator, application report SLVA369\nCreating GSM-GPRS Power Supply, application report SLVA412\n11.3 Trademarks\nEco-Mode, PowerPAD aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. Theleads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2010 –2014, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: TPS54240\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54240DGQ ACTIVE HVSSOP DGQ 1080RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 54240\nTPS54240DGQR ACTIVE HVSSOP DGQ 102500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 54240\nTPS54240DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 54240\nTPS54240DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 54240\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS54240 :\n•Automotive: TPS54240-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54240DGQR HVSSOP DGQ 102500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS54240DGQR HVSSOP DGQ 102500 330.0 12.4 5.33.31.38.012.0 Q1\nTPS54240DRCR VSON DRC 103000 330.0 12.4 3.33.31.08.012.0 Q2\nTPS54240DRCT VSON DRC 10250 180.0 12.4 3.33.31.08.012.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54240DGQR HVSSOP DGQ 102500 364.0 364.0 27.0\nTPS54240DGQR HVSSOP DGQ 102500 346.0 346.0 35.0\nTPS54240DRCR VSON DRC 103000 346.0 346.0 35.0\nTPS54240DRCT VSON DRC 10250 200.0 183.0 25.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS54240DGQ DGQ HVSSOP 10 80 330 6.55 500 2.88\nTPS54240DGQ DGQ HVSSOP 10 80 322 6.55 1000 3.01PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details. HVSSOP - 1.1 mm max heightTMPowerPAD DGQ 10\nPLASTIC SMALL OUTLINE 3 x 3, 0.5 mm pitch\n4224775/A\nwww.ti.comPACKAGE OUTLINE\nC\n5.05\n4.75 TYP\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.230.13 TYP\n0- 80.150.05\n1.831.631.891.690.25\nGAGE PLANE\n0.70.4A\n3.12.9\nNOTE 3\nB3.12.9\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA-T. PowerPAD is a trademark of Texas Instruments.TM\n110\n0.08 C A B65PIN 1 IDAREA\nNOTE 4SEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.700\nEXPOSEDTHERMAL PAD\n4\n15\n8\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)10X (0.3)\n8X (0.5)(2.2)\nNOTE 9\n(3.1)\nNOTE 9(1.83)\n(1.89)\nSOLDER MASK\nOPENING\n(0.2) TYP\nVIA\n(1.3) TYP(1.3)\nTYP\n(R0.05) TYP\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\nSYMMSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:15X1\n5610SOLDER MASK\nOPENING\n \nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PADTM\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).9. Size of metal pad may vary due to creepage requirement. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n10X (1.45)10X (0.3)\n8X (0.5)\n(4.4)(1.83)\n(1.89)\nBASED ON\n0.125 THICK\nSTENCIL\n(R0.05) TYP\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\n1.55 X 1.60 0.1751.67 X 1.73 0.1501.83 X 1.89  (SHOWN) 0.1252.05 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:15XSYMMSYMM1\n5\n610BASED ON\n0.125 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54240DGQR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 3.5 V to 42 V
  - Output Voltage Reference: 0.8 V (adjustable)
  
- **Current Ratings:**
  - Maximum Output Current: 2.5 A
  - High-Side MOSFET On-Resistance: 200 mΩ (at VIN = 12V)

- **Power Consumption:**
  - Operating Quiescent Current: 138 µA
  - Shutdown Current: 1.3 µA

- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to 150 °C

- **Package Type:**
  - Available in 10-Pin HVSSOP (DGQ) and 10-Pin VSON (DRC)

- **Special Features:**
  - Eco-Mode™ for high efficiency at light loads
  - Adjustable Slow Start and Sequencing
  - Undervoltage Lockout (UVLO) with adjustable thresholds
  - Power Good (PWRGD) output
  - Frequency range: 100 kHz to 2.5 MHz
  - Integrated high-side MOSFET

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (according to JEDEC J-STD-020E)

#### Description:
The **TPS54240** is a step-down (buck) DC-DC converter designed to efficiently convert a higher DC voltage to a lower DC voltage. It features an integrated high-side MOSFET and operates with a wide input voltage range, making it suitable for various applications. The device employs current mode control for improved transient response and reduced output capacitance, while its Eco-Mode™ enhances efficiency during light load conditions.

#### Typical Applications:
- **Power Management:**
  - Industrial and commercial power systems (12V and 24V)
  - GSM and GPRS modules in fleet management, eMeters, and security systems
  - Automotive applications requiring efficient voltage regulation

- **Signal Processing:**
  - Power supplies for microcontrollers and other digital devices
  - Applications requiring precise voltage regulation with low ripple

- **Data Storage:**
  - Power supplies for data acquisition systems and sensors

The TPS54240 is ideal for designs that require a compact, efficient power supply solution with adjustable output voltage and current capabilities, making it versatile for a range of electronic applications.