

================================================================
== Vitis HLS Report for 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero'
================================================================
* Date:           Wed Sep  4 19:39:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.276 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  19.800 ns|  19.800 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Zero    |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 4 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%imgblock_V_7_1 = alloca i32 1"   --->   Operation 5 'alloca' 'imgblock_V_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%imgblock_V_11_1 = alloca i32 1"   --->   Operation 6 'alloca' 'imgblock_V_11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%imgblock_V_12_1 = alloca i32 1"   --->   Operation 7 'alloca' 'imgblock_V_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%imgblock_V_17_1 = alloca i32 1"   --->   Operation 8 'alloca' 'imgblock_V_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%imgblock_V_7_0_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_7_0"   --->   Operation 9 'read' 'imgblock_V_7_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%imgblock_V_11_0_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_11_0"   --->   Operation 10 'read' 'imgblock_V_11_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%imgblock_V_12_0_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_12_0"   --->   Operation 11 'read' 'imgblock_V_12_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%imgblock_V_17_0_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_17_0"   --->   Operation 12 'read' 'imgblock_V_17_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_17_0_read, i10 %imgblock_V_17_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_12_0_read, i10 %imgblock_V_12_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_11_0_read, i10 %imgblock_V_11_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %imgblock_V_7_0_read, i10 %imgblock_V_7_1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %p"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc83"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_1 = load i3 %p" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 19 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.58ns)   --->   "%icmp_ln318 = icmp_eq  i3 %p_1, i3 4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 20 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.67ns)   --->   "%add_ln318 = add i3 %p_1, i3 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 22 'add' 'add_ln318' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln318, void %for.inc83.split_ifconv, void %for.inc149.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 23 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%imgblock_V_7_1_load_1 = load i10 %imgblock_V_7_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 24 'load' 'imgblock_V_7_1_load_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%imgblock_V_11_1_load = load i10 %imgblock_V_11_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 25 'load' 'imgblock_V_11_1_load' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%imgblock_V_12_1_load_1 = load i10 %imgblock_V_12_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 26 'load' 'imgblock_V_12_1_load_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%imgblock_V_17_1_load_1 = load i10 %imgblock_V_17_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 27 'load' 'imgblock_V_17_1_load_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln320 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:320]   --->   Operation 28 'specpipeline' 'specpipeline_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 29 'specloopname' 'specloopname_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln323 = trunc i3 %p_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 30 'trunc' 'trunc_ln323' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %p_1, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%icmp_ln323 = icmp_eq  i2 %trunc_ln323, i2 2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 32 'icmp' 'icmp_ln323' <Predicate = (!icmp_ln318)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_1)   --->   "%select_ln323 = select i1 %icmp_ln323, i10 0, i10 %imgblock_V_11_1_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 33 'select' 'select_ln323' <Predicate = (!icmp_ln318)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln323_1 = select i1 %tmp, i10 %select_ln323, i10 %imgblock_V_11_1_load" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 34 'select' 'select_ln323_1' <Predicate = (!icmp_ln318)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.44ns)   --->   "%icmp_ln323_1 = icmp_eq  i2 %trunc_ln323, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 35 'icmp' 'icmp_ln323_1' <Predicate = (!icmp_ln318)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.44ns)   --->   "%icmp_ln323_2 = icmp_eq  i2 %trunc_ln323, i2 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 36 'icmp' 'icmp_ln323_2' <Predicate = (!icmp_ln318)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_2)   --->   "%or_ln323 = or i1 %icmp_ln323_2, i1 %icmp_ln323" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 37 'or' 'or_ln323' <Predicate = (!icmp_ln318)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln323_2)   --->   "%or_ln323_1 = or i1 %or_ln323, i1 %icmp_ln323_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 38 'or' 'or_ln323_1' <Predicate = (!icmp_ln318)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln323_2 = select i1 %or_ln323_1, i10 %imgblock_V_17_1_load_1, i10 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 39 'select' 'select_ln323_2' <Predicate = (!icmp_ln318)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.40ns)   --->   "%select_ln323_3 = select i1 %icmp_ln323, i10 0, i10 %imgblock_V_12_1_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 40 'select' 'select_ln323_3' <Predicate = (!icmp_ln318)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.40ns)   --->   "%select_ln323_4 = select i1 %icmp_ln323_2, i10 0, i10 %imgblock_V_7_1_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323]   --->   Operation 41 'select' 'select_ln323_4' <Predicate = (!icmp_ln318)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln318 = store i10 %select_ln323_2, i10 %imgblock_V_17_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 42 'store' 'store_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln318 = store i10 %select_ln323_3, i10 %imgblock_V_12_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 43 'store' 'store_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln318 = store i10 %select_ln323_1, i10 %imgblock_V_11_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 44 'store' 'store_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln318 = store i10 %select_ln323_4, i10 %imgblock_V_7_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 45 'store' 'store_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln318 = store i3 %add_ln318, i3 %p" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 46 'store' 'store_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln318 = br void %for.inc83" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318]   --->   Operation 47 'br' 'br_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%imgblock_V_7_1_load = load i10 %imgblock_V_7_1"   --->   Operation 48 'load' 'imgblock_V_7_1_load' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%imgblock_V_11_1_load_1 = load i10 %imgblock_V_11_1"   --->   Operation 49 'load' 'imgblock_V_11_1_load_1' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%imgblock_V_12_1_load = load i10 %imgblock_V_12_1"   --->   Operation 50 'load' 'imgblock_V_12_1_load' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%imgblock_V_17_1_load = load i10 %imgblock_V_17_1"   --->   Operation 51 'load' 'imgblock_V_17_1_load' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_17_1_out, i10 %imgblock_V_17_1_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_12_1_out, i10 %imgblock_V_12_1_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_11_1_out, i10 %imgblock_V_11_1_load_1"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_7_1_out, i10 %imgblock_V_7_1_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln318)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln318)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('imgblock_V_17_1') [13]  (0 ns)
	'store' operation ('store_ln0') of variable 'imgblock_V_17_0_read' on local variable 'imgblock_V_17_1' [18]  (0.427 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'load' operation ('p', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323) on local variable 'p' [25]  (0 ns)
	'icmp' operation ('icmp_ln323_2', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323) [43]  (0.446 ns)
	'or' operation ('or_ln323', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323) [44]  (0 ns)
	'or' operation ('or_ln323_1', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323) [45]  (0 ns)
	'select' operation ('select_ln323_2', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323) [46]  (0.403 ns)
	'store' operation ('store_ln318', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318) of variable 'select_ln323_2', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:323 on local variable 'imgblock_V_17_1' [49]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
