`timescale 1ns / 1ps

module Anode_Decoder(
	input [1:0] Sel,
	output reg [3:0] an
    );
	 
	always @(Sel) begin
		case (Sel)
			2'b00 : an <= 4'b1110;
			2'b01 : an <= 4'b1101;		
			2'b10 : an <= 4'b1011;			
			2'b11 : an <= 4'b0111;
			
		endcase
	end


endmodule
