Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun May 24 11:55:13 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]_rep/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.319    -5544.858                   2952                13148        0.052        0.000                      0                13148        3.000        0.000                       0                  2559  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -38.319    -5357.699                   2755                12286        0.053        0.000                      0                12286        3.750        0.000                       0                  2265  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.776        0.000                      0                  575        0.153        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.217     -187.159                    197                  862        0.052        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2755  Failing Endpoints,  Worst Slack      -38.319ns,  Total Violation    -5357.699ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.319ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.770ns  (logic 15.899ns (34.736%)  route 29.871ns (65.264%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.197 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.030    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.556 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.664    45.220    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    45.770 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    45.770    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X26Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.572     2.751    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.751    
                         clock uncertainty           -0.154     2.597    
                         time borrowed                4.854     7.451    
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                         -45.770    
  -------------------------------------------------------------------
                         slack                                -38.319    

Slack (VIOLATED) :        -38.089ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.784ns  (logic 15.913ns (34.756%)  route 29.871ns (65.244%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.197 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.030    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.556 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.664    45.220    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    45.784 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.784    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X26Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.572     2.751    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.751    
                         clock uncertainty           -0.154     2.597    
                         time borrowed                5.098     7.695    
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                         -45.784    
  -------------------------------------------------------------------
                         slack                                -38.089    

Slack (VIOLATED) :        -38.013ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.708ns  (logic 15.837ns (34.648%)  route 29.871ns (65.352%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.197 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.030    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.556 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.664    45.220    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    45.708 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.708    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X26Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.572     2.751    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.751    
                         clock uncertainty           -0.154     2.597    
                         time borrowed                5.098     7.695    
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                         -45.708    
  -------------------------------------------------------------------
                         slack                                -38.013    

Slack (VIOLATED) :        -37.918ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.613ns  (logic 15.742ns (34.512%)  route 29.871ns (65.488%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.197 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.030    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.556 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.664    45.220    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X26Y43         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    45.613 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.613    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X26Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.572     2.751    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X26Y43         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.751    
                         clock uncertainty           -0.154     2.597    
                         time borrowed                5.098     7.695    
  -------------------------------------------------------------------
                         required time                          7.695    
                         arrival time                         -45.613    
  -------------------------------------------------------------------
                         slack                                -37.918    

Slack (VIOLATED) :        -36.918ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.570ns  (logic 15.363ns (34.469%)  route 29.207ns (65.531%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.197 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.030    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y42         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.570 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.570    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X28Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.057     7.652    
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                         -44.570    
  -------------------------------------------------------------------
                         slack                                -36.918    

Slack (VIOLATED) :        -36.843ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.495ns  (logic 15.288ns (34.359%)  route 29.207ns (65.641%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.197 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.030    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y42         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.495 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.495    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X28Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.057     7.652    
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                         -44.495    
  -------------------------------------------------------------------
                         slack                                -36.843    

Slack (VIOLATED) :        -36.812ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.556ns  (logic 15.349ns (34.448%)  route 29.207ns (65.552%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.197 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.030    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.556 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.556    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X28Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.149     7.744    
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                         -44.556    
  -------------------------------------------------------------------
                         slack                                -36.812    

Slack (VIOLATED) :        -36.757ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.409ns  (logic 15.202ns (34.231%)  route 29.207ns (65.769%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.197 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.834    44.030    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X28Y42         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.409 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.409    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X28Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X28Y42         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.057     7.652    
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                         -44.409    
  -------------------------------------------------------------------
                         slack                                -36.757    

Slack (VIOLATED) :        -35.559ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.211ns  (logic 14.837ns (34.336%)  route 28.374ns (65.664%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.211 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.211    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X29Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X29Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.057     7.652    
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                         -43.211    
  -------------------------------------------------------------------
                         slack                                -35.559    

Slack (VIOLATED) :        -35.484ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.136ns  (logic 14.762ns (34.222%)  route 28.374ns (65.778%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        2.270     3.564    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.688 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.850    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.974 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.284     4.258    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.382 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309     4.691    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.815 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.162     4.977    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.101 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     5.272    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.396 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.687    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.811 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.965    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.089 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.287     6.376    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.500 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     6.784    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.908 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.301     7.210    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.334 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     7.618    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.891    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.015 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.169    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.293 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.282     8.575    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.699 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     8.992    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.116 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.149     9.264    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.388 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     9.543    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.667 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.006    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.130 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.284    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.408 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.304    10.712    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    10.836 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.309    11.145    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.269 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.162    11.431    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.555 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    11.726    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.850 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.294    12.144    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.268 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.430    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.554 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.171    12.725    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.849 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    13.137    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.261 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.282    13.543    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.667 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.818    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.942 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.296    14.239    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.363 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    14.661    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.785 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.339    15.123    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.247 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.399    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.523 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.677    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X19Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.801 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.306    16.107    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    16.231 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    16.820    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.944 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.171    17.115    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.239 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    17.527    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.651 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.350    18.001    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.125 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    18.289    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.413 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.292    18.706    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    18.830 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    18.979    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    19.103 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.444    19.547    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.671 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    19.820    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124    19.944 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.296    20.240    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.364 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.518    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    20.642 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.294    20.936    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.060 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.222    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.346 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.294    21.640    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    21.764 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.926    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.050 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.333    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.457 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    22.606    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    22.730 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.884    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X19Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.008 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.449    23.457    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X20Y41         LUT1 (Prop_lut1_I0_O)        0.124    23.581 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.289    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    23.994 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    24.145    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.269 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.423    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.547 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    24.846    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X23Y42         LUT1 (Prop_lut1_I0_O)        0.124    24.970 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.491    25.461    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.585 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    25.747    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X22Y42         LUT1 (Prop_lut1_I0_O)        0.124    25.871 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.320    26.190    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X20Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.314 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.351    26.665    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.658    27.873    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X21Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.399 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.660    29.059    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.585 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.812    30.397    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X20Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.947 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.827    31.774    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X21Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.300 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.809    33.109    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X21Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.635 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.834    34.470    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X22Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    35.020 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.775    35.795    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X23Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.321 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.864    37.184    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X24Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.710 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.831    38.541    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X24Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.067 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.879    39.947    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X25Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.473 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.793    41.266    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.792 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.879    42.671    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X29Y41         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.136 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.136    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X29Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.570     2.749    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X29Y41         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.749    
                         clock uncertainty           -0.154     2.595    
                         time borrowed                5.057     7.652    
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                         -43.136    
  -------------------------------------------------------------------
                         slack                                -35.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.928%)  route 0.128ns (36.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/Q
                         net (fo=4, routed)           0.128     1.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[9]
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.099     1.350 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0_n_0
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.952%)  route 0.165ns (44.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.165     1.324    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.369 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.078     0.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y90         FDRE (Hold_fdre_C_D)         0.078     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y90         FDRE (Hold_fdre_C_D)         0.076     0.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.560     0.896    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.092    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X27Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.827     1.193    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.896    
    SLICE_X27Y75         FDRE (Hold_fdre_C_D)         0.075     0.971    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y90         FDRE (Hold_fdre_C_D)         0.075     0.983    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.075     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y46    design_1_i/top_0/inst/meanQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y48    design_1_i/top_0/inst/meanQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y48    design_1_i/top_0/inst/meanQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y49    design_1_i/top_0/inst/meanQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y50    design_1_i/top_0/inst/meanQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y50    design_1_i/top_0/inst/meanQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y50    design_1_i/top_0/inst/meanQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y50    design_1_i/top_0/inst/meanQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y50    design_1_i/top_0/inst/meanQ_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y67    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y83    design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y83    design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y83    design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y83    design_1_i/top_0/inst/ram1/ram_reg_0_255_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y61    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y61    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y61    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y61    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y79    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y79    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_2_2/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 2.747ns (30.308%)  route 6.317ns (69.692%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X46Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     2.175 f  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/Q
                         net (fo=4, routed)           1.216     3.391    design_1_i/top_0/inst/virusEnQ_reg[2]_rep_n_0
    SLICE_X46Y97         LUT3 (Prop_lut3_I2_O)        0.124     3.515 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.515    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.028 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.028    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.145 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.145    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.262 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.001     4.263    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.380 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.380    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.497 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.497    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.614 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.731 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.731    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.848    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.082 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.311 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=253, routed)         4.503     9.814    design_1_i/top_0/inst/virusEnD1
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.310    10.124 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.597    10.721    design_1_i/top_0/inst/virusEnQ[2]_i_1_n_0
    SLICE_X44Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X44Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism              0.148    11.632    
                         clock uncertainty           -0.074    11.558    
    SLICE_X44Y94         FDRE (Setup_fdre_C_D)       -0.061    11.497    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         11.497    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 2.747ns (30.656%)  route 6.214ns (69.344%))
  Logic Levels:           13  (CARRY4=11 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X46Y93         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518     2.175 f  design_1_i/top_0/inst/virusEnQ_reg[2]_rep/Q
                         net (fo=4, routed)           1.216     3.391    design_1_i/top_0/inst/virusEnQ_reg[2]_rep_n_0
    SLICE_X46Y97         LUT3 (Prop_lut3_I2_O)        0.124     3.515 r  design_1_i/top_0/inst/virusEnQ[127]_i_156/O
                         net (fo=1, routed)           0.000     3.515    design_1_i/top_0/inst/virusEnQ[127]_i_156_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.028 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.028    design_1_i/top_0/inst/virusEnQ_reg[127]_i_139_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.145 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_125/CO[3]
                         net (fo=1, routed)           0.000     4.145    design_1_i/top_0/inst/virusEnQ_reg[127]_i_125_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.262 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_111/CO[3]
                         net (fo=1, routed)           0.001     4.263    design_1_i/top_0/inst/virusEnQ_reg[127]_i_111_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.380 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_97/CO[3]
                         net (fo=1, routed)           0.000     4.380    design_1_i/top_0/inst/virusEnQ_reg[127]_i_97_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.497 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.497    design_1_i/top_0/inst/virusEnQ_reg[127]_i_83_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.614 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_69/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/top_0/inst/virusEnQ_reg[127]_i_69_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.731 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_55/CO[3]
                         net (fo=1, routed)           0.000     4.731    design_1_i/top_0/inst/virusEnQ_reg[127]_i_55_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.848 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.848    design_1_i/top_0/inst/virusEnQ_reg[127]_i_41_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.965 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.965    design_1_i/top_0/inst/virusEnQ_reg[127]_i_27_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.082 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.082    design_1_i/top_0/inst/virusEnQ_reg[127]_i_14_n_0
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.311 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_4/CO[2]
                         net (fo=253, routed)         4.287     9.598    design_1_i/top_0/inst/virusEnD1
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.310     9.908 r  design_1_i/top_0/inst/virusEnQ[4]_i_1/O
                         net (fo=1, routed)           0.709    10.618    design_1_i/top_0/inst/virusEnQ[4]_i_1_n_0
    SLICE_X44Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X44Y94         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism              0.148    11.632    
                         clock uncertainty           -0.074    11.558    
    SLICE_X44Y94         FDRE (Setup_fdre_C_D)       -0.058    11.500    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.245ns (25.500%)  route 6.559ns (74.500%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[47]/Q
                         net (fo=4, routed)           1.880     3.982    design_1_i/top_0/inst/virusEnQ[47]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  design_1_i/top_0/inst/virusEnQ[127]_i_149/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/top_0/inst/virusEnQ[127]_i_149_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.534    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.648 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.509     7.157    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.281 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.169    10.450    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X51Y110        FDRE (Setup_fdre_C_CE)      -0.205    11.379    design_1_i/top_0/inst/virusEnQ_reg[106]
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[110]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.245ns (25.500%)  route 6.559ns (74.500%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[47]/Q
                         net (fo=4, routed)           1.880     3.982    design_1_i/top_0/inst/virusEnQ[47]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  design_1_i/top_0/inst/virusEnQ[127]_i_149/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/top_0/inst/virusEnQ[127]_i_149_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.534    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.648 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.509     7.157    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.281 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.169    10.450    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X51Y110        FDRE (Setup_fdre_C_CE)      -0.205    11.379    design_1_i/top_0/inst/virusEnQ_reg[110]
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[110]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.245ns (25.500%)  route 6.559ns (74.500%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[47]/Q
                         net (fo=4, routed)           1.880     3.982    design_1_i/top_0/inst/virusEnQ[47]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  design_1_i/top_0/inst/virusEnQ[127]_i_149/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/top_0/inst/virusEnQ[127]_i_149_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.534    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.648 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.509     7.157    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.281 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.169    10.450    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[110]_rep/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X51Y110        FDRE (Setup_fdre_C_CE)      -0.205    11.379    design_1_i/top_0/inst/virusEnQ_reg[110]_rep
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[111]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.245ns (25.500%)  route 6.559ns (74.500%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[47]/Q
                         net (fo=4, routed)           1.880     3.982    design_1_i/top_0/inst/virusEnQ[47]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  design_1_i/top_0/inst/virusEnQ[127]_i_149/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/top_0/inst/virusEnQ[127]_i_149_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.534    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.648 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.509     7.157    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.281 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.169    10.450    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]_rep/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X51Y110        FDRE (Setup_fdre_C_CE)      -0.205    11.379    design_1_i/top_0/inst/virusEnQ_reg[111]_rep
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[107]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.245ns (25.500%)  route 6.559ns (74.500%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[47]/Q
                         net (fo=4, routed)           1.880     3.982    design_1_i/top_0/inst/virusEnQ[47]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  design_1_i/top_0/inst/virusEnQ[127]_i_149/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/top_0/inst/virusEnQ[127]_i_149_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.534    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.648 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.509     7.157    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.281 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.169    10.450    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[107]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[107]_rep/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X50Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.415    design_1_i/top_0/inst/virusEnQ_reg[107]_rep
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.245ns (25.500%)  route 6.559ns (74.500%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[47]/Q
                         net (fo=4, routed)           1.880     3.982    design_1_i/top_0/inst/virusEnQ[47]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  design_1_i/top_0/inst/virusEnQ[127]_i_149/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/top_0/inst/virusEnQ[127]_i_149_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.534    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.648 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.509     7.157    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.281 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.169    10.450    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X50Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.415    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.245ns (25.500%)  route 6.559ns (74.500%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[47]/Q
                         net (fo=4, routed)           1.880     3.982    design_1_i/top_0/inst/virusEnQ[47]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  design_1_i/top_0/inst/virusEnQ[127]_i_149/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/top_0/inst/virusEnQ[127]_i_149_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.534    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.648 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.509     7.157    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.281 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.169    10.450    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]_rep/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X50Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.415    design_1_i/top_0/inst/virusEnQ_reg[124]_rep
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.245ns (25.500%)  route 6.559ns (74.500%))
  Logic Levels:           13  (CARRY4=11 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 r  design_1_i/top_0/inst/virusEnQ_reg[47]/Q
                         net (fo=4, routed)           1.880     3.982    design_1_i/top_0/inst/virusEnQ[47]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  design_1_i/top_0/inst/virusEnQ[127]_i_149/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/top_0/inst/virusEnQ[127]_i_149_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.507 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.507    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.621 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.001     4.622    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.736    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     4.850    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.964    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.078    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.192    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.306 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.306    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.420 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.420    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.534 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.534    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.648 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.509     7.157    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.281 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=255, routed)         3.169    10.450    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X50Y110        FDRE (Setup_fdre_C_CE)      -0.169    11.415    design_1_i/top_0/inst/virusEnQ_reg[90]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[56]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X53Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/top_0/inst/virusEnQ_reg[55]/Q
                         net (fo=4, routed)           0.071     0.851    design_1_i/top_0/inst/virusEnQ[55]
    SLICE_X52Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.896 r  design_1_i/top_0/inst/virusEnQ[56]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.896    design_1_i/top_0/inst/virusEnQ[56]_rep_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X52Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]_rep/C
                         clock pessimism             -0.259     0.652    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.091     0.743    design_1_i/top_0/inst/virusEnQ_reg[56]_rep
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.466%)  route 0.354ns (65.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.638     0.640    design_1_i/top_0/inst/clk2
    SLICE_X49Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/top_0/inst/virusEnQ_reg[123]/Q
                         net (fo=5, routed)           0.354     1.135    design_1_i/top_0/inst/virusEnQ[123]
    SLICE_X50Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.180 r  design_1_i/top_0/inst/virusEnQ[124]_i_1/O
                         net (fo=1, routed)           0.000     1.180    design_1_i/top_0/inst/virusEnQ[124]_i_1_n_0
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.906     0.908    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism             -0.009     0.899    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.120     1.019    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[14]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X49Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusEnQ_reg[13]/Q
                         net (fo=4, routed)           0.083     0.783    design_1_i/top_0/inst/virusEnQ[13]
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.828 r  design_1_i/top_0/inst/virusEnQ[14]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.828    design_1_i/top_0/inst/virusEnQ[14]_rep_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]_rep/C
                         clock pessimism             -0.256     0.572    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.091     0.663    design_1_i/top_0/inst/virusEnQ_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.209ns (76.377%)  route 0.065ns (23.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusEnQ_reg[25]/Q
                         net (fo=4, routed)           0.065     0.784    design_1_i/top_0/inst/virusEnQ[25]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.829 r  design_1_i/top_0/inst/virusEnQ[26]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.829    design_1_i/top_0/inst/virusEnQ[26]_rep_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]_rep/C
                         clock pessimism             -0.255     0.569    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     0.660    design_1_i/top_0/inst/virusEnQ_reg[26]_rep
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[52]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.146%)  route 0.343ns (64.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[52]_rep/Q
                         net (fo=4, routed)           0.343     1.126    design_1_i/top_0/inst/virusEnQ_reg[52]_rep_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.171 r  design_1_i/top_0/inst/virusEnQ[53]_i_1/O
                         net (fo=1, routed)           0.000     1.171    design_1_i/top_0/inst/virusEnQ[53]_i_1_n_0
    SLICE_X53Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X53Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[53]/C
                         clock pessimism             -0.009     0.902    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.091     0.993    design_1_i/top_0/inst/virusEnQ_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.639     0.641    design_1_i/top_0/inst/clk2
    SLICE_X44Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/top_0/inst/virusEnQ_reg[117]/Q
                         net (fo=5, routed)           0.098     0.880    design_1_i/top_0/inst/virusEnQ[117]
    SLICE_X45Y108        LUT6 (Prop_lut6_I1_O)        0.045     0.925 r  design_1_i/top_0/inst/virusEnQ[118]_i_1/O
                         net (fo=1, routed)           0.000     0.925    design_1_i/top_0/inst/virusEnQ[118]_i_1_n_0
    SLICE_X45Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X45Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]/C
                         clock pessimism             -0.259     0.654    
    SLICE_X45Y108        FDRE (Hold_fdre_C_D)         0.091     0.745    design_1_i/top_0/inst/virusEnQ_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[28]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.289%)  route 0.139ns (42.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/top_0/inst/virusEnQ_reg[28]_rep/Q
                         net (fo=4, routed)           0.139     0.835    design_1_i/top_0/inst/virusEnQ_reg[28]_rep_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.880 r  design_1_i/top_0/inst/virusEnQ[29]_i_1/O
                         net (fo=1, routed)           0.000     0.880    design_1_i/top_0/inst/virusEnQ[29]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
                         clock pessimism             -0.252     0.573    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.120     0.693    design_1_i/top_0/inst/virusEnQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.249%)  route 0.337ns (61.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.636     0.638    design_1_i/top_0/inst/clk2
    SLICE_X50Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  design_1_i/top_0/inst/virusEnQ_reg[111]/Q
                         net (fo=5, routed)           0.337     1.140    design_1_i/top_0/inst/virusEnQ[111]
    SLICE_X48Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.185 r  design_1_i/top_0/inst/virusEnQ[112]_i_1/O
                         net (fo=1, routed)           0.000     1.185    design_1_i/top_0/inst/virusEnQ[112]_i_1_n_0
    SLICE_X48Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X48Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[112]/C
                         clock pessimism             -0.009     0.904    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.091     0.995    design_1_i/top_0/inst/virusEnQ_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[102]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.051%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[101]/Q
                         net (fo=4, routed)           0.109     0.892    design_1_i/top_0/inst/virusEnQ[101]
    SLICE_X44Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.937 r  design_1_i/top_0/inst/virusEnQ[102]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.937    design_1_i/top_0/inst/virusEnQ[102]_rep_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X44Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[102]_rep/C
                         clock pessimism             -0.259     0.655    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)         0.091     0.746    design_1_i/top_0/inst/virusEnQ_reg[102]_rep
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.639     0.641    design_1_i/top_0/inst/clk2
    SLICE_X49Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/top_0/inst/virusEnQ_reg[104]/Q
                         net (fo=5, routed)           0.109     0.891    design_1_i/top_0/inst/virusEnQ[104]
    SLICE_X48Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.936 r  design_1_i/top_0/inst/virusEnQ[105]_i_1/O
                         net (fo=1, routed)           0.000     0.936    design_1_i/top_0/inst/virusEnQ[105]_i_1_n_0
    SLICE_X48Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X48Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[105]/C
                         clock pessimism             -0.260     0.654    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.091     0.745    design_1_i/top_0/inst/virusEnQ_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y91     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y93     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y92     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y92     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y93     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y92     design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y93     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y91     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y108    design_1_i/top_0/inst/virusEnQ_reg[101]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y109    design_1_i/top_0/inst/virusEnQ_reg[113]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y109    design_1_i/top_0/inst/virusEnQ_reg[113]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y109    design_1_i/top_0/inst/virusEnQ_reg[114]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y109    design_1_i/top_0/inst/virusEnQ_reg[114]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y107    design_1_i/top_0/inst/virusEnQ_reg[115]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y107    design_1_i/top_0/inst/virusEnQ_reg[115]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y107    design_1_i/top_0/inst/virusEnQ_reg[116]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y107    design_1_i/top_0/inst/virusEnQ_reg[116]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y108    design_1_i/top_0/inst/virusEnQ_reg[117]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y91     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y93     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y93     design_1_i/top_0/inst/virusCounterQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y93     design_1_i/top_0/inst/virusCounterQ_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y91     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y93     design_1_i/top_0/inst/virusCounterQ_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y91     design_1_i/top_0/inst/virusCounterQ_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y93     design_1_i/top_0/inst/virusCounterQ_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y91     design_1_i/top_0/inst/virusCounterQ_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y91     design_1_i/top_0/inst/virusCounterQ_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          197  Failing Endpoints,  Worst Slack       -2.217ns,  Total Violation     -187.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.217ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[119]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 0.580ns (5.685%)  route 9.623ns (94.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         8.382    13.178    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X45Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[119]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653    11.656    design_1_i/top_0/inst/clk2
    SLICE_X45Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[119]_rep/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.266    11.390    
    SLICE_X45Y109        FDRE (Setup_fdre_C_R)       -0.429    10.961    design_1_i/top_0/inst/virusEnQ_reg[119]_rep
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                 -2.217    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 0.580ns (5.855%)  route 9.326ns (94.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         8.084    12.881    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653    11.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[114]/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.266    11.390    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    10.866    design_1_i/top_0/inst/virusEnQ_reg[114]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[118]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 0.580ns (5.855%)  route 9.326ns (94.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         8.084    12.881    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653    11.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]_rep/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.266    11.390    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    10.866    design_1_i/top_0/inst/virusEnQ_reg[118]_rep
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[126]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 0.580ns (5.855%)  route 9.326ns (94.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         8.084    12.881    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[126]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653    11.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[126]/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.266    11.390    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    10.866    design_1_i/top_0/inst/virusEnQ_reg[126]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[127]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 0.580ns (5.855%)  route 9.326ns (94.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         8.084    12.881    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[127]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653    11.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[127]/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.266    11.390    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    10.866    design_1_i/top_0/inst/virusEnQ_reg[127]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 0.580ns (5.855%)  route 9.326ns (94.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         8.084    12.881    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.653    11.656    design_1_i/top_0/inst/clk2
    SLICE_X46Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/C
                         clock pessimism              0.000    11.656    
                         clock uncertainty           -0.266    11.390    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    10.866    design_1_i/top_0/inst/virusEnQ_reg[91]_rep
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -1.883ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[107]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 0.580ns (5.941%)  route 9.182ns (94.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         7.940    12.737    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[107]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[107]_rep/C
                         clock pessimism              0.000    11.644    
                         clock uncertainty           -0.266    11.378    
    SLICE_X50Y110        FDRE (Setup_fdre_C_R)       -0.524    10.854    design_1_i/top_0/inst/virusEnQ_reg[107]_rep
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.883    

Slack (VIOLATED) :        -1.883ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 0.580ns (5.941%)  route 9.182ns (94.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         7.940    12.737    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism              0.000    11.644    
                         clock uncertainty           -0.266    11.378    
    SLICE_X50Y110        FDRE (Setup_fdre_C_R)       -0.524    10.854    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.883    

Slack (VIOLATED) :        -1.883ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 0.580ns (5.941%)  route 9.182ns (94.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         7.940    12.737    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]_rep/C
                         clock pessimism              0.000    11.644    
                         clock uncertainty           -0.266    11.378    
    SLICE_X50Y110        FDRE (Setup_fdre_C_R)       -0.524    10.854    design_1_i/top_0/inst/virusEnQ_reg[124]_rep
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.883    

Slack (VIOLATED) :        -1.883ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[90]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 0.580ns (5.941%)  route 9.182ns (94.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y73         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.241     4.672    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X33Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.796 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=902, routed)         7.940    12.737    design_1_i/top_0/inst/tdc1_n_94
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[90]/C
                         clock pessimism              0.000    11.644    
                         clock uncertainty           -0.266    11.378    
    SLICE_X50Y110        FDRE (Setup_fdre_C_R)       -0.524    10.854    design_1_i/top_0/inst/virusEnQ_reg[90]
  -------------------------------------------------------------------
                         required time                         10.854    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.090%)  route 0.193ns (50.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[82]/Q
                         net (fo=5, routed)           0.193     1.308    design_1_i/top_0/inst/virusMaskQ[82]
    SLICE_X42Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.353 r  design_1_i/top_0/inst/virusEnQ[82]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/top_0/inst/virusEnQ[82]_i_1_n_0
    SLICE_X42Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X42Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[82]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X42Y105        FDRE (Hold_fdre_C_D)         0.121     1.301    design_1_i/top_0/inst/virusEnQ_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.839%)  route 0.173ns (48.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[10]/Q
                         net (fo=5, routed)           0.173     1.205    design_1_i/top_0/inst/virusMaskQ[10]
    SLICE_X49Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.250 r  design_1_i/top_0/inst/virusEnQ[10]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.250    design_1_i/top_0/inst/virusEnQ[10]_rep_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X49Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]_rep/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.266     1.094    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091     1.185    design_1_i/top_0/inst/virusEnQ_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[50]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.704%)  route 0.188ns (50.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y102        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[50]/Q
                         net (fo=5, routed)           0.188     1.304    design_1_i/top_0/inst/virusMaskQ[50]
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.349 r  design_1_i/top_0/inst/virusEnQ[50]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/top_0/inst/virusEnQ[50]_rep_i_1_n_0
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[50]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[50]_rep/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.091     1.272    design_1_i/top_0/inst/virusEnQ_reg[50]_rep
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.483%)  route 0.182ns (49.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[27]/Q
                         net (fo=5, routed)           0.182     1.215    design_1_i/top_0/inst/virusMaskQ[27]
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.260 r  design_1_i/top_0/inst/virusEnQ[27]_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/top_0/inst/virusEnQ[27]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X51Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.266     1.090    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.182    design_1_i/top_0/inst/virusEnQ_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[31]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.126%)  route 0.192ns (47.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.553     0.889    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/top_0/inst/virusMaskQ_reg[31]/Q
                         net (fo=5, routed)           0.192     1.245    design_1_i/top_0/inst/virusMaskQ[31]
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.290 r  design_1_i/top_0/inst/virusEnQ[31]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/top_0/inst/virusEnQ[31]_rep_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X50Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]_rep/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.266     1.090    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.121     1.211    design_1_i/top_0/inst/virusEnQ_reg[31]_rep
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[36]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.701%)  route 0.188ns (50.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/virusMaskQ_reg[36]/Q
                         net (fo=5, routed)           0.188     1.222    design_1_i/top_0/inst/virusMaskQ[36]
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.267 r  design_1_i/top_0/inst/virusEnQ[36]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.267    design_1_i/top_0/inst/virusEnQ[36]_rep_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[36]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[36]_rep/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.266     1.094    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.092     1.186    design_1_i/top_0/inst/virusEnQ_reg[36]_rep
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.528%)  route 0.190ns (50.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.553     0.889    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/top_0/inst/virusMaskQ_reg[40]/Q
                         net (fo=5, routed)           0.190     1.219    design_1_i/top_0/inst/virusMaskQ[40]
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.264 r  design_1_i/top_0/inst/virusEnQ[40]_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/top_0/inst/virusEnQ[40]_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X51Y95         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.266     1.090    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.092     1.182    design_1_i/top_0/inst/virusEnQ_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[14]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.237%)  route 0.192ns (50.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y96         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[14]/Q
                         net (fo=5, routed)           0.192     1.224    design_1_i/top_0/inst/virusMaskQ[14]
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.269 r  design_1_i/top_0/inst/virusEnQ[14]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/top_0/inst/virusEnQ[14]_rep_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[14]_rep/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.266     1.094    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.091     1.185    design_1_i/top_0/inst/virusEnQ_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[24]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.845%)  route 0.220ns (54.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/virusMaskQ_reg[24]/Q
                         net (fo=5, routed)           0.220     1.252    design_1_i/top_0/inst/virusMaskQ[24]
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.297 r  design_1_i/top_0/inst/virusEnQ[24]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/top_0/inst/virusEnQ[24]_rep_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[24]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[24]_rep/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.266     1.090    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     1.211    design_1_i/top_0/inst/virusEnQ_reg[24]_rep
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.622%)  route 0.196ns (48.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/top_0/inst/virusMaskQ_reg[23]/Q
                         net (fo=5, routed)           0.196     1.251    design_1_i/top_0/inst/virusMaskQ[23]
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.296 r  design_1_i/top_0/inst/virusEnQ[23]_i_1/O
                         net (fo=1, routed)           0.000     1.296    design_1_i/top_0/inst/virusEnQ[23]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2276, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X50Y96         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.266     1.090    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.210    design_1_i/top_0/inst/virusEnQ_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.086    





