--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml wishbone_communication.twx wishbone_communication.ncd -o
wishbone_communication.twr wishbone_communication.pcf -ucf logibone_ra3.ucf

Design file:              wishbone_communication.ncd
Physical constraint file: wishbone_communication.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u1/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: u1/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: u1/gls_clk
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: u1/osc_buff
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: u1/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: u1/osc_buff
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: u1/Master_0/iob_readdata<1>/CLK0
  Logical resource: u1/Master_0/iob_readdata_1/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: u1/Master_0/iob_readdata<2>/CLK0
  Logical resource: u1/Master_0/iob_readdata_2/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_gls_clk = PERIOD TIMEGRP "u1_gls_clk" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.963ns.
--------------------------------------------------------------------------------

Paths for end point u1/gpio/output_0 (SLICE_X11Y17.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_0 (FF)
  Destination:          u1/gpio/output_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.442 - 0.444)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_0 to u1/gpio/output_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.AQ      Tcko                  0.525   u1/Master_0/address<3>
                                                       u1/Master_0/address_0
    SLICE_X11Y19.D3      net (fanout=41)       2.037   u1/Master_0/address<0>
    SLICE_X11Y19.D       Tilo                  0.259   N80
                                                       u1/gpio/output_0_rstpot_SW0
    SLICE_X11Y17.A2      net (fanout=1)        1.657   N80
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_0_rstpot
                                                       u1/gpio/output_0
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (1.157ns logic, 3.694ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_13 (FF)
  Destination:          u1/gpio/output_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.565ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.442 - 0.440)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_13 to u1/gpio/output_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.BQ      Tcko                  0.525   u1/Master_0/address<15>
                                                       u1/Master_0/address_13
    SLICE_X11Y19.D4      net (fanout=34)       1.751   u1/Master_0/address<13>
    SLICE_X11Y19.D       Tilo                  0.259   N80
                                                       u1/gpio/output_0_rstpot_SW0
    SLICE_X11Y17.A2      net (fanout=1)        1.657   N80
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_0_rstpot
                                                       u1/gpio/output_0
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (1.157ns logic, 3.408ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_14 (FF)
  Destination:          u1/gpio/output_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.442 - 0.440)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_14 to u1/gpio/output_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   u1/Master_0/address<15>
                                                       u1/Master_0/address_14
    SLICE_X11Y19.D5      net (fanout=34)       1.693   u1/Master_0/address<14>
    SLICE_X11Y19.D       Tilo                  0.259   N80
                                                       u1/gpio/output_0_rstpot_SW0
    SLICE_X11Y17.A2      net (fanout=1)        1.657   N80
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_0_rstpot
                                                       u1/gpio/output_0
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (1.157ns logic, 3.350ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point u1/gpio/output_3 (SLICE_X11Y17.D3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_6 (FF)
  Destination:          u1/gpio/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.442 - 0.445)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_6 to u1/gpio/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.CQ      Tcko                  0.525   u1/Master_0/address<7>
                                                       u1/Master_0/address_6
    SLICE_X21Y30.D1      net (fanout=3)        0.939   u1/Master_0/address<6>
    SLICE_X21Y30.D       Tilo                  0.259   u1/Intercon_0/cs_vector<15>
                                                       u1/Intercon_0/cs_vector<15>1
    SLICE_X11Y17.D3      net (fanout=32)       2.709   u1/Intercon_0/cs_vector<15>
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_3_rstpot
                                                       u1/gpio/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (1.157ns logic, 3.648ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_5 (FF)
  Destination:          u1/gpio/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.442 - 0.445)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_5 to u1/gpio/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.525   u1/Master_0/address<7>
                                                       u1/Master_0/address_5
    SLICE_X21Y30.D2      net (fanout=3)        0.547   u1/Master_0/address<5>
    SLICE_X21Y30.D       Tilo                  0.259   u1/Intercon_0/cs_vector<15>
                                                       u1/Intercon_0/cs_vector<15>1
    SLICE_X11Y17.D3      net (fanout=32)       2.709   u1/Intercon_0/cs_vector<15>
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_3_rstpot
                                                       u1/gpio/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (1.157ns logic, 3.256ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_1 (FF)
  Destination:          u1/gpio/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.442 - 0.444)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_1 to u1/gpio/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.525   u1/Master_0/address<3>
                                                       u1/Master_0/address_1
    SLICE_X21Y30.D4      net (fanout=3)        0.489   u1/Master_0/address<1>
    SLICE_X21Y30.D       Tilo                  0.259   u1/Intercon_0/cs_vector<15>
                                                       u1/Intercon_0/cs_vector<15>1
    SLICE_X11Y17.D3      net (fanout=32)       2.709   u1/Intercon_0/cs_vector<15>
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_3_rstpot
                                                       u1/gpio/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.157ns logic, 3.198ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point u1/gpio/output_2 (SLICE_X11Y17.C4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_6 (FF)
  Destination:          u1/gpio/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.442 - 0.445)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_6 to u1/gpio/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.CQ      Tcko                  0.525   u1/Master_0/address<7>
                                                       u1/Master_0/address_6
    SLICE_X21Y30.D1      net (fanout=3)        0.939   u1/Master_0/address<6>
    SLICE_X21Y30.D       Tilo                  0.259   u1/Intercon_0/cs_vector<15>
                                                       u1/Intercon_0/cs_vector<15>1
    SLICE_X11Y17.C4      net (fanout=32)       2.638   u1/Intercon_0/cs_vector<15>
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_2_rstpot
                                                       u1/gpio/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (1.157ns logic, 3.577ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_5 (FF)
  Destination:          u1/gpio/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.442 - 0.445)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_5 to u1/gpio/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.525   u1/Master_0/address<7>
                                                       u1/Master_0/address_5
    SLICE_X21Y30.D2      net (fanout=3)        0.547   u1/Master_0/address<5>
    SLICE_X21Y30.D       Tilo                  0.259   u1/Intercon_0/cs_vector<15>
                                                       u1/Intercon_0/cs_vector<15>1
    SLICE_X11Y17.C4      net (fanout=32)       2.638   u1/Intercon_0/cs_vector<15>
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_2_rstpot
                                                       u1/gpio/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.157ns logic, 3.185ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/Master_0/address_1 (FF)
  Destination:          u1/gpio/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.442 - 0.444)
  Source Clock:         u1/gls_clk rising at 0.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.209ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/Master_0/address_1 to u1/gpio/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.525   u1/Master_0/address<3>
                                                       u1/Master_0/address_1
    SLICE_X21Y30.D4      net (fanout=3)        0.489   u1/Master_0/address<1>
    SLICE_X21Y30.D       Tilo                  0.259   u1/Intercon_0/cs_vector<15>
                                                       u1/Intercon_0/cs_vector<15>1
    SLICE_X11Y17.C4      net (fanout=32)       2.638   u1/Intercon_0/cs_vector<15>
    SLICE_X11Y17.CLK     Tas                   0.373   u1/gpio/output<3>
                                                       u1/gpio/output_2_rstpot
                                                       u1/gpio/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (1.157ns logic, 3.127ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_gls_clk = PERIOD TIMEGRP "u1_gls_clk" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1/gpio/dir_3 (SLICE_X14Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/gpio/dir_3 (FF)
  Destination:          u1/gpio/dir_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1/gls_clk rising at 10.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/gpio/dir_3 to u1/gpio/dir_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.DQ      Tcko                  0.200   u1/gpio/dir<3>
                                                       u1/gpio/dir_3
    SLICE_X14Y22.D6      net (fanout=5)        0.039   u1/gpio/dir<3>
    SLICE_X14Y22.CLK     Tah         (-Th)    -0.190   u1/gpio/dir<3>
                                                       u1/gpio/dir_3_rstpot
                                                       u1/gpio/dir_3
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point u1/gpio/dir_0 (SLICE_X14Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/gpio/dir_0 (FF)
  Destination:          u1/gpio/dir_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1/gls_clk rising at 10.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/gpio/dir_0 to u1/gpio/dir_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.AQ      Tcko                  0.200   u1/gpio/dir<3>
                                                       u1/gpio/dir_0
    SLICE_X14Y22.A6      net (fanout=5)        0.044   u1/gpio/dir<0>
    SLICE_X14Y22.CLK     Tah         (-Th)    -0.190   u1/gpio/dir<3>
                                                       u1/gpio/dir_0_rstpot
                                                       u1/gpio/dir_0
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.390ns logic, 0.044ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point u1/Master_0/address_7 (SLICE_X20Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/Master_0/address_sync_0_7 (FF)
  Destination:          u1/Master_0/address_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         u1/gls_clk rising at 10.000ns
  Destination Clock:    u1/gls_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/Master_0/address_sync_0_7 to u1/Master_0/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y31.DQ      Tcko                  0.198   u1/Master_0/address_sync_0<7>
                                                       u1/Master_0/address_sync_0_7
    SLICE_X20Y30.DX      net (fanout=1)        0.214   u1/Master_0/address_sync_0<7>
    SLICE_X20Y30.CLK     Tckdi       (-Th)    -0.041   u1/Master_0/address<7>
                                                       u1/Master_0/address_7
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.239ns logic, 0.214ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_gls_clk = PERIOD TIMEGRP "u1_gls_clk" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u1/gpio/dir<7>/CLK
  Logical resource: u1/gpio/dir_4/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: u1/gls_clk
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u1/gpio/dir<7>/SR
  Logical resource: u1/gpio/dir_4/SR
  Location pin: SLICE_X8Y27.SR
  Clock network: u1/gls_reset
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u1/gpio/dir<7>/CLK
  Logical resource: u1/gpio/dir_5/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: u1/gls_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|      9.926ns|            0|            0|            0|         1124|
| TS_u1_gls_clk                 |     10.000ns|      4.963ns|          N/A|            0|            0|         1124|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    4.963|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1124 paths, 0 nets, and 610 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 24 17:40:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



