<stg><name>fir_Pipeline_MAC</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
newFuncRoot:2 %tmp_2_read = read i1024 @_ssdm_op_Read.ap_auto.i1024, i1024 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_2_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 127, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc13:0 %i = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc13:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc13:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc13:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc13:4 %br_ln35 = br i1 %tmp, void %for.inc13.split, void %for.end15.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8">
<![CDATA[
for.inc13.split:2 %trunc_ln36 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
for.inc13.split:3 %shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %trunc_ln36, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4096" op_0_bw="12">
<![CDATA[
for.inc13.split:4 %zext_ln36 = zext i12 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
for.inc13.split:5 %lshr_ln36 = lshr i4096 2431657355409856518341084855028271833627464790852112368376564048513794114866612638196647343585878360782465764304357206608223016604334337794447014730647361723265361853107451888851604375568088506979953778697762927264330469924303900785024821553867035368735280014729007325673853893928102512473497092217754194515079058664524994455252443131353970919963608272481265700283707209259249621860841085046811208747021182555891437060597008410430589966439637066197212737205159248373928164716045311699598217358832967758419130632795203810173103913165932948173614213558099110421565830724342216705672288759147074320139731287431064818558918810331542213517808950594342251059442638301921929146470379005143191317946916849292158265710139258235926350779117758614173882721844108946716357617115463822766476867404095761562669430686973720983056328776237682048936983081228504945046674394121752832967587336190904971170303091928017889807563821948060538566264190001508395578107924384264729586974617858602269882809889940347579653879344170582143825798603172778219253128386798381626980078011919940782142568857465221359676151123401720968563533062533330552202087385309796793909264713759305167906129540997941685173912795299086951588131651502980090265885308369240074, i4096 %zext_ln36

]]></Node>
<StgValue><ssdm name="lshr_ln36"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4096">
<![CDATA[
for.inc13.split:6 %trunc_ln36_1 = trunc i4096 %lshr_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln36_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc13.split:7 %shl_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln36, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1024" op_0_bw="10">
<![CDATA[
for.inc13.split:8 %zext_ln232 = zext i10 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
for.inc13.split:9 %lshr_ln232 = lshr i1024 %tmp_2_read, i1024 %zext_ln232

]]></Node>
<StgValue><ssdm name="lshr_ln232"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1024">
<![CDATA[
for.inc13.split:10 %trunc_ln232 = trunc i1024 %lshr_ln232

]]></Node>
<StgValue><ssdm name="trunc_ln232"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc13.split:14 %add_ln35 = add i8 %i, i8 255

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13.split:15 %store_ln35 = store i8 %add_ln35, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="8">
<![CDATA[
for.inc13.split:11 %sext_ln36 = sext i8 %trunc_ln232

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13.split:12 %mul_ln36 = mul i32 %trunc_ln36_1, i32 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13.split:12 %mul_ln36 = mul i32 %trunc_ln36_1, i32 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end15.exitStub:0 %acc_load_1 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end15.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.end15.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc13.split:0 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc13.split:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc13.split:13 %acc_1 = add i32 %mul_ln36, i32 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13.split:16 %store_ln35 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc13.split:17 %br_ln35 = br void %for.inc13

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="tmp_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_2"/></StgValue>
</port>
<port id="54" name="acc_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="StgValue_55" to="acc" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_55" to="i_1" fromId="55" toId="8">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i1024" to="tmp_2_read" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="tmp_2" to="tmp_2_read" fromId="53" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="i_1" to="store_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="66" from="acc" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="67" from="i_1" to="i" fromId="8" toId="13">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="14">
</dataflow>
<dataflow id="72" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="14">
</dataflow>
<dataflow id="76" from="p_str" to="specpipeline_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="78" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="77" toId="15">
</dataflow>
<dataflow id="79" from="i" to="tmp" fromId="13" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="tmp" fromId="80" toId="15">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="82" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_84" to="empty" fromId="84" toId="16">
</dataflow>
<dataflow id="86" from="StgValue_84" to="empty" fromId="84" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_84" to="empty" fromId="84" toId="16">
</dataflow>
<dataflow id="88" from="tmp" to="br_ln35" fromId="15" toId="17">
</dataflow>
<dataflow id="89" from="i" to="trunc_ln36" fromId="13" toId="18">
</dataflow>
<dataflow id="91" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="shl_ln1" fromId="90" toId="19">
</dataflow>
<dataflow id="92" from="trunc_ln36" to="shl_ln1" fromId="18" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_93" to="shl_ln1" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="shl_ln1" to="zext_ln36" fromId="19" toId="20">
</dataflow>
<dataflow id="97" from="StgValue_96" to="lshr_ln36" fromId="96" toId="21">
</dataflow>
<dataflow id="98" from="zext_ln36" to="lshr_ln36" fromId="20" toId="21">
</dataflow>
<dataflow id="99" from="lshr_ln36" to="trunc_ln36_1" fromId="21" toId="22">
</dataflow>
<dataflow id="101" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="shl_ln2" fromId="100" toId="23">
</dataflow>
<dataflow id="102" from="trunc_ln36" to="shl_ln2" fromId="18" toId="23">
</dataflow>
<dataflow id="104" from="StgValue_103" to="shl_ln2" fromId="103" toId="23">
</dataflow>
<dataflow id="105" from="shl_ln2" to="zext_ln232" fromId="23" toId="24">
</dataflow>
<dataflow id="106" from="tmp_2_read" to="lshr_ln232" fromId="9" toId="25">
</dataflow>
<dataflow id="107" from="zext_ln232" to="lshr_ln232" fromId="24" toId="25">
</dataflow>
<dataflow id="108" from="lshr_ln232" to="trunc_ln232" fromId="25" toId="26">
</dataflow>
<dataflow id="109" from="i" to="add_ln35" fromId="13" toId="27">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln35" fromId="110" toId="27">
</dataflow>
<dataflow id="112" from="add_ln35" to="store_ln35" fromId="27" toId="28">
</dataflow>
<dataflow id="113" from="i_1" to="store_ln35" fromId="8" toId="28">
</dataflow>
<dataflow id="114" from="trunc_ln232" to="sext_ln36" fromId="26" toId="29">
</dataflow>
<dataflow id="115" from="trunc_ln36_1" to="mul_ln36" fromId="22" toId="30">
</dataflow>
<dataflow id="116" from="sext_ln36" to="mul_ln36" fromId="29" toId="30">
</dataflow>
<dataflow id="117" from="trunc_ln36_1" to="mul_ln36" fromId="22" toId="31">
</dataflow>
<dataflow id="118" from="sext_ln36" to="mul_ln36" fromId="29" toId="31">
</dataflow>
<dataflow id="119" from="acc" to="acc_load" fromId="7" toId="32">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="120" toId="33">
</dataflow>
<dataflow id="123" from="empty_2" to="specloopname_ln24" fromId="122" toId="33">
</dataflow>
<dataflow id="124" from="mul_ln36" to="acc_1" fromId="31" toId="34">
</dataflow>
<dataflow id="125" from="acc_load" to="acc_1" fromId="32" toId="34">
</dataflow>
<dataflow id="126" from="acc_1" to="store_ln35" fromId="34" toId="35">
</dataflow>
<dataflow id="127" from="acc" to="store_ln35" fromId="7" toId="35">
</dataflow>
<dataflow id="128" from="acc" to="acc_load_1" fromId="7" toId="37">
</dataflow>
<dataflow id="130" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="129" toId="38">
</dataflow>
<dataflow id="131" from="acc_out" to="write_ln0" fromId="54" toId="38">
</dataflow>
<dataflow id="132" from="acc_load_1" to="write_ln0" fromId="37" toId="38">
</dataflow>
<dataflow id="133" from="tmp" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="134" from="tmp" to="StgValue_4" fromId="15" toId="4">
</dataflow>
</dataflows>


</stg>
