--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU_R_I.twx CPU_R_I.ncd -o CPU_R_I.twr CPU_R_I.pcf -ucf
CPU_R_I.ucf

Design file:              CPU_R_I.ncd
Physical constraint file: CPU_R_I.pcf
Device,package,speed:     xc7a100t,fgg484,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SW<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<1>       |    3.435(F)|      SLOW  |    1.981(F)|      SLOW  |SW_0_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<4>       |    1.503(R)|      SLOW  |    4.794(R)|      SLOW  |SW_3_IBUF_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SW<2> to Pad
---------------+-----------------+------------+-----------------+------------+--------------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
---------------+-----------------+------------+-----------------+------------+--------------------------+--------+
Output_Data<1> |         8.748(F)|      SLOW  |         3.996(F)|      FAST  |SW[2]_W_Data[1]_AND_180_o |   0.000|
Output_Data<2> |         8.482(F)|      SLOW  |         3.867(F)|      FAST  |SW[2]_W_Data[2]_AND_178_o |   0.000|
Output_Data<3> |         7.631(F)|      SLOW  |         3.336(F)|      FAST  |SW[2]_W_Data[3]_AND_176_o |   0.000|
Output_Data<4> |         9.390(F)|      SLOW  |         4.347(F)|      FAST  |SW[2]_W_Data[4]_AND_174_o |   0.000|
Output_Data<5> |         8.269(F)|      SLOW  |         3.664(F)|      FAST  |SW[2]_W_Data[5]_AND_172_o |   0.000|
Output_Data<6> |         7.542(F)|      SLOW  |         3.343(F)|      FAST  |SW[2]_W_Data[6]_AND_170_o |   0.000|
Output_Data<7> |         7.792(F)|      SLOW  |         3.469(F)|      FAST  |SW[2]_W_Data[7]_AND_168_o |   0.000|
Output_Data<8> |         9.059(F)|      SLOW  |         4.171(F)|      FAST  |SW[2]_W_Data[8]_AND_166_o |   0.000|
Output_Data<9> |         8.865(F)|      SLOW  |         4.102(F)|      FAST  |SW[2]_W_Data[9]_AND_164_o |   0.000|
Output_Data<10>|         9.039(F)|      SLOW  |         4.229(F)|      FAST  |SW[2]_W_Data[10]_AND_162_o|   0.000|
Output_Data<11>|         8.553(F)|      SLOW  |         4.083(F)|      FAST  |SW[2]_W_Data[11]_AND_160_o|   0.000|
Output_Data<12>|         8.623(F)|      SLOW  |         3.940(F)|      FAST  |SW[2]_W_Data[12]_AND_158_o|   0.000|
Output_Data<13>|         9.153(F)|      SLOW  |         4.188(F)|      FAST  |SW[2]_W_Data[13]_AND_156_o|   0.000|
Output_Data<14>|         8.313(F)|      SLOW  |         3.816(F)|      FAST  |SW[2]_W_Data[14]_AND_154_o|   0.000|
Output_Data<15>|         7.975(F)|      SLOW  |         3.659(F)|      FAST  |SW[2]_W_Data[15]_AND_152_o|   0.000|
Output_Data<16>|         8.501(F)|      SLOW  |         3.954(F)|      FAST  |SW[2]_W_Data[16]_AND_150_o|   0.000|
Output_Data<17>|         8.782(F)|      SLOW  |         4.098(F)|      FAST  |SW[2]_W_Data[17]_AND_148_o|   0.000|
Output_Data<18>|         8.737(F)|      SLOW  |         4.034(F)|      FAST  |SW[2]_W_Data[18]_AND_146_o|   0.000|
Output_Data<19>|         9.063(F)|      SLOW  |         4.288(F)|      FAST  |SW[2]_W_Data[19]_AND_144_o|   0.000|
Output_Data<20>|         8.520(F)|      SLOW  |         3.855(F)|      FAST  |SW[2]_W_Data[20]_AND_142_o|   0.000|
Output_Data<21>|         9.053(F)|      SLOW  |         4.169(F)|      FAST  |SW[2]_W_Data[21]_AND_140_o|   0.000|
Output_Data<22>|         9.297(F)|      SLOW  |         4.314(F)|      FAST  |SW[2]_W_Data[22]_AND_138_o|   0.000|
Output_Data<23>|         8.695(F)|      SLOW  |         4.014(F)|      FAST  |SW[2]_W_Data[23]_AND_136_o|   0.000|
Output_Data<24>|         9.095(F)|      SLOW  |         4.136(F)|      FAST  |SW[2]_W_Data[24]_AND_134_o|   0.000|
Output_Data<25>|         8.370(F)|      SLOW  |         3.846(F)|      FAST  |SW[2]_W_Data[25]_AND_132_o|   0.000|
Output_Data<26>|         7.803(F)|      SLOW  |         3.449(F)|      FAST  |SW[2]_W_Data[26]_AND_130_o|   0.000|
Output_Data<27>|         7.453(F)|      SLOW  |         3.320(F)|      FAST  |SW[2]_W_Data[27]_AND_128_o|   0.000|
Output_Data<28>|         8.713(F)|      SLOW  |         4.000(F)|      FAST  |SW[2]_W_Data[28]_AND_126_o|   0.000|
Output_Data<29>|         8.072(F)|      SLOW  |         3.679(F)|      FAST  |SW[2]_W_Data[29]_AND_124_o|   0.000|
Output_Data<30>|         7.477(F)|      SLOW  |         3.279(F)|      FAST  |SW[2]_W_Data[30]_AND_122_o|   0.000|
Output_Data<31>|         7.926(F)|      SLOW  |         3.530(F)|      FAST  |SW[2]_W_Data[31]_AND_120_o|   0.000|
Output_Data<32>|         8.121(F)|      SLOW  |         3.651(F)|      FAST  |SW[2]_W_Data[32]_AND_118_o|   0.000|
---------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock SW<3> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
Output_Data<1> |        10.956(R)|      SLOW  |         5.353(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<2> |        10.861(R)|      SLOW  |         5.234(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<3> |        11.207(R)|      SLOW  |         5.389(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<4> |        11.587(R)|      SLOW  |         5.453(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<5> |        11.542(R)|      SLOW  |         5.488(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<6> |        11.670(R)|      SLOW  |         5.482(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<7> |        11.087(R)|      SLOW  |         5.354(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<8> |        10.885(R)|      SLOW  |         5.125(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<9> |        11.238(R)|      SLOW  |         5.326(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<10>|        10.857(R)|      SLOW  |         5.097(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<11>|        11.300(R)|      SLOW  |         5.332(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<12>|        11.173(R)|      SLOW  |         5.223(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<13>|        10.878(R)|      SLOW  |         5.076(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<14>|        10.946(R)|      SLOW  |         5.260(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<15>|        10.681(R)|      SLOW  |         5.106(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<16>|        10.762(R)|      SLOW  |         5.148(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<17>|        11.257(R)|      SLOW  |         5.299(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<18>|        11.203(R)|      SLOW  |         5.337(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<19>|        11.262(R)|      SLOW  |         5.443(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<20>|        11.136(R)|      SLOW  |         5.326(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<21>|        10.899(R)|      SLOW  |         5.157(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<22>|        11.211(R)|      SLOW  |         5.439(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<23>|        10.805(R)|      SLOW  |         5.139(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<24>|        10.734(R)|      SLOW  |         5.163(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<25>|        11.197(R)|      SLOW  |         5.299(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<26>|        11.460(R)|      SLOW  |         5.498(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<27>|        11.762(R)|      SLOW  |         5.494(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<28>|        11.221(R)|      SLOW  |         5.458(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<29>|        11.108(R)|      SLOW  |         5.328(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<30>|        11.267(R)|      SLOW  |         5.432(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<31>|        11.140(R)|      SLOW  |         5.281(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
Output_Data<32>|        11.120(R)|      SLOW  |         5.311(R)|      FAST  |SW_3_IBUF_BUFG    |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SW<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |    9.701|    7.583|   10.234|    8.651|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |         |         |   14.203|   12.316|
SW<2>          |         |         |    1.235|    1.235|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |   12.703|   10.631|         |         |
SW<2>          |   -0.163|    8.064|         |         |
SW<3>          |    1.878|    1.878|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 30 11:30:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5086 MB



