<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3u/include/component/component_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00501_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3U_ADC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3U_ADC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_CR;        </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_MR;        </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2];</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_CHER;      </div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_CHDR;      </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_CHSR;      </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00033.html#ab6960e8f1c37f854cd922c67bf014f27">   48</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00033.html#ab6960e8f1c37f854cd922c67bf014f27">ADC_SR</a>;        </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_LCDR;      </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_IER;       </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_IDR;       </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_IMR;       </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_CDR[8];    </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[44];</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_RPR;       </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_RCR;       </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[2];</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_RNPR;      </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_RNCR;      </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[2];</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_PTCR;      </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_PTSR;      </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;} <a class="code" href="a00033.html">Adc</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* -------- ADC_CR : (ADC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a01541.html#ga2c31214d4207b696a766ae1a178910e1">   66</a></span>&#160;<span class="preprocessor">#define ADC_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a01541.html#ga56fbb58750e557262a437d1a10af616f">   67</a></span>&#160;<span class="preprocessor">#define ADC_CR_START (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_MR : (ADC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a01541.html#ga1c1017315b6ec4fd689754eb958adc7d">   69</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a01541.html#ga0984d70894c377ba6da26aaab93eb027">   70</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a01541.html#ga9c484ff4c31a3c3c7b3c9da886df1dc3">   71</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL_Pos 1</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a01541.html#gad11e93d4ef88f443cdf0dd9892c0639d">   73</a></span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL_Msk (0x7u &lt;&lt; ADC_MR_TRGSEL_Pos) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define ADC_MR_TRGSEL(value) ((ADC_MR_TRGSEL_Msk &amp; ((value) &lt;&lt; ADC_MR_TRGSEL_Pos)))</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a01541.html#gaf6c2d8ca25a69771b27b2023c4677fa6">   75</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG0 (0x6u &lt;&lt; 1) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01541.html#gac409696ec19c741a748d798caec8a1e3">   76</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG1 (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a01541.html#gaeb94e6d91caaab7426215ed810bbe7a4">   77</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG2 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01541.html#ga9c15ec6eaa27b2e392aa2e2571f31a4d">   78</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG3 (0x2u &lt;&lt; 1) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01541.html#ga4b47e6af5c9b0aa31025fe9de9aa3594">   79</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG4 (0x3u &lt;&lt; 1) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01541.html#gaa8c1222c9fefb682857e04b74e3884d0">   80</a></span>&#160;<span class="preprocessor">#define   ADC_MR_TRGSEL_ADC_TRIG5 (0x4u &lt;&lt; 1) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01541.html#ga3377b06d60e42f007420996c3e5698ef">   81</a></span>&#160;<span class="preprocessor">#define ADC_MR_LOWRES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01541.html#ga6cff087653cd4523a18a1b466564716b">   82</a></span>&#160;<span class="preprocessor">#define   ADC_MR_LOWRES_BITS_10 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01541.html#ga6fe26a2e625e062cdcda904223b3a7c1">   83</a></span>&#160;<span class="preprocessor">#define   ADC_MR_LOWRES_BITS_8 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a01541.html#ga394924577c53d8c5e7325f453edc192c">   84</a></span>&#160;<span class="preprocessor">#define ADC_MR_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01541.html#gafb3ecf84d675ae490c1da2f6180e3924">   85</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01541.html#gaa913c458dc3b5dddf46e2f442d40a5e4">   86</a></span>&#160;<span class="preprocessor">#define   ADC_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL_Pos 8</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a01541.html#gafad8659c6f591e01e81a9f0e3c364477">   88</a></span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL_Msk (0xffu &lt;&lt; ADC_MR_PRESCAL_Pos) </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define ADC_MR_PRESCAL(value) ((ADC_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; ADC_MR_PRESCAL_Pos)))</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP_Pos 16</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a01541.html#ga2befc0d94b4f3fd57446418ce748c23f">   91</a></span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP_Msk (0x7fu &lt;&lt; ADC_MR_STARTUP_Pos) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ADC_MR_STARTUP(value) ((ADC_MR_STARTUP_Msk &amp; ((value) &lt;&lt; ADC_MR_STARTUP_Pos)))</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ADC_MR_SHTIM_Pos 24</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a01541.html#ga0ba0769fab798117eac0123fd18f732c">   94</a></span>&#160;<span class="preprocessor">#define ADC_MR_SHTIM_Msk (0xfu &lt;&lt; ADC_MR_SHTIM_Pos) </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ADC_MR_SHTIM(value) ((ADC_MR_SHTIM_Msk &amp; ((value) &lt;&lt; ADC_MR_SHTIM_Pos)))</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* -------- ADC_CHER : (ADC Offset: 0x10) Channel Enable Register -------- */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a01541.html#ga46876297a696b9676948370dd5676efa">   97</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01541.html#ga209e30b79785e7a415ff2418224df554">   98</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a01541.html#gafb2a2ebf6eff26fa3ecd612407cf2169">   99</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01541.html#gac5a07cdd6a0302ad0a78da3915e6b6af">  100</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01541.html#ga6bb6c35d75d759bfb93f2baaa8e80de7">  101</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01541.html#gaa3a08ec5db6115af6a5e2e123a401a37">  102</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01541.html#ga1b3beccfab2fe1a40a8e3bc143eb62c4">  103</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a01541.html#gaf1a77772c65367056ea6d94996539b21">  104</a></span>&#160;<span class="preprocessor">#define ADC_CHER_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CHDR : (ADC Offset: 0x14) Channel Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01541.html#ga596cf67b4e76832d8ea824efca51c002">  106</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01541.html#gaa98b83b89b1e9c37a30718b968163a46">  107</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01541.html#ga1f7ee79e3d6dea2232ee7ec05fee6f4f">  108</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a01541.html#ga2c522062bb05ec6aa90e4518ca9f7a82">  109</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01541.html#gaf1a46619630e0b607a999c8f270f8697">  110</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01541.html#ga336a2d01f32abb870ad2dd398c785b48">  111</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01541.html#gae3c8c1f24f22e2d65b0db56b1e9dafb8">  112</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01541.html#ga0cdbcca639454a4fb65d375090c3c759">  113</a></span>&#160;<span class="preprocessor">#define ADC_CHDR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CHSR : (ADC Offset: 0x18) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01541.html#gaad0e791db4e685e839c9cce30a82f884">  115</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01541.html#gae4f1efef69b6c934e954c3f86d262068">  116</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a01541.html#ga1eb92d72e0755892f5b866546731fe98">  117</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01541.html#ga0857706cc27446d11102f94e28e44eca">  118</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01541.html#ga2cc2e917fa207ffd86282c5e27eb6a3c">  119</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01541.html#ga2f20a698fbf1b24dd5b47ffc348f09fb">  120</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01541.html#gaf0b0e90d8f2b4bf54871d1d55654fdd7">  121</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01541.html#gad4e168e80469c30f4691e95df62ed4d2">  122</a></span>&#160;<span class="preprocessor">#define ADC_CHSR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_SR : (ADC Offset: 0x1C) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01541.html#gaf63c99c617050622d4c8463fbbdbfcb3">  124</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a01541.html#ga6b101c14f92c64b0e6f2cd26a0e6df85">  125</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01541.html#ga0e2d8afb8dfd82942f67a6a0fc7e566b">  126</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01541.html#ga3f364145a8d8595bbf786014799d6a6f">  127</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01541.html#ga374f784b3e8e87a2fd908f532912d133">  128</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01541.html#ga552f2ab923236a78c7172962fef11a32">  129</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a01541.html#gae25cd69b93e579de577c467fcba7cd73">  130</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01541.html#ga324bc3e93c44bd6bb171e2f541e56c0f">  131</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01541.html#ga5748236d5a7322196a72d7720f46c6ed">  132</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVRE0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01541.html#ga91bfd654400e79e99dc412509f6c9fd9">  133</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVRE1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01541.html#ga8e3517ea4bf655126c86ee7ab0263fd1">  134</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVRE2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01541.html#gacbd45a60b0c385bbc1c9d058dab2537d">  135</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVRE3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a01541.html#ga91993d69b28c25650dd146dc87de34eb">  136</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVRE4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01541.html#gab9207610ec63e2e5fff96907df622e22">  137</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVRE5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01541.html#gae2b4179495f191123a9e366f9d7c6668">  138</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVRE6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01541.html#ga5a57ed85be62159a6653cdd05c714f2c">  139</a></span>&#160;<span class="preprocessor">#define ADC_SR_OVRE7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01541.html#ga80fc3dbbbb7df6df387c1b252446c3d7">  140</a></span>&#160;<span class="preprocessor">#define ADC_SR_DRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01541.html#gaf2296d8cc550550f14ffaccdd4a4bd99">  141</a></span>&#160;<span class="preprocessor">#define ADC_SR_GOVRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01541.html#gaf72669f47979d1c3297f4847a6ae538c">  142</a></span>&#160;<span class="preprocessor">#define ADC_SR_ENDRX (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01541.html#ga7e37cf95fa09376f1d76489ee5548d78">  143</a></span>&#160;<span class="preprocessor">#define ADC_SR_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) Last Converted Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ADC_LCDR_LDATA_Pos 0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01541.html#ga35855b39820145b6b6a590f37d50e47a">  146</a></span>&#160;<span class="preprocessor">#define ADC_LCDR_LDATA_Msk (0x3ffu &lt;&lt; ADC_LCDR_LDATA_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a01541.html#ga4d5d124fc05ea26c468009065e619620">  148</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01541.html#gaf1f39c632a827bdf6fabe5cc067ad79f">  149</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01541.html#ga290795d2716ce865e1e448364a0cb9a6">  150</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01541.html#gacc9a8023f9d7943d94e57b542d1f3079">  151</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01541.html#ga1bcdff6143dd6456b4713dcb71cc3652">  152</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01541.html#ga8cf67b926e1eee740047ab4075359980">  153</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01541.html#gae5212f986cfb11c9c86e9f55d1f13f78">  154</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01541.html#gadfdfc96b8ead84c3dce50f7488811647">  155</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01541.html#ga7b332b46c154d11788f15ec7cbd7ea89">  156</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRE0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01541.html#ga1d9eaaa211380816b02666c2cf2f4a57">  157</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRE1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01541.html#gaaf568550cd24fc81c8fc75dd38b7a929">  158</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRE2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01541.html#ga99b82123736f332cac322935c48de5e7">  159</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRE3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01541.html#ga78ae0dc58c11da6435c2445b410a7194">  160</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRE4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01541.html#ga61bd63beee74f1792bc2736c1f80b4ea">  161</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRE5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01541.html#gab9aa771468a16fa4a215a5dd46550d54">  162</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRE6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01541.html#ga8d3f204af937f447d3d6e032a0e0f52c">  163</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRE7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01541.html#gac0cd794b80baa104198d920bf3555f3b">  164</a></span>&#160;<span class="preprocessor">#define ADC_IER_DRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a01541.html#ga9cbf25525362696d9e8e2f27c0fb9b10">  165</a></span>&#160;<span class="preprocessor">#define ADC_IER_GOVRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a01541.html#ga1200781b9677244f0ea885f14754dbf6">  166</a></span>&#160;<span class="preprocessor">#define ADC_IER_ENDRX (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a01541.html#gaf6ba21186742cf6170d4a67d87b2bed2">  167</a></span>&#160;<span class="preprocessor">#define ADC_IER_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01541.html#gafe224ef8e679784adf86be9bec84598f">  169</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a01541.html#ga956e1cee55cfc50584a9467665b7c73b">  170</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a01541.html#ga2e50b44e974d7a6ef6bc371a475ae600">  171</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a01541.html#ga2660fff78d8ad48d2ebeb813de796040">  172</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a01541.html#ga9b529824da4a15ff1968e0de0358fe98">  173</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01541.html#ga2b6e50212726f49ae2404dbf224b23b7">  174</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01541.html#gaa0674d3820e4906eb9c7f82a7afa758b">  175</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01541.html#gadb71d065ed71b6ccb184f26c57a83cb9">  176</a></span>&#160;<span class="preprocessor">#define ADC_IDR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="a01541.html#gad2a7cf3e65d6fc8508fe7fee19a5bd05">  177</a></span>&#160;<span class="preprocessor">#define ADC_IDR_OVRE0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01541.html#ga76eb7df3e3ae1df2187d5767a9c393c1">  178</a></span>&#160;<span class="preprocessor">#define ADC_IDR_OVRE1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01541.html#gab5eed2b1496986dacffded483c16bd32">  179</a></span>&#160;<span class="preprocessor">#define ADC_IDR_OVRE2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01541.html#gaa60a930dea07f69b230bcd64404a238a">  180</a></span>&#160;<span class="preprocessor">#define ADC_IDR_OVRE3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01541.html#gac450260c8ceba11a57d5840315d73d31">  181</a></span>&#160;<span class="preprocessor">#define ADC_IDR_OVRE4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a01541.html#ga2a69dd72d617ca14e40616a578b8f6de">  182</a></span>&#160;<span class="preprocessor">#define ADC_IDR_OVRE5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01541.html#ga269321c799d923a92af2cfacb61c2ff1">  183</a></span>&#160;<span class="preprocessor">#define ADC_IDR_OVRE6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01541.html#ga8b5d5c0bcef482d631e670be9700915e">  184</a></span>&#160;<span class="preprocessor">#define ADC_IDR_OVRE7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a01541.html#ga887c011548f9ad6ddd7b69fec09f11b6">  185</a></span>&#160;<span class="preprocessor">#define ADC_IDR_DRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01541.html#ga5d1cb808f4a6bd8b2285f850b5d43766">  186</a></span>&#160;<span class="preprocessor">#define ADC_IDR_GOVRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01541.html#ga9487c7c7f5b7be1f1c5d9810247bfda8">  187</a></span>&#160;<span class="preprocessor">#define ADC_IDR_ENDRX (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a01541.html#ga60cab80d28c7476e6de2974e131666f8">  188</a></span>&#160;<span class="preprocessor">#define ADC_IDR_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a01541.html#gac2ef8fc2eb0fa7e5b7b00bb5efdefe33">  190</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01541.html#ga769f8acc96ec443852b691f34c74abcd">  191</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01541.html#ga426065f713734b23f65c9d122535e8fd">  192</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a01541.html#gaf012c7f57ea531d37e50e91c673d2f06">  193</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a01541.html#ga83df0a86fc36fe4ff48ec0aa8799cfa3">  194</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01541.html#gaef93930c19024b7ba0d9ffca71e6a966">  195</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01541.html#gab6a0806f28520f9eb5da7a03b8d08731">  196</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a01541.html#ga9156ff8ccc592140f30ef564827bdd91">  197</a></span>&#160;<span class="preprocessor">#define ADC_IMR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a01541.html#gaabe5795c7138fb9389806ed08dcba0bb">  198</a></span>&#160;<span class="preprocessor">#define ADC_IMR_OVRE0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a01541.html#gaf46188c3378bec05b5bf5fb044c6e851">  199</a></span>&#160;<span class="preprocessor">#define ADC_IMR_OVRE1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01541.html#ga9ba120f4f499a411bbc8b0bef745b109">  200</a></span>&#160;<span class="preprocessor">#define ADC_IMR_OVRE2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="a01541.html#ga5d5153609bc2db0e055157bf8ce362f1">  201</a></span>&#160;<span class="preprocessor">#define ADC_IMR_OVRE3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="a01541.html#ga75c4310d7e66444272bb0d99cb35628c">  202</a></span>&#160;<span class="preprocessor">#define ADC_IMR_OVRE4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01541.html#ga91c9c9d609cdc50d44a03f78b228365f">  203</a></span>&#160;<span class="preprocessor">#define ADC_IMR_OVRE5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01541.html#ga006ef98ca0efc33a381274c125782e1b">  204</a></span>&#160;<span class="preprocessor">#define ADC_IMR_OVRE6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="a01541.html#ga5e16e1159ed516992ab3480f6e598cda">  205</a></span>&#160;<span class="preprocessor">#define ADC_IMR_OVRE7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a01541.html#gab75525e9869bb730069d85940af17e8b">  206</a></span>&#160;<span class="preprocessor">#define ADC_IMR_DRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01541.html#ga1f3fa3a1f7cbf465df536170c22ebe41">  207</a></span>&#160;<span class="preprocessor">#define ADC_IMR_GOVRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01541.html#gab57c257e73bb78d1f1562aff7b6b8f7f">  208</a></span>&#160;<span class="preprocessor">#define ADC_IMR_ENDRX (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a01541.html#ga2e7e36109c2bb96544a5ca8763958d28">  209</a></span>&#160;<span class="preprocessor">#define ADC_IMR_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_CDR[8] : (ADC Offset: 0x30) Channel Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define ADC_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01541.html#ga07047308e332017d78073f835a310a3f">  212</a></span>&#160;<span class="preprocessor">#define ADC_CDR_DATA_Msk (0x3ffu &lt;&lt; ADC_CDR_DATA_Pos) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_RPR : (ADC Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01541.html#gac91d898a78fe2ba1983f7a349ea67fb8">  215</a></span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; ADC_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define ADC_RPR_RXPTR(value) ((ADC_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; ADC_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* -------- ADC_RCR : (ADC Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="a01541.html#gaf7366f04997f1d90fba2c5181cc1cf85">  219</a></span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR_Msk (0xffffu &lt;&lt; ADC_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define ADC_RCR_RXCTR(value) ((ADC_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; ADC_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">/* -------- ADC_RNPR : (ADC Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="a01541.html#ga947049d632d07d37d6e0e192ee2cf731">  223</a></span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; ADC_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define ADC_RNPR_RXNPTR(value) ((ADC_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; ADC_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* -------- ADC_RNCR : (ADC Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="a01541.html#ga3363d76a7a676c2e963d713d8bc28ecb">  227</a></span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; ADC_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define ADC_RNCR_RXNCTR(value) ((ADC_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; ADC_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* -------- ADC_PTCR : (ADC Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="a01541.html#ga294ddaec33a01827c9d46f22c55a3e47">  230</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="a01541.html#gae670050b92e98252d63752b605fe2425">  231</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="a01541.html#ga2e6878b2587b0b9018801caa94d55c4c">  232</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="a01541.html#ga5f9f95322f3338a5f042268cc7011ed4">  233</a></span>&#160;<span class="preprocessor">#define ADC_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC_PTSR : (ADC Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="a01541.html#ga6d85a156502d7eebd5856471e1445afd">  235</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a01541.html#gacb9c2eb9b682085787bd67cf087b78a9">  236</a></span>&#160;<span class="preprocessor">#define ADC_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3U_ADC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00033_html_ab6960e8f1c37f854cd922c67bf014f27"><div class="ttname"><a href="a00033.html#ab6960e8f1c37f854cd922c67bf014f27">Adc::ADC_SR</a></div><div class="ttdeci">RoReg ADC_SR</div><div class="ttdoc">(Adc Offset: 0x1C) Status Register </div><div class="ttdef"><b>Definition:</b> component_adc.h:48</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00033_html"><div class="ttname"><a href="a00033.html">Adc</a></div><div class="ttdoc">Adc hardware registers. </div><div class="ttdef"><b>Definition:</b> component_adc.h:41</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_981676299a672802ec931b28a1bc41bd.html">sam3u</a></li><li class="navelem"><a class="el" href="dir_1f00365237d0e4acfed0aed2e99cdca7.html">include</a></li><li class="navelem"><a class="el" href="dir_fac242330207623ba6b82fc4a86c9c02.html">component</a></li><li class="navelem"><b>component_adc.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
