============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 11:56:46 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 14 view nodes, 115 trigger nets, 115 data nets.
KIT-1004 : Chipwatcher code = 0010111011011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=14,BUS_DIN_NUM=115,BUS_CTRL_NUM=286,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000101,32'sb01001101,32'sb01010101,32'sb01011101,32'sb01100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101110,32'sb011000010,32'sb011010110,32'sb011101010,32'sb011111010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=308) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=308) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=14,BUS_DIN_NUM=115,BUS_CTRL_NUM=286,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000101,32'sb01001101,32'sb01010101,32'sb01011101,32'sb01100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101110,32'sb011000010,32'sb011010110,32'sb011101010,32'sb011111010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=14,BUS_DIN_NUM=115,BUS_CTRL_NUM=286,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000101,32'sb01001101,32'sb01010101,32'sb01011101,32'sb01100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101110,32'sb011000010,32'sb011010110,32'sb011101010,32'sb011111010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=14,BUS_DIN_NUM=115,BUS_CTRL_NUM=286,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000101,32'sb01001101,32'sb01010101,32'sb01011101,32'sb01100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101110,32'sb011000010,32'sb011010110,32'sb011101010,32'sb011111010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=308)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=308)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=14,BUS_DIN_NUM=115,BUS_CTRL_NUM=286,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000101,32'sb01001101,32'sb01010101,32'sb01011101,32'sb01100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101110,32'sb011000010,32'sb011010110,32'sb011101010,32'sb011111010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=14,BUS_DIN_NUM=115,BUS_CTRL_NUM=286,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000101,32'sb01001101,32'sb01010101,32'sb01011101,32'sb01100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101110,32'sb011000010,32'sb011010110,32'sb011101010,32'sb011111010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 3827/66 useful/useless nets, 2081/31 useful/useless insts
SYN-1016 : Merged 64 instances.
SYN-1032 : 3112/6 useful/useless nets, 2921/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 3096/16 useful/useless nets, 2909/12 useful/useless insts
SYN-1021 : Optimized 11 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 11 mux instances.
SYN-1015 : Optimize round 1, 888 better
SYN-1014 : Optimize round 2
SYN-1032 : 2277/165 useful/useless nets, 2090/176 useful/useless insts
SYN-1015 : Optimize round 2, 352 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.598837s wall, 1.296875s user + 1.312500s system = 2.609375s CPU (100.4%)

RUN-1004 : used memory is 121 MB, reserved memory is 91 MB, peak memory is 122 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2325/443 useful/useless nets, 2189/119 useful/useless insts
SYN-1016 : Merged 46 instances.
SYN-2571 : Optimize after map_dsp, round 1, 608 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 112 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1019 : Optimized 45 mux instances.
SYN-1016 : Merged 19 instances.
SYN-1032 : 3211/4 useful/useless nets, 3075/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 12817, tnet num: 3211, tinst num: 3074, tnode num: 16464, tedge num: 19169.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3211 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 543 (3.27), #lev = 7 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 553 (3.15), #lev = 6 (1.43)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1055 instances into 553 LUTs, name keeping = 70%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 838 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 304 adder to BLE ...
SYN-4008 : Packed 304 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.621119s wall, 1.359375s user + 0.250000s system = 1.609375s CPU (99.3%)

RUN-1004 : used memory is 130 MB, reserved memory is 100 MB, peak memory is 158 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.346426s wall, 2.781250s user + 1.562500s system = 4.343750s CPU (99.9%)

RUN-1004 : used memory is 130 MB, reserved memory is 101 MB, peak memory is 158 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 2222/1 useful/useless nets, 2070/0 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (337 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (634 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 2071 instances
RUN-0007 : 760 luts, 1007 seqs, 175 mslices, 58 lslices, 11 pads, 53 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 952 nets have 2 pins
RUN-1001 : 1101 nets have [3 - 5] pins
RUN-1001 : 106 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     374     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     630     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2069 instances, 760 luts, 1007 seqs, 233 slices, 39 macros(233 instances: 175 mslices 58 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10692, tnet num: 2221, tinst num: 2069, tnode num: 14665, tedge num: 17522.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.194422s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 633355
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 2069.
PHY-3001 : End clustering;  0.000007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 507823, overlap = 119.25
PHY-3002 : Step(2): len = 410981, overlap = 119.25
PHY-3002 : Step(3): len = 359074, overlap = 119.25
PHY-3002 : Step(4): len = 321851, overlap = 119.25
PHY-3002 : Step(5): len = 287384, overlap = 119.25
PHY-3002 : Step(6): len = 256938, overlap = 119.25
PHY-3002 : Step(7): len = 234880, overlap = 119.25
PHY-3002 : Step(8): len = 212291, overlap = 122.062
PHY-3002 : Step(9): len = 189321, overlap = 119.5
PHY-3002 : Step(10): len = 172013, overlap = 120.562
PHY-3002 : Step(11): len = 158721, overlap = 122.5
PHY-3002 : Step(12): len = 146202, overlap = 124
PHY-3002 : Step(13): len = 134788, overlap = 124.625
PHY-3002 : Step(14): len = 127240, overlap = 123.75
PHY-3002 : Step(15): len = 120618, overlap = 122.938
PHY-3002 : Step(16): len = 112675, overlap = 122.781
PHY-3002 : Step(17): len = 103856, overlap = 121.969
PHY-3002 : Step(18): len = 97665.4, overlap = 123.938
PHY-3002 : Step(19): len = 87842.4, overlap = 124.938
PHY-3002 : Step(20): len = 83756, overlap = 122.438
PHY-3002 : Step(21): len = 77384.3, overlap = 122.562
PHY-3002 : Step(22): len = 69587.3, overlap = 128.844
PHY-3002 : Step(23): len = 64697.6, overlap = 128.625
PHY-3002 : Step(24): len = 62025.6, overlap = 129.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.41424e-06
PHY-3002 : Step(25): len = 71164, overlap = 118.406
PHY-3002 : Step(26): len = 70230.2, overlap = 119.875
PHY-3002 : Step(27): len = 67144.4, overlap = 115.469
PHY-3002 : Step(28): len = 65374.1, overlap = 119.906
PHY-3002 : Step(29): len = 63049.8, overlap = 115.719
PHY-3002 : Step(30): len = 60218.3, overlap = 111.625
PHY-3002 : Step(31): len = 57838.2, overlap = 111.531
PHY-3002 : Step(32): len = 56183.2, overlap = 120.594
PHY-3002 : Step(33): len = 55306.3, overlap = 110.031
PHY-3002 : Step(34): len = 54609.1, overlap = 114.094
PHY-3002 : Step(35): len = 53195.1, overlap = 106.469
PHY-3002 : Step(36): len = 52464.4, overlap = 106.031
PHY-3002 : Step(37): len = 50667.1, overlap = 117.188
PHY-3002 : Step(38): len = 48975, overlap = 119.688
PHY-3002 : Step(39): len = 47679.4, overlap = 123.469
PHY-3002 : Step(40): len = 45910.2, overlap = 127.562
PHY-3002 : Step(41): len = 44897.1, overlap = 133.875
PHY-3002 : Step(42): len = 43770.1, overlap = 129.375
PHY-3002 : Step(43): len = 43183.8, overlap = 123.656
PHY-3002 : Step(44): len = 42982.2, overlap = 122.594
PHY-3002 : Step(45): len = 42731.1, overlap = 126.906
PHY-3002 : Step(46): len = 42473, overlap = 121.531
PHY-3002 : Step(47): len = 42284, overlap = 116.5
PHY-3002 : Step(48): len = 42047.6, overlap = 110.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.82847e-06
PHY-3002 : Step(49): len = 42962.1, overlap = 110.312
PHY-3002 : Step(50): len = 43239.1, overlap = 112.594
PHY-3002 : Step(51): len = 43072.8, overlap = 107.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.76569e-05
PHY-3002 : Step(52): len = 43896.1, overlap = 112.469
PHY-3002 : Step(53): len = 44310.5, overlap = 112.812
PHY-3002 : Step(54): len = 44909.7, overlap = 108.188
PHY-3002 : Step(55): len = 44405.6, overlap = 108.125
PHY-3002 : Step(56): len = 44336.9, overlap = 108.125
PHY-3002 : Step(57): len = 44129.3, overlap = 117.062
PHY-3002 : Step(58): len = 44097.9, overlap = 117.062
PHY-3002 : Step(59): len = 44170.5, overlap = 119.562
PHY-3002 : Step(60): len = 44432.8, overlap = 124.469
PHY-3002 : Step(61): len = 44553.4, overlap = 124.5
PHY-3002 : Step(62): len = 44591.5, overlap = 124.656
PHY-3002 : Step(63): len = 44624.6, overlap = 124.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.53139e-05
PHY-3002 : Step(64): len = 45161.7, overlap = 124.812
PHY-3002 : Step(65): len = 45564.8, overlap = 120.312
PHY-3002 : Step(66): len = 46094.7, overlap = 113.688
PHY-3002 : Step(67): len = 46236.9, overlap = 113.375
PHY-3002 : Step(68): len = 46226.7, overlap = 113.406
PHY-3002 : Step(69): len = 46272.7, overlap = 113.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.71379e-05
PHY-3002 : Step(70): len = 46674.5, overlap = 113.219
PHY-3002 : Step(71): len = 47001.3, overlap = 113.281
PHY-3002 : Step(72): len = 47649.7, overlap = 113.375
PHY-3002 : Step(73): len = 48096.8, overlap = 111.281
PHY-3002 : Step(74): len = 48067.9, overlap = 111.312
PHY-3002 : Step(75): len = 47964.9, overlap = 111.312
PHY-3002 : Step(76): len = 47966.9, overlap = 111
PHY-3002 : Step(77): len = 48126.6, overlap = 111.094
PHY-3002 : Step(78): len = 48268.7, overlap = 115.562
PHY-3002 : Step(79): len = 48272.9, overlap = 115.438
PHY-3002 : Step(80): len = 48252.6, overlap = 117.875
PHY-3002 : Step(81): len = 48243.7, overlap = 120.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.24491e-05
PHY-3002 : Step(82): len = 48355.7, overlap = 115.531
PHY-3002 : Step(83): len = 48513.2, overlap = 113.219
PHY-3002 : Step(84): len = 48705.8, overlap = 113
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000149583
PHY-3002 : Step(85): len = 48757, overlap = 113.062
PHY-3002 : Step(86): len = 48865.9, overlap = 112.875
PHY-3002 : Step(87): len = 49264.4, overlap = 110.375
PHY-3002 : Step(88): len = 49342.3, overlap = 112.125
PHY-3002 : Step(89): len = 49385.1, overlap = 113.906
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014068s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (555.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043349s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.34821e-06
PHY-3002 : Step(90): len = 57565.8, overlap = 56.875
PHY-3002 : Step(91): len = 57623.1, overlap = 56.5625
PHY-3002 : Step(92): len = 57803.3, overlap = 54.9062
PHY-3002 : Step(93): len = 58112.2, overlap = 53.875
PHY-3002 : Step(94): len = 58256.4, overlap = 52.875
PHY-3002 : Step(95): len = 58601, overlap = 52.875
PHY-3002 : Step(96): len = 58690.9, overlap = 53.0625
PHY-3002 : Step(97): len = 58646.1, overlap = 54.875
PHY-3002 : Step(98): len = 58737, overlap = 54.125
PHY-3002 : Step(99): len = 58259.8, overlap = 52.6875
PHY-3002 : Step(100): len = 58077.2, overlap = 50.3125
PHY-3002 : Step(101): len = 58056.6, overlap = 49.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.69643e-06
PHY-3002 : Step(102): len = 57694.8, overlap = 50.4688
PHY-3002 : Step(103): len = 57694.8, overlap = 50.4688
PHY-3002 : Step(104): len = 57576.7, overlap = 50.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.39285e-06
PHY-3002 : Step(105): len = 57539.8, overlap = 50.375
PHY-3002 : Step(106): len = 57539.8, overlap = 50.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.87857e-05
PHY-3002 : Step(107): len = 57479, overlap = 50.1875
PHY-3002 : Step(108): len = 57479, overlap = 50.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.03953e-05
PHY-3002 : Step(109): len = 57745.1, overlap = 43.8438
PHY-3002 : Step(110): len = 57873.1, overlap = 42.7812
PHY-3002 : Step(111): len = 58004.5, overlap = 46.0312
PHY-3002 : Step(112): len = 58482.8, overlap = 46.4062
PHY-3002 : Step(113): len = 59776.3, overlap = 43.0938
PHY-3002 : Step(114): len = 59473.9, overlap = 42.1562
PHY-3002 : Step(115): len = 58819.2, overlap = 41.9688
PHY-3002 : Step(116): len = 58819.2, overlap = 41.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.07906e-05
PHY-3002 : Step(117): len = 58697.2, overlap = 42.0625
PHY-3002 : Step(118): len = 58697.2, overlap = 42.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000121581
PHY-3002 : Step(119): len = 58784.8, overlap = 40.9062
PHY-3002 : Step(120): len = 58871.5, overlap = 39.9688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000223386
PHY-3002 : Step(121): len = 58908, overlap = 35.5938
PHY-3002 : Step(122): len = 58908, overlap = 35.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038874s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.34757e-05
PHY-3002 : Step(123): len = 58862.6, overlap = 86
PHY-3002 : Step(124): len = 58890, overlap = 85.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.53632e-05
PHY-3002 : Step(125): len = 59120.1, overlap = 82.6875
PHY-3002 : Step(126): len = 59286.1, overlap = 82.0625
PHY-3002 : Step(127): len = 60479.1, overlap = 69.9062
PHY-3002 : Step(128): len = 61709.1, overlap = 63.4062
PHY-3002 : Step(129): len = 61713.8, overlap = 62.8438
PHY-3002 : Step(130): len = 61698, overlap = 62.9688
PHY-3002 : Step(131): len = 61814.1, overlap = 65.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.07263e-05
PHY-3002 : Step(132): len = 61636.9, overlap = 64.5625
PHY-3002 : Step(133): len = 61617.6, overlap = 64.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000181453
PHY-3002 : Step(134): len = 61785.4, overlap = 58.9375
PHY-3002 : Step(135): len = 61917.5, overlap = 59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00029359
PHY-3002 : Step(136): len = 62296.5, overlap = 57.9375
PHY-3002 : Step(137): len = 62653.4, overlap = 56.4375
PHY-3002 : Step(138): len = 64384.8, overlap = 49.5625
PHY-3002 : Step(139): len = 63881.6, overlap = 51.2188
PHY-3002 : Step(140): len = 63780.9, overlap = 51.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000587181
PHY-3002 : Step(141): len = 63924.8, overlap = 51.5625
PHY-3002 : Step(142): len = 63924.8, overlap = 51.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000950059
PHY-3002 : Step(143): len = 64554.4, overlap = 49.2188
PHY-3002 : Step(144): len = 64763.6, overlap = 49.1875
PHY-3002 : Step(145): len = 65245.3, overlap = 47.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00190012
PHY-3002 : Step(146): len = 65667.1, overlap = 45.9062
PHY-3002 : Step(147): len = 65667.1, overlap = 45.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10692, tnet num: 2221, tinst num: 2069, tnode num: 14665, tedge num: 17522.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 117.50 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2223.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 89424, over cnt = 312(0%), over = 1111, worst = 22
PHY-1001 : End global iterations;  0.220132s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (134.9%)

PHY-1001 : Congestion index: top1 = 40.75, top5 = 27.50, top10 = 20.85, top15 = 16.48.
PHY-1001 : End incremental global routing;  0.283030s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (132.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.072789s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2052 has valid locations, 52 needs to be replaced
PHY-3001 : design contains 2120 instances, 760 luts, 1058 seqs, 233 slices, 39 macros(233 instances: 175 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 66245.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10896, tnet num: 2272, tinst num: 2120, tnode num: 15022, tedge num: 17828.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.238349s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(148): len = 66790.9, overlap = 1.1875
PHY-3002 : Step(149): len = 67334.9, overlap = 1.125
PHY-3002 : Step(150): len = 67849.2, overlap = 1.125
PHY-3002 : Step(151): len = 68109.9, overlap = 1.125
PHY-3002 : Step(152): len = 68150.6, overlap = 1.1875
PHY-3002 : Step(153): len = 68150.6, overlap = 1.1875
PHY-3002 : Step(154): len = 67977.8, overlap = 1.125
PHY-3002 : Step(155): len = 67977.8, overlap = 1.125
PHY-3002 : Step(156): len = 67868, overlap = 1.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040089s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000723724
PHY-3002 : Step(157): len = 67766.8, overlap = 46.0312
PHY-3002 : Step(158): len = 67766.8, overlap = 46.0312
PHY-3001 : Final: Len = 67766.8, Over = 46.0312
PHY-3001 : End incremental placement;  0.476282s wall, 0.562500s user + 0.359375s system = 0.921875s CPU (193.6%)

OPT-1001 : Total overflow 119.00 peak overflow 3.41
OPT-1001 : End high-fanout net optimization;  0.885579s wall, 1.000000s user + 0.406250s system = 1.406250s CPU (158.8%)

OPT-1001 : Current memory(MB): used = 203, reserve = 173, peak = 203.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1588/2274.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 92064, over cnt = 308(0%), over = 1104, worst = 22
PHY-1002 : len = 98640, over cnt = 220(0%), over = 505, worst = 14
PHY-1002 : len = 104264, over cnt = 62(0%), over = 115, worst = 10
PHY-1002 : len = 105264, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 105408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233496s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (107.1%)

PHY-1001 : Congestion index: top1 = 38.90, top5 = 27.69, top10 = 22.00, top15 = 18.04.
OPT-1001 : End congestion update;  0.280605s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (105.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.058068s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.6%)

OPT-0007 : Start: WNS 58 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 105 TNS 0 NUM_FEPS 0 with 2 cells processed and 84 slack improved
OPT-0007 : Iter 2: improved WNS 105 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.342372s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (105.0%)

OPT-1001 : Current memory(MB): used = 203, reserve = 173, peak = 203.
OPT-1001 : End physical optimization;  1.420430s wall, 1.531250s user + 0.421875s system = 1.953125s CPU (137.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 760 LUT to BLE ...
SYN-4008 : Packed 760 LUT and 210 SEQ to BLE.
SYN-4003 : Packing 848 remaining SEQ's ...
SYN-4005 : Packed 504 SEQ with LUT/SLICE
SYN-4006 : 94 single LUT's are left
SYN-4006 : 344 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 1104/1582 primitive instances ...
PHY-3001 : End packing;  0.091028s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.0%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 905 instances
RUN-1001 : 417 mslices, 417 lslices, 11 pads, 53 brams, 0 dsps
RUN-1001 : There are total 2070 nets
RUN-1001 : 745 nets have 2 pins
RUN-1001 : 1144 nets have [3 - 5] pins
RUN-1001 : 119 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 903 instances, 834 slices, 39 macros(233 instances: 175 mslices 58 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : After packing: Len = 69785.6, Over = 67
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9317, tnet num: 2068, tinst num: 903, tnode num: 12226, tedge num: 15563.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.247199s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.95489e-05
PHY-3002 : Step(159): len = 68702, overlap = 66.5
PHY-3002 : Step(160): len = 68310.3, overlap = 66.25
PHY-3002 : Step(161): len = 67635.8, overlap = 68.75
PHY-3002 : Step(162): len = 67214.4, overlap = 69.75
PHY-3002 : Step(163): len = 67126.6, overlap = 67.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.90978e-05
PHY-3002 : Step(164): len = 67162.6, overlap = 67.25
PHY-3002 : Step(165): len = 67671.3, overlap = 65.5
PHY-3002 : Step(166): len = 68051.2, overlap = 65.25
PHY-3002 : Step(167): len = 68316, overlap = 62.25
PHY-3002 : Step(168): len = 68551.9, overlap = 61.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000158196
PHY-3002 : Step(169): len = 68746, overlap = 60.75
PHY-3002 : Step(170): len = 69169.5, overlap = 60.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.127603s wall, 0.171875s user + 0.281250s system = 0.453125s CPU (355.1%)

PHY-3001 : Trial Legalized: Len = 90560.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035193s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00125383
PHY-3002 : Step(171): len = 84864.7, overlap = 5.75
PHY-3002 : Step(172): len = 82375.8, overlap = 10.25
PHY-3002 : Step(173): len = 80321.4, overlap = 15.25
PHY-3002 : Step(174): len = 78682.3, overlap = 21.25
PHY-3002 : Step(175): len = 77430.3, overlap = 24
PHY-3002 : Step(176): len = 76399.5, overlap = 27.75
PHY-3002 : Step(177): len = 75865.3, overlap = 28.5
PHY-3002 : Step(178): len = 75375.5, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00250766
PHY-3002 : Step(179): len = 75512.3, overlap = 28.5
PHY-3002 : Step(180): len = 75549, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00501532
PHY-3002 : Step(181): len = 75582.6, overlap = 28.25
PHY-3002 : Step(182): len = 75616.3, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004765s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (327.9%)

PHY-3001 : Legalized: Len = 84645.3, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 22 instances has been re-located, deltaX = 6, deltaY = 17, maxDist = 2.
PHY-3001 : Final: Len = 85125.3, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9317, tnet num: 2068, tinst num: 903, tnode num: 12226, tedge num: 15563.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 49/2070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 114016, over cnt = 326(0%), over = 485, worst = 4
PHY-1002 : len = 116328, over cnt = 155(0%), over = 202, worst = 4
PHY-1002 : len = 117648, over cnt = 76(0%), over = 96, worst = 3
PHY-1002 : len = 118864, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 118880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.376993s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (124.3%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 27.92, top10 = 23.15, top15 = 19.86.
PHY-1001 : End incremental global routing;  0.443589s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (119.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.067883s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.557990s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (114.8%)

OPT-1001 : Current memory(MB): used = 203, reserve = 173, peak = 203.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1873/2070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 118880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009083s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 27.92, top10 = 23.15, top15 = 19.86.
OPT-1001 : End congestion update;  0.065273s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (119.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.051036s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.8%)

OPT-0007 : Start: WNS 105 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 887 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 903 instances, 834 slices, 39 macros(233 instances: 175 mslices 58 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Initial: Len = 85180.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (228.3%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 85274.6, Over = 0
PHY-3001 : End incremental legalization;  0.046771s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.2%)

OPT-0007 : Iter 1: improved WNS 105 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 105 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.177533s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.6%)

OPT-1001 : Current memory(MB): used = 208, reserve = 178, peak = 208.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050150s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1856/2070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 118920, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 118888, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 118904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036044s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.7%)

PHY-1001 : Congestion index: top1 = 33.86, top5 = 27.91, top10 = 23.15, top15 = 19.86.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.047652s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (98.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 105 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.413793
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 105ps with logic level 1 
RUN-1001 :       #2 path slack 105ps with logic level 1 
RUN-1001 :       #3 path slack 155ps with logic level 1 
RUN-1001 :       #4 path slack 155ps with logic level 1 
RUN-1001 :       #5 path slack 155ps with logic level 1 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 887 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 903 instances, 834 slices, 39 macros(233 instances: 175 mslices 58 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Initial: Len = 85274.6, Over = 0
PHY-3001 : End spreading;  0.006320s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 85274.6, Over = 0
PHY-3001 : End incremental legalization;  0.036692s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.051173s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1873/2070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 118904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008912s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.86, top5 = 27.91, top10 = 23.15, top15 = 19.86.
OPT-1001 : End congestion update;  0.064848s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (120.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054235s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.4%)

OPT-0007 : Start: WNS 105 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 105 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.120739s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.5%)

OPT-1001 : Current memory(MB): used = 210, reserve = 180, peak = 210.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1873/2070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 118904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012249s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (127.6%)

PHY-1001 : Congestion index: top1 = 33.86, top5 = 27.91, top10 = 23.15, top15 = 19.86.
OPT-1001 : End congestion update;  0.057413s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032044s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.5%)

OPT-0007 : Start: WNS 105 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 887 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 903 instances, 834 slices, 39 macros(233 instances: 175 mslices 58 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Initial: Len = 85162.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (253.1%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 85256.6, Over = 0
PHY-3001 : End incremental legalization;  0.044746s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.8%)

OPT-0007 : Iter 1: improved WNS 105 TNS 0 NUM_FEPS 0 with 3 cells processed and 299 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 887 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 903 instances, 834 slices, 39 macros(233 instances: 175 mslices 58 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Initial: Len = 85162.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 85256.6, Over = 0
PHY-3001 : End incremental legalization;  0.044798s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (104.6%)

OPT-0007 : Iter 2: improved WNS 105 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 105 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.210756s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (103.8%)

OPT-1001 : Current memory(MB): used = 211, reserve = 182, peak = 211.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050597s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 211, reserve = 182, peak = 211.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050585s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.7%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1862/2070.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 118960, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 118992, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 119008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038218s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (204.4%)

PHY-1001 : Congestion index: top1 = 33.79, top5 = 27.96, top10 = 23.18, top15 = 19.88.
RUN-1001 : End congestion update;  0.094114s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (132.8%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.145030s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (118.5%)

OPT-1001 : Current memory(MB): used = 211, reserve = 182, peak = 212.
OPT-1001 : End physical optimization;  1.763241s wall, 1.984375s user + 0.109375s system = 2.093750s CPU (118.7%)

RUN-1003 : finish command "place" in  8.068620s wall, 11.781250s user + 10.171875s system = 21.953125s CPU (272.1%)

RUN-1004 : used memory is 189 MB, reserved memory is 159 MB, peak memory is 212 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 905 instances
RUN-1001 : 417 mslices, 417 lslices, 11 pads, 53 brams, 0 dsps
RUN-1001 : There are total 2070 nets
RUN-1001 : 745 nets have 2 pins
RUN-1001 : 1144 nets have [3 - 5] pins
RUN-1001 : 119 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9317, tnet num: 2068, tinst num: 903, tnode num: 12226, tedge num: 15563.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 417 mslices, 417 lslices, 11 pads, 53 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 113240, over cnt = 331(0%), over = 479, worst = 4
PHY-1002 : len = 115512, over cnt = 167(0%), over = 213, worst = 4
PHY-1002 : len = 117040, over cnt = 67(0%), over = 79, worst = 3
PHY-1002 : len = 118072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.347199s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (117.0%)

PHY-1001 : Congestion index: top1 = 33.94, top5 = 27.80, top10 = 23.06, top15 = 19.75.
PHY-1001 : End global routing;  0.412951s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (117.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 197, peak = 240.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 491, reserve = 465, peak = 491.
PHY-1001 : End build detailed router design. 3.763139s wall, 3.703125s user + 0.062500s system = 3.765625s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 53032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.376112s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 525, reserve = 500, peak = 525.
PHY-1001 : End phase 1; 1.382143s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 472416, over cnt = 83(0%), over = 83, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 525, reserve = 500, peak = 525.
PHY-1001 : End initial routed; 5.589080s wall, 6.875000s user + 0.250000s system = 7.125000s CPU (127.5%)

PHY-1001 : Update timing.....
PHY-1001 : 254/1863(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.441   |  -8.282   |  16   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.344359s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 527, reserve = 502, peak = 527.
PHY-1001 : End phase 2; 5.933513s wall, 7.218750s user + 0.250000s system = 7.468750s CPU (125.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 25 pins with SWNS -1.059ns STNS -7.318ns FEP 16.
PHY-1001 : End OPT Iter 1; 0.060158s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.9%)

PHY-1022 : len = 472560, over cnt = 98(0%), over = 99, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.078800s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 465896, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.266671s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (111.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 465832, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.072200s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 465808, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.029783s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 465832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.022614s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.2%)

PHY-1001 : Update timing.....
PHY-1001 : 244/1863(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.282   |  -7.541   |  16   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.335158s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 44 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.356764s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 545, reserve = 520, peak = 545.
PHY-1001 : End phase 3; 1.370053s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (102.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -1.059ns STNS -7.318ns FEP 16.
PHY-1001 : End OPT Iter 1; 0.031675s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.7%)

PHY-1022 : len = 465832, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.048835s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.059ns, -7.318ns, 16}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 465832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.029046s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (161.4%)

PHY-1001 : Update timing.....
PHY-1001 : 244/1863(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.111   |  -7.370   |  16   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.344829s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 44 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.370737s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.1%)

PHY-1001 : Current memory(MB): used = 546, reserve = 522, peak = 546.
PHY-1001 : End phase 4; 0.811656s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (102.0%)

PHY-1003 : Routed, final wirelength = 465832
PHY-1001 : Current memory(MB): used = 547, reserve = 522, peak = 547.
PHY-1001 : End export database. 0.011492s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.0%)

PHY-1001 : End detail routing;  13.491837s wall, 14.750000s user + 0.328125s system = 15.078125s CPU (111.8%)

RUN-1003 : finish command "route" in  14.227569s wall, 15.546875s user + 0.328125s system = 15.875000s CPU (111.6%)

RUN-1004 : used memory is 521 MB, reserved memory is 497 MB, peak memory is 547 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1239   out of  19600    6.32%
#reg                     1058   out of  19600    5.40%
#le                      1583
  #lut only               525   out of   1583   33.16%
  #reg only               344   out of   1583   21.73%
  #lut&reg                714   out of   1583   45.10%
#dsp                        0   out of     29    0.00%
#bram                      53   out of     64   82.81%
  #bram9k                  53
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        345
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   249
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        25
#4        U2_control/clk_out_reg1    GCLK               mslice             U2_control/clk_out_reg1_reg_syn_4.q0    24
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1583   |1006    |233     |1065    |53      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |170    |145     |20      |89      |0       |0       |
|  U3_CRC                             |biss_crc6      |71     |58      |13      |50      |1       |0       |
|  U4_led                             |led            |61     |48      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |1279   |754     |191     |882     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |1279   |754     |191     |882     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |603    |312     |0       |603     |0       |0       |
|        reg_inst                     |register       |600    |309     |0       |600     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |676    |442     |191     |279     |0       |0       |
|        bus_inst                     |bus_top        |419    |280     |134     |149     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |34     |24      |10      |12      |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |42     |29      |10      |7       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det        |25     |17      |8       |9       |0       |0       |
|          BUS_DETECTOR[13]$bus_nodes |bus_det        |51     |33      |18      |15      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |92     |62      |30      |33      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |24     |16      |8       |7       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |30     |20      |10      |12      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |30     |20      |10      |13      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |28     |18      |10      |11      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |150    |91      |29      |99      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       734   
    #2          2       829   
    #3          3       157   
    #4          4       158   
    #5        5-10      127   
    #6        11-50      29   
    #7       51-100      13   
    #8       101-500     5    
  Average     3.21            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9317, tnet num: 2068, tinst num: 903, tnode num: 12226, tedge num: 15563.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 8256010118156a8104ff844120577893d602c0213ffa2f093a9400641b0ad062 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 903
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2070, pip num: 25944
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 44
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1820 valid insts, and 64883 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110110100010111011011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  3.406164s wall, 31.890625s user + 0.140625s system = 32.031250s CPU (940.4%)

RUN-1004 : used memory is 520 MB, reserved memory is 498 MB, peak memory is 705 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_115646.log"
