Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto afbbc5bd067f4394946d7d70b6458e04 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uint_to_ieee754_fp_behav xil_defaultlib.uint_to_ieee754_fp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture structural of entity xil_defaultlib.uint_to_ieee754_fp
Built simulation snapshot uint_to_ieee754_fp_behav
