

================================================================
== Vivado HLS Report for 'meanFilterInTime'
================================================================
* Date:           Thu Mar 23 12:03:26 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       sweepMinNoFilter
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   18|   10|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- lp33c   |    7|    7|         1|          1|          1|     7|    yes   |
        |- lp33b   |    7|    7|         2|          1|          1|     7|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     30|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    117|
|Register         |        -|      -|      17|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|      17|    147|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |aux_array_V_U  |meanFilterInTime_bkb  |        1|  0|   0|     8|   32|     1|          256|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|     8|   32|     1|          256|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_7_fu_121_p2            |     +    |      0|  0|  12|           3|           1|
    |i_8_fu_138_p2            |     +    |      0|  0|  12|           3|           1|
    |tmp_2_fu_132_p2          |   icmp   |      0|  0|   1|           3|           2|
    |tmp_s_fu_115_p2          |   icmp   |      0|  0|   1|           3|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  30|          14|          10|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |aux_array_V_address1     |  21|          4|    3|         12|
    |aux_array_V_d1           |  21|          4|   32|        128|
    |i_1_phi_fu_107_p4        |   9|          2|    3|          6|
    |i_1_reg_103              |   9|          2|    3|          6|
    |i_reg_92                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         23|   46|        167|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ap_enable_reg_pp1_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |  1|   0|    1|          0|
    |i_1_reg_103              |  3|   0|    3|          0|
    |i_8_reg_175              |  3|   0|    3|          0|
    |i_reg_92                 |  3|   0|    3|          0|
    |tmp_2_reg_171            |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------+-----+-----+------------+------------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_start  |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_done   | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_idle   | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_ready  | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|x_V       |  in |   32|   ap_none  |        x_V       |    scalar    |
|reset     |  in |    1|   ap_none  |       reset      |    scalar    |
+----------+-----+-----+------------+------------------+--------------+

