
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000838    0.996824 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.028598    0.913820    2.087531    3.084355 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.913820    0.000493    3.084848 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.016300    0.637600    1.028420    4.113267 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.637600    0.000111    4.113378 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.021334    0.696690    0.845274    4.958652 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.696690    0.000244    4.958896 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005334    0.431474    0.336331    5.295227 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.431474    0.000107    5.295333 v _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006357    0.585984    0.449734    5.745067 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.585984    0.000094    5.745161 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.745161   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000822   20.996809 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896809   clock uncertainty
                                  0.000000   20.896809   clock reconvergence pessimism
                                 -0.673050   20.223757   library setup time
                                             20.223757   data required time
---------------------------------------------------------------------------------------------
                                             20.223757   data required time
                                             -5.745161   data arrival time
---------------------------------------------------------------------------------------------
                                             14.478597   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004194    0.202647    0.067482    4.067482 ^ ena (in)
                                                         ena (net)
                      0.202647    0.000000    4.067482 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017911    0.571809    0.583908    4.651390 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.571809    0.000363    4.651753 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037575    0.600558    0.480844    5.132596 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.600558    0.000589    5.133185 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004355    0.765236    0.545365    5.678550 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.765236    0.000084    5.678635 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.678635   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000808   20.992163 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892162   clock uncertainty
                                  0.000000   20.892162   clock reconvergence pessimism
                                 -0.699445   20.192719   library setup time
                                             20.192719   data required time
---------------------------------------------------------------------------------------------
                                             20.192719   data required time
                                             -5.678635   data arrival time
---------------------------------------------------------------------------------------------
                                             14.514085   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004194    0.202647    0.067482    4.067482 ^ ena (in)
                                                         ena (net)
                      0.202647    0.000000    4.067482 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017911    0.571809    0.583908    4.651390 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.571809    0.000363    4.651753 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037575    0.600558    0.480844    5.132596 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.600558    0.000655    5.133252 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003521    0.699324    0.509377    5.642628 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.699324    0.000035    5.642663 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.642663   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000831   20.992186 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892187   clock uncertainty
                                  0.000000   20.892187   clock reconvergence pessimism
                                 -0.690263   20.201923   library setup time
                                             20.201923   data required time
---------------------------------------------------------------------------------------------
                                             20.201923   data required time
                                             -5.642663   data arrival time
---------------------------------------------------------------------------------------------
                                             14.559259   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004194    0.202647    0.067482    4.067482 ^ ena (in)
                                                         ena (net)
                      0.202647    0.000000    4.067482 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017911    0.571809    0.583908    4.651390 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.571809    0.000363    4.651753 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037575    0.600558    0.480844    5.132596 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.600558    0.000737    5.133334 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007463    0.633402    0.512973    5.646307 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.633402    0.000181    5.646488 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.646488   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000838   20.996824 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896824   clock uncertainty
                                  0.000000   20.896824   clock reconvergence pessimism
                                 -0.679646   20.217178   library setup time
                                             20.217178   data required time
---------------------------------------------------------------------------------------------
                                             20.217178   data required time
                                             -5.646488   data arrival time
---------------------------------------------------------------------------------------------
                                             14.570690   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000838    0.996824 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.028598    0.913820    2.087531    3.084355 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.913820    0.000493    3.084848 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.016300    0.637600    1.028420    4.113267 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.637600    0.000111    4.113378 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.021334    0.696690    0.845274    4.958652 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.696690    0.000225    4.958878 ^ _139_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007402    0.481828    0.282888    5.241765 v _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.481828    0.000170    5.241935 v _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003831    0.463814    0.380959    5.622894 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.463814    0.000040    5.622934 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.622934   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000849   20.996836 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896835   clock uncertainty
                                  0.000000   20.896835   clock reconvergence pessimism
                                 -0.649576   20.247259   library setup time
                                             20.247259   data required time
---------------------------------------------------------------------------------------------
                                             20.247259   data required time
                                             -5.622934   data arrival time
---------------------------------------------------------------------------------------------
                                             14.624326   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004194    0.202647    0.067482    4.067482 ^ ena (in)
                                                         ena (net)
                      0.202647    0.000000    4.067482 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017911    0.571809    0.583908    4.651390 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.571809    0.000363    4.651753 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037575    0.600558    0.480844    5.132596 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.600558    0.000666    5.133263 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004034    0.473218    0.415592    5.548855 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.473218    0.000076    5.548931 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.548931   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184346    0.000380   20.996367 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896366   clock uncertainty
                                  0.000000   20.896366   clock reconvergence pessimism
                                 -0.651516   20.244850   library setup time
                                             20.244850   data required time
---------------------------------------------------------------------------------------------
                                             20.244850   data required time
                                             -5.548931   data arrival time
---------------------------------------------------------------------------------------------
                                             14.695920   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004194    0.202647    0.067482    4.067482 ^ ena (in)
                                                         ena (net)
                      0.202647    0.000000    4.067482 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017911    0.571809    0.583908    4.651390 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.571809    0.000356    4.651746 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004886    0.456769    0.339895    4.991641 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.456769    0.000052    4.991693 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003816    0.594366    0.503477    5.495169 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.594366    0.000038    5.495207 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.495207   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000778   20.992132 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892134   clock uncertainty
                                  0.000000   20.892134   clock reconvergence pessimism
                                 -0.675643   20.216490   library setup time
                                             20.216490   data required time
---------------------------------------------------------------------------------------------
                                             20.216490   data required time
                                             -5.495207   data arrival time
---------------------------------------------------------------------------------------------
                                             14.721283   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722207    0.002791    6.116112 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116112   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000606   20.991961 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891960   clock uncertainty
                                  0.000000   20.891960   clock reconvergence pessimism
                                  0.392526   21.284487   library recovery time
                                             21.284487   data required time
---------------------------------------------------------------------------------------------
                                             21.284487   data required time
                                             -6.116112   data arrival time
---------------------------------------------------------------------------------------------
                                             15.168375   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722193    0.001918    6.115239 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.115239   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000808   20.992163 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892162   clock uncertainty
                                  0.000000   20.892162   clock reconvergence pessimism
                                  0.392528   21.284693   library recovery time
                                             21.284693   data required time
---------------------------------------------------------------------------------------------
                                             21.284693   data required time
                                             -6.115239   data arrival time
---------------------------------------------------------------------------------------------
                                             15.169452   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722187    0.001428    6.114749 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.114749   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000778   20.992132 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892134   clock uncertainty
                                  0.000000   20.892134   clock reconvergence pessimism
                                  0.392529   21.284662   library recovery time
                                             21.284662   data required time
---------------------------------------------------------------------------------------------
                                             21.284662   data required time
                                             -6.114749   data arrival time
---------------------------------------------------------------------------------------------
                                             15.169913   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722217    0.003365    6.116685 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116685   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000838   20.996824 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896824   clock uncertainty
                                  0.000000   20.896824   clock reconvergence pessimism
                                  0.393548   21.290373   library recovery time
                                             21.290373   data required time
---------------------------------------------------------------------------------------------
                                             21.290373   data required time
                                             -6.116685   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173687   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722217    0.003336    6.116657 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116657   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000822   20.996809 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896809   clock uncertainty
                                  0.000000   20.896809   clock reconvergence pessimism
                                  0.393548   21.290358   library recovery time
                                             21.290358   data required time
---------------------------------------------------------------------------------------------
                                             21.290358   data required time
                                             -6.116657   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173699   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722207    0.002820    6.116140 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116140   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184346    0.000380   20.996367 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896366   clock uncertainty
                                  0.000000   20.896366   clock reconvergence pessimism
                                  0.393549   21.289915   library recovery time
                                             21.289915   data required time
---------------------------------------------------------------------------------------------
                                             21.289915   data required time
                                             -6.116140   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173774   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722218    0.003374    6.116694 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116694   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000938   20.996923 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896923   clock uncertainty
                                  0.000000   20.896923   clock reconvergence pessimism
                                  0.393548   21.290472   library recovery time
                                             21.290472   data required time
---------------------------------------------------------------------------------------------
                                             21.290472   data required time
                                             -6.116694   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173778   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722220    0.003481    6.116801 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116801   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.001071   20.997057 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897057   clock uncertainty
                                  0.000000   20.897057   clock reconvergence pessimism
                                  0.393548   21.290606   library recovery time
                                             21.290606   data required time
---------------------------------------------------------------------------------------------
                                             21.290606   data required time
                                             -6.116801   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173804   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722215    0.003234    6.116555 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116555   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000849   20.996836 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896835   clock uncertainty
                                  0.000000   20.896835   clock reconvergence pessimism
                                  0.393548   21.290384   library recovery time
                                             21.290384   data required time
---------------------------------------------------------------------------------------------
                                             21.290384   data required time
                                             -6.116555   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173829   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722219    0.003447    6.116768 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116768   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.001055   20.997042 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897041   clock uncertainty
                                  0.000000   20.897041   clock reconvergence pessimism
                                  0.393548   21.290590   library recovery time
                                             21.290590   data required time
---------------------------------------------------------------------------------------------
                                             21.290590   data required time
                                             -6.116768   data arrival time
---------------------------------------------------------------------------------------------
                                             15.173821   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001473    5.189804 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056209    0.829391    0.794080    5.983885 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.829399    0.001398    5.985283 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.985283   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000615   20.991970 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891970   clock uncertainty
                                  0.000000   20.891970   clock reconvergence pessimism
                                  0.381219   21.273188   library recovery time
                                             21.273188   data required time
---------------------------------------------------------------------------------------------
                                             21.273188   data required time
                                             -5.985283   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287907   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001473    5.189804 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056209    0.829391    0.794080    5.983885 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.829398    0.001366    5.985250 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.985250   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000592   20.991947 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891947   clock uncertainty
                                  0.000000   20.891947   clock reconvergence pessimism
                                  0.381219   21.273165   library recovery time
                                             21.273165   data required time
---------------------------------------------------------------------------------------------
                                             21.273165   data required time
                                             -5.985250   data arrival time
---------------------------------------------------------------------------------------------
                                             15.287913   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001473    5.189804 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056209    0.829391    0.794080    5.983885 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.829391    0.000492    5.984377 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.984377   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000831   20.992186 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892187   clock uncertainty
                                  0.000000   20.892187   clock reconvergence pessimism
                                  0.381220   21.273407   library recovery time
                                             21.273407   data required time
---------------------------------------------------------------------------------------------
                                             21.273407   data required time
                                             -5.984377   data arrival time
---------------------------------------------------------------------------------------------
                                             15.289029   slack (MET)



