LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY 7segdecod IS
	PORT (w : IN STD_LOGIC_VECTOR(0 TO 3) ;
		En : IN STD_LOGIC ;
		y : OUT STD_LOGIC_VECTOR(0 TO 6) ) ;
END 7segdecod ;

ARCHITECTURE Behavior OF 7segdecod IS
	SIGNAL Enw : STD_LOGIC_VECTOR(4 DOWNTO 0) ;
BEGIN
	Enw <= En & w ;
	WITH Enw SELECT
	y <= "0000001" WHEN "10000",
		"1001111" WHEN "10001",
		"0010010" WHEN "10010",
		"0000110" WHEN "10011",
		"1001100" WHEN "10100",
		"0100100" WHEN "10101",
		"0100000" WHEN "10110",
		"0001111" WHEN "10111",
		"0000000" WHEN "11000",
		"0000100" WHEN "11001",
END Behavior ;

