$version Generated by VerilatedVcd $end
$date Sun Mar  3 00:40:26 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire 23 ' frac_out [22:0] $end
  $var wire 32 $ in [31:0] $end
  $var wire  1 & int_out $end
  $var wire  1 % sign_out $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire 23 ' frac_out [22:0] $end
   $var wire 32 $ in [31:0] $end
   $var wire  1 & int_out $end
   $var wire  1 % sign_out $end
   $scope module fp_converter $end
    $var wire  1 # clk $end
    $var wire  8 ( exponent [7:0] $end
    $var wire 32 $ fp_i [31:0] $end
    $var wire 23 ' fractional_o [22:0] $end
    $var wire  1 & integer_o $end
    $var wire  1 % sign_o $end
    $var wire 23 * significand [22:0] $end
    $var wire  8 ) unbiased_exponent [7:0] $end
    $scope module unnamedblk1 $end
     $var wire 23 , fractional_part [22:0] $end
     $var wire  1 + integer_part $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


